Timing Analyzer report for Milestone3
Sat Jun 15 13:21:10 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 17. Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 30. Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 42. Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Milestone3                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                      ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; CLOCK_50                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                 ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] } ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 190.19 MHz ; 190.19 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 455.37 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -4.258 ; -441.404      ;
; CLOCK_50                                                                 ; -1.354 ; -1.354        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.385 ; 0.000         ;
; CLOCK_50                                                                 ; 0.407 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.623 ; -358.986      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                            ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.778 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -224.875      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -4.258 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.702      ;
; -4.258 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.702      ;
; -4.243 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.690      ;
; -4.240 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.687      ;
; -4.230 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.673      ;
; -4.229 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.672      ;
; -4.227 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.560     ; 4.665      ;
; -4.221 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.521     ; 4.698      ;
; -4.221 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.521     ; 4.698      ;
; -4.193 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.636      ;
; -4.192 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.635      ;
; -4.179 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.622      ;
; -4.178 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.621      ;
; -4.154 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.521     ; 4.631      ;
; -4.154 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.521     ; 4.631      ;
; -4.150 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 5.072      ;
; -4.146 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.593      ;
; -4.140 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 5.062      ;
; -4.132 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.468      ;
; -4.131 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 5.053      ;
; -4.122 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.458      ;
; -4.113 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.449      ;
; -4.110 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.554      ;
; -4.110 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.554      ;
; -4.109 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 5.031      ;
; -4.099 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 5.021      ;
; -4.091 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.427      ;
; -4.090 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 5.012      ;
; -4.081 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.417      ;
; -4.072 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.408      ;
; -4.065 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.509      ;
; -4.064 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.511      ;
; -4.063 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 4.984      ;
; -4.062 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.506      ;
; -4.060 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.559     ; 4.499      ;
; -4.058 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.171     ; 4.885      ;
; -4.058 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.171     ; 4.885      ;
; -4.052 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.560     ; 4.490      ;
; -4.045 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 5.380      ;
; -4.044 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 4.965      ;
; -4.040 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.487      ;
; -4.040 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.484      ;
; -4.037 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.484      ;
; -4.037 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.481      ;
; -4.026 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 5.361      ;
; -4.016 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.459      ;
; -4.015 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.458      ;
; -4.000 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.336      ;
; -3.990 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.437      ;
; -3.990 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.326      ;
; -3.990 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 4.912      ;
; -3.989 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.436      ;
; -3.981 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.317      ;
; -3.980 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.427      ;
; -3.979 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.426      ;
; -3.972 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.308      ;
; -3.959 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.295      ;
; -3.949 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.171     ; 4.776      ;
; -3.949 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.171     ; 4.776      ;
; -3.949 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.285      ;
; -3.947 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.391      ;
; -3.947 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.391      ;
; -3.940 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.276      ;
; -3.928 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.372      ;
; -3.928 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 4.849      ;
; -3.927 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.371      ;
; -3.926 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.559     ; 4.365      ;
; -3.925 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.559     ; 4.364      ;
; -3.913 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 5.248      ;
; -3.910 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 5.245      ;
; -3.909 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 4.830      ;
; -3.901 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.560     ; 4.339      ;
; -3.894 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 5.229      ;
; -3.891 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 5.226      ;
; -3.885 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.559     ; 4.324      ;
; -3.880 ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.119     ; 4.759      ;
; -3.879 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.322      ;
; -3.878 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.321      ;
; -3.877 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.321      ;
; -3.877 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.321      ;
; -3.869 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.312      ;
; -3.868 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.204      ;
; -3.868 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.555     ; 4.311      ;
; -3.858 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.194      ;
; -3.854 ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.119     ; 4.733      ;
; -3.851 ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.119     ; 4.730      ;
; -3.850 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.549     ; 4.299      ;
; -3.850 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.549     ; 4.299      ;
; -3.849 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.185      ;
; -3.840 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.176      ;
; -3.839 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 4.761      ;
; -3.837 ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.119     ; 4.716      ;
; -3.827 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.163      ;
; -3.825 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.269      ;
; -3.823 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.521     ; 4.300      ;
; -3.823 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.521     ; 4.300      ;
; -3.822 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.554     ; 4.266      ;
; -3.821 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.157      ;
; -3.817 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.338      ; 5.153      ;
; -3.815 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.551     ; 4.262      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.354 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.942      ; 5.016      ;
; -1.196 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 2.113      ;
; -0.898 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.942      ; 5.060      ;
; 0.152  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.391 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                        ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.674      ;
; 0.392 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.674      ;
; 0.403 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.696      ;
; 0.419 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.702      ;
; 0.430 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[3] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[3] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.718      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.705      ;
; 0.452 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.719      ;
; 0.456 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.721      ;
; 0.472 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.754      ;
; 0.473 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.755      ;
; 0.481 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.763      ;
; 0.552 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.562 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.827      ;
; 0.563 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.828      ;
; 0.575 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.510      ; 1.271      ;
; 0.577 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.842      ;
; 0.577 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.843      ;
; 0.578 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.843      ;
; 0.583 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.867      ;
; 0.594 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.877      ;
; 0.600 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.869      ;
; 0.604 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.869      ;
; 0.605 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.888      ;
; 0.606 ; i2c_master:i2c_master_1|fsm_state.S_STOP                                ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.872      ;
; 0.606 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.872      ;
; 0.606 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.889      ;
; 0.616 ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.899      ;
; 0.617 ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.900      ;
; 0.618 ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]                     ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.902      ;
; 0.620 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.903      ;
; 0.620 ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.904      ;
; 0.620 ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.903      ;
; 0.621 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.516      ; 1.323      ;
; 0.622 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.905      ;
; 0.622 ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.905      ;
; 0.622 ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.905      ;
; 0.623 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.888      ;
; 0.623 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.888      ;
; 0.623 ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.906      ;
; 0.623 ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.906      ;
; 0.632 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.898      ;
; 0.635 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.917      ;
; 0.637 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.920      ;
; 0.637 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.919      ;
; 0.638 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.904      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.407 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 1.214 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 3.055      ; 4.717      ;
; 1.558 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 1.825      ;
; 1.700 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 3.055      ; 4.703      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.623 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.517      ;
; -2.623 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.517      ;
; -2.622 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.113     ; 3.507      ;
; -2.622 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.113     ; 3.507      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.502      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.496      ;
; -2.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.496      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.502      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.506      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.500      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.502      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.502      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.506      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.506      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.502      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.502      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.506      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.502      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.506      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.506      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.506      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.501      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.501      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.501      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.104     ; 3.492      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.503      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.495      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.495      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.099     ; 3.497      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.495      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.099     ; 3.497      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.495      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.495      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.495      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.495      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.501      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.501      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.501      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.503      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.099     ; 3.497      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.099     ; 3.497      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.103     ; 3.493      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.598 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.098     ; 3.498      ;
; -2.216 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.285      ; 3.499      ;
; -2.216 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.285      ; 3.499      ;
; -2.211 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.292      ; 3.501      ;
; -2.211 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[0]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 3.515      ;
; -2.211 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 3.515      ;
; -2.211 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 3.515      ;
; -2.211 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 3.515      ;
; -2.211 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.306      ; 3.515      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 1.778 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.360     ; 1.604      ;
; 1.825 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 2.083      ;
; 1.825 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 2.083      ;
; 1.859 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 2.083      ;
; 1.859 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 2.083      ;
; 1.859 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 2.083      ;
; 1.859 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 2.083      ;
; 1.893 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 2.157      ;
; 1.931 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.510      ; 2.627      ;
; 1.931 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.510      ; 2.627      ;
; 1.965 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.627      ;
; 1.965 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.627      ;
; 1.965 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.627      ;
; 1.965 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.476      ; 2.627      ;
; 2.595 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.318      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.597 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.537      ; 3.320      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[0]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[6]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.600 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.532      ; 3.318      ;
; 2.610 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.497      ; 3.293      ;
; 2.616 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.503      ; 3.305      ;
; 2.620 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 3.296      ;
; 2.620 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 3.296      ;
; 2.620 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 3.296      ;
; 2.622 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.489      ; 3.297      ;
; 2.622 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.489      ; 3.297      ;
; 2.624 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.494      ; 3.304      ;
; 2.624 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.494      ; 3.304      ;
; 2.624 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.494      ; 3.304      ;
; 2.624 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.494      ; 3.304      ;
; 2.624 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.494      ; 3.304      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.493      ; 3.304      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.493      ; 3.304      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.493      ; 3.304      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.495      ; 3.306      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.495      ; 3.306      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.495      ; 3.306      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.495      ; 3.306      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.495      ; 3.306      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.495      ; 3.306      ;
; 2.625 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.495      ; 3.306      ;
; 2.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 3.293      ;
; 2.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 3.293      ;
; 2.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 3.293      ;
; 2.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 3.293      ;
; 2.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 3.293      ;
; 2.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 3.293      ;
; 2.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 3.293      ;
; 2.650 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.469      ; 3.305      ;
; 2.655 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.462      ; 3.303      ;
; 2.655 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.462      ; 3.303      ;
; 3.026 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.308      ;
; 3.026 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 3.308      ;
; 3.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.105      ; 3.320      ;
; 3.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.105      ; 3.320      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 3.296      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 3.296      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 3.296      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 3.296      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 3.295      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 3.296      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 3.296      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 3.296      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.062      ; 3.299      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.057      ; 3.294      ;
; 3.051 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 3.295      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 208.12 MHz ; 208.12 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 491.88 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -3.805 ; -389.213      ;
; CLOCK_50                                                                 ; -1.180 ; -1.180        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.338 ; 0.000         ;
; CLOCK_50                                                                 ; 0.365 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.268 ; -309.063      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.622 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -224.875      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -3.805 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.295      ;
; -3.805 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.295      ;
; -3.776 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.270      ;
; -3.773 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.267      ;
; -3.748 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.238      ;
; -3.747 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.237      ;
; -3.734 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.224      ;
; -3.733 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.223      ;
; -3.721 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.478     ; 4.242      ;
; -3.721 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.478     ; 4.242      ;
; -3.716 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.514     ; 4.201      ;
; -3.712 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.202      ;
; -3.711 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.201      ;
; -3.675 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.478     ; 4.196      ;
; -3.675 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.478     ; 4.196      ;
; -3.663 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.153      ;
; -3.663 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.153      ;
; -3.656 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.150      ;
; -3.654 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 4.587      ;
; -3.632 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 4.564      ;
; -3.629 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.514     ; 4.114      ;
; -3.629 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 4.561      ;
; -3.625 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 4.558      ;
; -3.622 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 4.935      ;
; -3.606 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.096      ;
; -3.605 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.099      ;
; -3.603 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.093      ;
; -3.603 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 4.535      ;
; -3.601 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 4.532      ;
; -3.600 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 4.532      ;
; -3.600 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.912      ;
; -3.597 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.909      ;
; -3.593 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 4.906      ;
; -3.585 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.079      ;
; -3.584 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.074      ;
; -3.582 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.076      ;
; -3.581 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.071      ;
; -3.572 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 4.503      ;
; -3.571 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.883      ;
; -3.569 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.312      ; 4.880      ;
; -3.568 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.880      ;
; -3.561 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.051      ;
; -3.560 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.050      ;
; -3.558 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.513     ; 4.044      ;
; -3.545 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.039      ;
; -3.543 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.037      ;
; -3.543 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.157     ; 4.385      ;
; -3.543 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.157     ; 4.385      ;
; -3.540 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.312      ; 4.851      ;
; -3.531 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.021      ;
; -3.530 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 4.020      ;
; -3.519 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.013      ;
; -3.517 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 4.011      ;
; -3.506 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 4.819      ;
; -3.497 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.157     ; 4.339      ;
; -3.497 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.157     ; 4.339      ;
; -3.484 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.512     ; 3.971      ;
; -3.484 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.796      ;
; -3.483 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.512     ; 3.970      ;
; -3.481 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.793      ;
; -3.477 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 4.790      ;
; -3.476 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 4.407      ;
; -3.473 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.963      ;
; -3.472 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.962      ;
; -3.466 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.514     ; 3.951      ;
; -3.459 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.312      ; 4.770      ;
; -3.458 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.948      ;
; -3.457 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.947      ;
; -3.455 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 4.387      ;
; -3.455 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.767      ;
; -3.453 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.513     ; 3.939      ;
; -3.453 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.312      ; 4.764      ;
; -3.452 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.764      ;
; -3.447 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 4.378      ;
; -3.447 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.937      ;
; -3.446 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.936      ;
; -3.446 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.936      ;
; -3.445 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.935      ;
; -3.430 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.312      ; 4.741      ;
; -3.424 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.312      ; 4.735      ;
; -3.423 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.735      ;
; -3.414 ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.109     ; 4.304      ;
; -3.413 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.502     ; 3.910      ;
; -3.413 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.502     ; 3.910      ;
; -3.390 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 4.703      ;
; -3.388 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.505     ; 3.882      ;
; -3.386 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.514     ; 3.871      ;
; -3.381 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.871      ;
; -3.378 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.868      ;
; -3.372 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.862      ;
; -3.371 ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.109     ; 4.261      ;
; -3.371 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.861      ;
; -3.368 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.680      ;
; -3.365 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 4.677      ;
; -3.364 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 4.296      ;
; -3.361 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 4.674      ;
; -3.359 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.849      ;
; -3.359 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.509     ; 3.849      ;
; -3.359 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.478     ; 3.880      ;
; -3.359 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.478     ; 3.880      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.180 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.669      ; 4.551      ;
; -1.033 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.072     ; 1.960      ;
; -0.866 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.669      ; 4.737      ;
; 0.244  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.338 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.350 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                        ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.608      ;
; 0.351 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.372 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.631      ;
; 0.378 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.636      ;
; 0.380 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.639      ;
; 0.393 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.652      ;
; 0.395 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[3] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[3] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.645      ;
; 0.416 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.661      ;
; 0.421 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.663      ;
; 0.427 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.684      ;
; 0.429 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.686      ;
; 0.435 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.692      ;
; 0.507 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.749      ;
; 0.514 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.757      ;
; 0.517 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.529 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.469      ; 1.170      ;
; 0.530 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.772      ;
; 0.533 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.792      ;
; 0.544 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.802      ;
; 0.547 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.794      ;
; 0.551 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.794      ;
; 0.552 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.810      ;
; 0.553 ; i2c_master:i2c_master_1|fsm_state.S_STOP                                ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.796      ;
; 0.553 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.796      ;
; 0.553 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.811      ;
; 0.562 ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.821      ;
; 0.563 ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.822      ;
; 0.566 ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]                     ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.825      ;
; 0.567 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.826      ;
; 0.568 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.827      ;
; 0.568 ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.827      ;
; 0.568 ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.827      ;
; 0.569 ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.828      ;
; 0.569 ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.828      ;
; 0.577 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.820      ;
; 0.581 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.839      ;
; 0.583 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.840      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.365 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 1.167 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 2.769      ; 4.350      ;
; 1.391 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.072      ; 1.634      ;
; 1.521 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 2.769      ; 4.204      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 3.176      ;
; -2.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 3.176      ;
; -2.266 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.164      ;
; -2.266 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.101     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.160      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 3.161      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.164      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.160      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.160      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.085     ; 3.160      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.095     ; 3.150      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.152      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.152      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.152      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.152      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.152      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.152      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.152      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 3.159      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.094     ; 3.151      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 3.153      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.092     ; 3.153      ;
; -2.246 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.155      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.161      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.154      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.154      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.151      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 3.161      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.154      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.090     ; 3.154      ;
; -2.245 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.093     ; 3.151      ;
; -1.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.262      ; 3.157      ;
; -1.896 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.262      ; 3.157      ;
; -1.893 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.268      ; 3.160      ;
; -1.890 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[0]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.283      ; 3.172      ;
; -1.890 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.283      ; 3.172      ;
; -1.890 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.283      ; 3.172      ;
; -1.890 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.283      ; 3.172      ;
; -1.890 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.283      ; 3.172      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 1.622 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.335     ; 1.458      ;
; 1.683 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.917      ;
; 1.683 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 1.917      ;
; 1.700 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 1.940      ;
; 1.717 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 1.917      ;
; 1.717 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 1.917      ;
; 1.717 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 1.917      ;
; 1.717 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 1.917      ;
; 1.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.467      ; 2.399      ;
; 1.761 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.467      ; 2.399      ;
; 1.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 2.399      ;
; 1.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 2.399      ;
; 1.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 2.399      ;
; 1.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.433      ; 2.399      ;
; 2.295 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.493      ; 2.959      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.301 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 2.963      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[0]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[6]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.305 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.485      ; 2.961      ;
; 2.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.454      ; 2.938      ;
; 2.316 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.460      ; 2.947      ;
; 2.322 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.448      ; 2.941      ;
; 2.322 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.448      ; 2.941      ;
; 2.322 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.448      ; 2.941      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 2.947      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 2.948      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 2.948      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 2.948      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 2.948      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 2.948      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 2.948      ;
; 2.324 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 2.948      ;
; 2.326 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.445      ; 2.942      ;
; 2.326 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.445      ; 2.942      ;
; 2.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.421      ; 2.938      ;
; 2.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.421      ; 2.938      ;
; 2.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.421      ; 2.938      ;
; 2.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.421      ; 2.938      ;
; 2.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.421      ; 2.938      ;
; 2.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.421      ; 2.938      ;
; 2.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.421      ; 2.938      ;
; 2.350 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.426      ; 2.947      ;
; 2.355 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.420      ; 2.946      ;
; 2.355 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.420      ; 2.946      ;
; 2.697 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 2.963      ;
; 2.697 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 2.963      ;
; 2.698 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.953      ;
; 2.698 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 2.953      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 2.949      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 2.952      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 2.948      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 2.948      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 2.948      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 2.948      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.058      ; 2.947      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 2.949      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 2.949      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 2.948      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 2.952      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 2.952      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 2.949      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 2.949      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 2.952      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 2.949      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 2.952      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 2.952      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.063      ; 2.952      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 2.948      ;
; 2.718 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.059      ; 2.948      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.657 ; -141.702      ;
; CLOCK_50                                                                 ; -0.582 ; -0.582        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.173 ; 0.000         ;
; CLOCK_50                                                                 ; 0.188 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.926 ; -121.292      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.843 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.706        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.000 ; -175.000      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.657 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.368      ;
; -1.657 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.368      ;
; -1.638 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.353      ;
; -1.637 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.281     ; 2.343      ;
; -1.636 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.351      ;
; -1.631 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.342      ;
; -1.630 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.341      ;
; -1.623 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.334      ;
; -1.622 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.333      ;
; -1.599 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.310      ;
; -1.598 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.330      ;
; -1.598 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.309      ;
; -1.598 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.330      ;
; -1.597 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.329      ;
; -1.597 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.329      ;
; -1.561 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.272      ;
; -1.561 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.272      ;
; -1.553 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.264      ;
; -1.549 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.260      ;
; -1.547 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.281     ; 2.253      ;
; -1.547 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.262      ;
; -1.546 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 2.442      ;
; -1.546 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 2.442      ;
; -1.546 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.691      ;
; -1.545 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.256      ;
; -1.542 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.253      ;
; -1.542 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.281     ; 2.248      ;
; -1.541 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.256      ;
; -1.538 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.487      ;
; -1.538 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.683      ;
; -1.530 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.479      ;
; -1.510 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.221      ;
; -1.509 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.220      ;
; -1.501 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.646      ;
; -1.495 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.210      ;
; -1.494 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.209      ;
; -1.493 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.442      ;
; -1.493 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.208      ;
; -1.492 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.207      ;
; -1.486 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.197      ;
; -1.485 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.200      ;
; -1.485 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.196      ;
; -1.484 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 2.380      ;
; -1.484 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 2.380      ;
; -1.483 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.272     ; 2.198      ;
; -1.482 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.627      ;
; -1.479 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.280     ; 2.186      ;
; -1.478 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.623      ;
; -1.477 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.280     ; 2.184      ;
; -1.474 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.423      ;
; -1.474 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.281     ; 2.180      ;
; -1.474 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.619      ;
; -1.473 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.618      ;
; -1.472 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 2.616      ;
; -1.470 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.615      ;
; -1.466 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.415      ;
; -1.465 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.176      ;
; -1.465 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.414      ;
; -1.464 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.175      ;
; -1.464 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 2.412      ;
; -1.463 ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.174      ;
; -1.462 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.173      ;
; -1.458 ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.377      ;
; -1.457 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.168      ;
; -1.456 ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.375      ;
; -1.455 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.166      ;
; -1.452 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.281     ; 2.158      ;
; -1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.593      ;
; -1.445 ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.364      ;
; -1.444 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 2.588      ;
; -1.440 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.389      ;
; -1.436 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.147      ;
; -1.436 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 2.384      ;
; -1.435 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.146      ;
; -1.433 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.144      ;
; -1.433 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[7] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.578      ;
; -1.430 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.141      ;
; -1.422 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.133      ;
; -1.421 ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.276     ; 2.132      ;
; -1.420 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 2.564      ;
; -1.417 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.149      ;
; -1.416 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.148      ;
; -1.414 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.559      ;
; -1.410 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[5] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.555      ;
; -1.409 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.554      ;
; -1.408 ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.323      ;
; -1.407 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 2.303      ;
; -1.407 ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.091     ; 2.303      ;
; -1.407 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[9] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 2.355      ;
; -1.406 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.551      ;
; -1.405 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.550      ;
; -1.404 ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.319      ;
; -1.404 ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.319      ;
; -1.404 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[8] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.157      ; 2.548      ;
; -1.403 ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.318      ;
; -1.402 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[4] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 2.547      ;
; -1.401 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[6] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 2.350      ;
; -1.399 ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.318      ;
; -1.398 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.130      ;
; -1.397 ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]                   ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.255     ; 2.129      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.582 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 1.502      ; 2.666      ;
; -0.088 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.042     ; 1.033      ;
; 0.139  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 1.502      ; 2.445      ;
; 0.586  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.173 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                        ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.321      ;
; 0.188 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[3] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[3] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.324      ;
; 0.191 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.198 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_start_write         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.335      ;
; 0.201 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.329      ;
; 0.220 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.353      ;
; 0.223 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.356      ;
; 0.226 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.359      ;
; 0.231 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.559      ;
; 0.247 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.372      ;
; 0.254 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[2] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.388      ;
; 0.254 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.379      ;
; 0.259 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.395      ;
; 0.261 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.398      ;
; 0.265 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.398      ;
; 0.273 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.247      ; 0.604      ;
; 0.274 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; i2c_master:i2c_master_1|fsm_state.S_STOP                                ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.412      ;
; 0.280 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.405      ;
; 0.280 ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]                     ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.414      ;
; 0.281 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.415      ;
; 0.282 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.416      ;
; 0.282 ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]                      ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.416      ;
; 0.287 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.421      ;
; 0.289 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.415      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.188 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.459 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 1.564      ; 2.242      ;
; 0.723 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.042      ; 0.849      ;
; 1.152 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 1.564      ; 2.435      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.926 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.853      ;
; -0.926 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.853      ;
; -0.924 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.842      ;
; -0.924 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.842      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.846      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.051     ; 1.847      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 1.848      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.051     ; 1.847      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.051     ; 1.847      ;
; -0.911 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.051     ; 1.847      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.053     ; 1.844      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.053     ; 1.844      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.832      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 1.849      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 1.849      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 1.849      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 1.849      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 1.849      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 1.849      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.047     ; 1.849      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 1.840      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 1.840      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 1.840      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 1.832      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 1.840      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 1.840      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.056     ; 1.840      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 1.832      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.061     ; 1.835      ;
; -0.909 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.060     ; 1.836      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[0]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[6]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
; -0.732 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.132      ; 1.851      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.843 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; -0.162     ; 0.765      ;
; 0.867 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.992      ;
; 0.867 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.992      ;
; 0.883 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.025      ; 0.992      ;
; 0.883 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.025      ; 0.992      ;
; 0.883 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.025      ; 0.992      ;
; 0.883 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.025      ; 0.992      ;
; 0.885 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 1.010      ;
; 0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 1.272      ;
; 0.944 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 1.272      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.228      ; 1.272      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.228      ; 1.272      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.228      ; 1.272      ;
; 0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.228      ; 1.272      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[9]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[10]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[15]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[13]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[14]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[16]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[17]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.362 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[18]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 1.704      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[0]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[1]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[2]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[3]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[4]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[5]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[6]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[7]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.363 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[8]               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.701      ;
; 1.367 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.254      ; 1.705      ;
; 1.372 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.227      ; 1.683      ;
; 1.373 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.239      ; 1.696      ;
; 1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.225      ; 1.687      ;
; 1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.225      ; 1.687      ;
; 1.378 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.225      ; 1.687      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 1.696      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 1.696      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.234      ; 1.697      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.233      ; 1.696      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.234      ; 1.697      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.234      ; 1.697      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.234      ; 1.697      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.234      ; 1.697      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 1.698      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 1.698      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 1.698      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 1.698      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 1.698      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 1.698      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.235      ; 1.698      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.224      ; 1.687      ;
; 1.379 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.224      ; 1.687      ;
; 1.387 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.212      ; 1.683      ;
; 1.387 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.212      ; 1.683      ;
; 1.387 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.212      ; 1.683      ;
; 1.387 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.212      ; 1.683      ;
; 1.387 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.212      ; 1.683      ;
; 1.387 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.212      ; 1.683      ;
; 1.387 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.212      ; 1.683      ;
; 1.389 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.223      ; 1.696      ;
; 1.393 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.215      ; 1.692      ;
; 1.393 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.215      ; 1.692      ;
; 1.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.044      ; 1.694      ;
; 1.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.044      ; 1.694      ;
; 1.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[11]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.054      ; 1.704      ;
; 1.566 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; tone_generator:tone_generator_1|DDS:DDS_1|count[12]              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.054      ; 1.704      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.034      ; 1.699      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.033      ; 1.698      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.033      ; 1.698      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.033      ; 1.698      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.033      ; 1.698      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 1.696      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.034      ; 1.699      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.034      ; 1.699      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.034      ; 1.699      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.034      ; 1.699      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.034      ; 1.699      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.018      ; 1.683      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.018      ; 1.683      ;
; 1.581 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.018      ; 1.683      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                          ; -4.258   ; 0.173 ; -2.623   ; 0.843   ; -3.000              ;
;  CLOCK_50                                                                 ; -1.354   ; 0.188 ; N/A      ; N/A     ; -3.000              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -4.258   ; 0.173 ; -2.623   ; 0.843   ; -1.285              ;
; Design-wide TNS                                                           ; -442.758 ; 0.0   ; -358.986 ; 0.0     ; -230.445            ;
;  CLOCK_50                                                                 ; -1.354   ; 0.000 ; N/A      ; N/A     ; -5.706              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -441.404 ; 0.000 ; -358.986 ; 0.000   ; -224.875            ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO_26                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 9645     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 9645     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                              ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 156      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 156      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; Target                                                                   ; Clock                                                                    ; Type ; Status      ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; Base ; Constrained ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; Constrained ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jun 15 13:21:07 2019
Info: Command: quartus_sta Milestone3 -c Milestone3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Milestone3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.258            -441.404 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.354              -1.354 CLOCK_50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.623            -358.986 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 1.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.778               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285            -224.875 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.805            -389.213 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.180              -1.180 CLOCK_50 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.365               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.268            -309.063 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 1.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.622               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285            -224.875 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.657            -141.702 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -0.582              -0.582 CLOCK_50 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.188               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.926            -121.292 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.843               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.706 CLOCK_50 
    Info (332119):    -1.000            -175.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Sat Jun 15 13:21:10 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


