/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire [33:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z[6] ? celloutsig_0_1z[5] : celloutsig_0_0z[12];
  assign celloutsig_1_5z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_0z[7];
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_0z[1] : celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_9z[0] ? celloutsig_1_13z : celloutsig_1_1z;
  assign celloutsig_0_10z = celloutsig_0_1z[5] ? celloutsig_0_6z[4] : celloutsig_0_4z[5];
  assign celloutsig_1_8z = ~((celloutsig_1_0z[1] | celloutsig_1_2z) & celloutsig_1_6z[0]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[1] ^ celloutsig_1_3z);
  assign celloutsig_1_9z = { celloutsig_1_6z[3:0], celloutsig_1_7z } + celloutsig_1_0z[9:5];
  assign celloutsig_1_15z = in_data[152:142] & { celloutsig_1_0z[7:0], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_1_10z = { in_data[128:122], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z } >= { celloutsig_1_9z[4:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_2z = in_data[110:98] > in_data[163:151];
  assign celloutsig_1_3z = { in_data[144:137], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_0z[8:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_30z = celloutsig_0_9z[10:7] > celloutsig_0_6z[4:1];
  assign celloutsig_0_43z = { celloutsig_0_39z[5:1], celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_18z } <= { celloutsig_0_11z[6:2], celloutsig_0_38z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[155:149], celloutsig_1_0z } && in_data[189:173];
  assign celloutsig_0_18z = celloutsig_0_11z[8:6] && { celloutsig_0_17z[1:0], celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_5z[7:2], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_30z } && { celloutsig_0_1z[13:9], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_13z = ! { celloutsig_1_0z[8:2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_20z = ! { in_data[85:79], celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[170:161] % { 1'h1, in_data[138:130] };
  assign celloutsig_0_4z = { celloutsig_0_1z[8:3], celloutsig_0_3z } % { 1'h1, in_data[40:35] };
  assign celloutsig_1_6z = in_data[127:116] % { 1'h1, in_data[154:149], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_18z[2], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_15z } % { 1'h1, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_18z };
  assign celloutsig_0_9z = { celloutsig_0_6z[1], celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[15:6] };
  assign celloutsig_0_27z = { celloutsig_0_5z[7:1], celloutsig_0_17z } % { 1'h1, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[55] ? in_data[44:28] : in_data[25:9];
  assign celloutsig_0_38z = celloutsig_0_14z[1] ? { celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_24z } : { celloutsig_0_29z[6:5], celloutsig_0_8z };
  assign celloutsig_0_1z = celloutsig_0_0z[7] ? in_data[73:55] : { in_data[72:71], celloutsig_0_0z[16:8], 1'h0, celloutsig_0_0z[6:0] };
  assign celloutsig_0_42z = { celloutsig_0_12z[3:2], celloutsig_0_20z, celloutsig_0_19z } != in_data[76:70];
  assign celloutsig_0_24z = { celloutsig_0_0z[7:6], celloutsig_0_18z } !== celloutsig_0_4z[2:0];
  assign celloutsig_0_39z = celloutsig_0_0z[12:6] | { celloutsig_0_28z[9:4], celloutsig_0_10z };
  assign celloutsig_1_11z = celloutsig_1_0z[4:1] | celloutsig_1_6z[6:3];
  assign celloutsig_0_6z = { celloutsig_0_5z[4:1], celloutsig_0_2z } | celloutsig_0_4z[6:2];
  assign celloutsig_0_29z = { celloutsig_0_27z[4:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_18z } | celloutsig_0_14z;
  assign celloutsig_0_21z = celloutsig_0_4z[2] & celloutsig_0_18z;
  assign celloutsig_0_36z = | celloutsig_0_5z[4:2];
  assign celloutsig_1_14z = | celloutsig_1_11z[3:1];
  assign celloutsig_0_2z = | { celloutsig_0_1z[10:2], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_6z[6], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_9z } >> { celloutsig_1_9z[4:2], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_4z[5:1], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z } >> { celloutsig_0_9z[10:4], celloutsig_0_3z };
  assign celloutsig_0_22z = celloutsig_0_0z[16:2] >> { celloutsig_0_16z[4:1], celloutsig_0_9z };
  assign celloutsig_0_25z = celloutsig_0_13z[4:2] >> celloutsig_0_12z[3:1];
  assign celloutsig_0_28z = { celloutsig_0_1z[12:5], celloutsig_0_16z } >> { celloutsig_0_27z[7:0], celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_7z = { celloutsig_0_1z[9:5], celloutsig_0_6z } >> { celloutsig_0_4z[2:0], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_7z } >> { celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_11z[8:1] >> celloutsig_0_13z[8:1];
  assign celloutsig_0_19z = celloutsig_0_13z[4:1] >> celloutsig_0_16z[3:0];
  assign celloutsig_0_5z = { celloutsig_0_1z[16:9], celloutsig_0_3z } ^ celloutsig_0_1z[9:1];
  assign celloutsig_0_12z = celloutsig_0_5z[5:1] ^ celloutsig_0_6z;
  assign celloutsig_0_17z = celloutsig_0_11z[6:3] ^ celloutsig_0_9z[6:3];
  assign celloutsig_0_8z = ~((in_data[89] & celloutsig_0_6z[0]) | celloutsig_0_2z);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_11z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_11z = { in_data[11:3], celloutsig_0_2z, celloutsig_0_3z };
  assign { out_data[138:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[32:1], celloutsig_0_42z, celloutsig_0_43z };
endmodule
