module deneme(a, b, c);

input [7:0] a, b;
output reg[15:0] c;