
Projeto2-Otimizacao-Energetica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004004  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404004  00404004  00014004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000854  20400000  0040400c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f0  20400854  00404860  00020854  2**2
                  ALLOC
  4 .stack        00002004  20400944  00404950  00020854  2**0
                  ALLOC
  5 .heap         00000200  20402948  00406954  00020854  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020882  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000cabc  00000000  00000000  000208db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001e7f  00000000  00000000  0002d397  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000832e  00000000  00000000  0002f216  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e10  00000000  00000000  00037544  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ce0  00000000  00000000  00038354  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020240  00000000  00000000  00039034  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e43a  00000000  00000000  00059274  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008afec  00000000  00000000  000676ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004340  00000000  00000000  000f269c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402948 	.word	0x20402948
  400004:	00401c39 	.word	0x00401c39
  400008:	00401ce9 	.word	0x00401ce9
  40000c:	00401ce9 	.word	0x00401ce9
  400010:	00401ce9 	.word	0x00401ce9
  400014:	00401ce9 	.word	0x00401ce9
  400018:	00401ce9 	.word	0x00401ce9
	...
  40002c:	00401ce9 	.word	0x00401ce9
  400030:	00401ce9 	.word	0x00401ce9
  400034:	00000000 	.word	0x00000000
  400038:	00401ce9 	.word	0x00401ce9
  40003c:	00401ce9 	.word	0x00401ce9
  400040:	00401ce9 	.word	0x00401ce9
  400044:	00401ce9 	.word	0x00401ce9
  400048:	004027fd 	.word	0x004027fd
  40004c:	00402845 	.word	0x00402845
  400050:	00401ce9 	.word	0x00401ce9
  400054:	00401ce9 	.word	0x00401ce9
  400058:	00401ce9 	.word	0x00401ce9
  40005c:	00401ce9 	.word	0x00401ce9
  400060:	00401ce9 	.word	0x00401ce9
  400064:	00000000 	.word	0x00000000
  400068:	00400a81 	.word	0x00400a81
  40006c:	00400a99 	.word	0x00400a99
  400070:	00400ab1 	.word	0x00400ab1
  400074:	00401ce9 	.word	0x00401ce9
  400078:	00401ce9 	.word	0x00401ce9
  40007c:	00401ce9 	.word	0x00401ce9
  400080:	00400ac9 	.word	0x00400ac9
  400084:	00400ae1 	.word	0x00400ae1
  400088:	00401ce9 	.word	0x00401ce9
  40008c:	00401ce9 	.word	0x00401ce9
  400090:	00401ce9 	.word	0x00401ce9
  400094:	00401ce9 	.word	0x00401ce9
  400098:	00401ce9 	.word	0x00401ce9
  40009c:	00401ce9 	.word	0x00401ce9
  4000a0:	004027c5 	.word	0x004027c5
  4000a4:	00401ce9 	.word	0x00401ce9
  4000a8:	00401ce9 	.word	0x00401ce9
  4000ac:	00401ce9 	.word	0x00401ce9
  4000b0:	00401ce9 	.word	0x00401ce9
  4000b4:	00401ce9 	.word	0x00401ce9
  4000b8:	00401ce9 	.word	0x00401ce9
  4000bc:	00401ce9 	.word	0x00401ce9
  4000c0:	00401ce9 	.word	0x00401ce9
  4000c4:	00401ce9 	.word	0x00401ce9
  4000c8:	00401ce9 	.word	0x00401ce9
  4000cc:	00401ce9 	.word	0x00401ce9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401ce9 	.word	0x00401ce9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401ce9 	.word	0x00401ce9
  4000e0:	00401ce9 	.word	0x00401ce9
  4000e4:	00401ce9 	.word	0x00401ce9
  4000e8:	00401ce9 	.word	0x00401ce9
  4000ec:	00401ce9 	.word	0x00401ce9
  4000f0:	00401ce9 	.word	0x00401ce9
  4000f4:	00401ce9 	.word	0x00401ce9
  4000f8:	00401ce9 	.word	0x00401ce9
  4000fc:	00401ce9 	.word	0x00401ce9
  400100:	00401ce9 	.word	0x00401ce9
  400104:	00401ce9 	.word	0x00401ce9
  400108:	00401ce9 	.word	0x00401ce9
  40010c:	00401ce9 	.word	0x00401ce9
  400110:	00401ce9 	.word	0x00401ce9
	...
  400120:	00401ce9 	.word	0x00401ce9
  400124:	00401ce9 	.word	0x00401ce9
  400128:	00401ce9 	.word	0x00401ce9
  40012c:	00401ce9 	.word	0x00401ce9
  400130:	00401ce9 	.word	0x00401ce9
  400134:	00000000 	.word	0x00000000
  400138:	00401ce9 	.word	0x00401ce9
  40013c:	00401ce9 	.word	0x00401ce9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400854 	.word	0x20400854
  40015c:	00000000 	.word	0x00000000
  400160:	0040400c 	.word	0x0040400c

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400858 	.word	0x20400858
  400190:	0040400c 	.word	0x0040400c
  400194:	0040400c 	.word	0x0040400c
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400bf9 	.word	0x00400bf9
  40021c:	00400c65 	.word	0x00400c65
  400220:	00400cd5 	.word	0x00400cd5

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400c31 	.word	0x00400c31
  400290:	00400d4d 	.word	0x00400d4d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400d69 	.word	0x00400d69
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400d85 	.word	0x00400d85
  400408:	00400da1 	.word	0x00400da1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401e5d 	.word	0x00401e5d
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400af9 	.word	0x00400af9
  40050c:	00400b75 	.word	0x00400b75
  400510:	00401cf1 	.word	0x00401cf1
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	20400934 	.word	0x20400934
  400568:	2040093c 	.word	0x2040093c

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	20400938 	.word	0x20400938
  4005d4:	2040093c 	.word	0x2040093c

004005d8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d8:	b480      	push	{r7}
  4005da:	b085      	sub	sp, #20
  4005dc:	af00      	add	r7, sp, #0
  4005de:	60f8      	str	r0, [r7, #12]
  4005e0:	60b9      	str	r1, [r7, #8]
  4005e2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d003      	beq.n	4005f2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4005f0:	e002      	b.n	4005f8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f2:	68fb      	ldr	r3, [r7, #12]
  4005f4:	68ba      	ldr	r2, [r7, #8]
  4005f6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f8:	bf00      	nop
  4005fa:	3714      	adds	r7, #20
  4005fc:	46bd      	mov	sp, r7
  4005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400602:	4770      	bx	lr

00400604 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400604:	b480      	push	{r7}
  400606:	b083      	sub	sp, #12
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
  40060c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40060e:	687b      	ldr	r3, [r7, #4]
  400610:	683a      	ldr	r2, [r7, #0]
  400612:	631a      	str	r2, [r3, #48]	; 0x30
}
  400614:	bf00      	nop
  400616:	370c      	adds	r7, #12
  400618:	46bd      	mov	sp, r7
  40061a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40061e:	4770      	bx	lr

00400620 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400620:	b480      	push	{r7}
  400622:	b083      	sub	sp, #12
  400624:	af00      	add	r7, sp, #0
  400626:	6078      	str	r0, [r7, #4]
  400628:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40062a:	687b      	ldr	r3, [r7, #4]
  40062c:	683a      	ldr	r2, [r7, #0]
  40062e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400630:	bf00      	nop
  400632:	370c      	adds	r7, #12
  400634:	46bd      	mov	sp, r7
  400636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40063a:	4770      	bx	lr

0040063c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40063c:	b480      	push	{r7}
  40063e:	b087      	sub	sp, #28
  400640:	af00      	add	r7, sp, #0
  400642:	60f8      	str	r0, [r7, #12]
  400644:	60b9      	str	r1, [r7, #8]
  400646:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40064e:	68bb      	ldr	r3, [r7, #8]
  400650:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400654:	d04a      	beq.n	4006ec <pio_set_peripheral+0xb0>
  400656:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40065a:	d808      	bhi.n	40066e <pio_set_peripheral+0x32>
  40065c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400660:	d016      	beq.n	400690 <pio_set_peripheral+0x54>
  400662:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400666:	d02c      	beq.n	4006c2 <pio_set_peripheral+0x86>
  400668:	2b00      	cmp	r3, #0
  40066a:	d069      	beq.n	400740 <pio_set_peripheral+0x104>
  40066c:	e064      	b.n	400738 <pio_set_peripheral+0xfc>
  40066e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400672:	d065      	beq.n	400740 <pio_set_peripheral+0x104>
  400674:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400678:	d803      	bhi.n	400682 <pio_set_peripheral+0x46>
  40067a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40067e:	d04a      	beq.n	400716 <pio_set_peripheral+0xda>
  400680:	e05a      	b.n	400738 <pio_set_peripheral+0xfc>
  400682:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400686:	d05b      	beq.n	400740 <pio_set_peripheral+0x104>
  400688:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40068c:	d058      	beq.n	400740 <pio_set_peripheral+0x104>
  40068e:	e053      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400690:	68fb      	ldr	r3, [r7, #12]
  400692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400694:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40069a:	687b      	ldr	r3, [r7, #4]
  40069c:	43d9      	mvns	r1, r3
  40069e:	697b      	ldr	r3, [r7, #20]
  4006a0:	400b      	ands	r3, r1
  4006a2:	401a      	ands	r2, r3
  4006a4:	68fb      	ldr	r3, [r7, #12]
  4006a6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ac:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	43d9      	mvns	r1, r3
  4006b6:	697b      	ldr	r3, [r7, #20]
  4006b8:	400b      	ands	r3, r1
  4006ba:	401a      	ands	r2, r3
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006c0:	e03a      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006c8:	687a      	ldr	r2, [r7, #4]
  4006ca:	697b      	ldr	r3, [r7, #20]
  4006cc:	431a      	orrs	r2, r3
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006d8:	68fb      	ldr	r3, [r7, #12]
  4006da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	43d9      	mvns	r1, r3
  4006e0:	697b      	ldr	r3, [r7, #20]
  4006e2:	400b      	ands	r3, r1
  4006e4:	401a      	ands	r2, r3
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006ea:	e025      	b.n	400738 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006f0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	43d9      	mvns	r1, r3
  4006fa:	697b      	ldr	r3, [r7, #20]
  4006fc:	400b      	ands	r3, r1
  4006fe:	401a      	ands	r2, r3
  400700:	68fb      	ldr	r3, [r7, #12]
  400702:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400708:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40070a:	687a      	ldr	r2, [r7, #4]
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	431a      	orrs	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400714:	e010      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40071a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40071c:	687a      	ldr	r2, [r7, #4]
  40071e:	697b      	ldr	r3, [r7, #20]
  400720:	431a      	orrs	r2, r3
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400736:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	687a      	ldr	r2, [r7, #4]
  40073c:	605a      	str	r2, [r3, #4]
  40073e:	e000      	b.n	400742 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400740:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400742:	371c      	adds	r7, #28
  400744:	46bd      	mov	sp, r7
  400746:	f85d 7b04 	ldr.w	r7, [sp], #4
  40074a:	4770      	bx	lr

0040074c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40074c:	b580      	push	{r7, lr}
  40074e:	b084      	sub	sp, #16
  400750:	af00      	add	r7, sp, #0
  400752:	60f8      	str	r0, [r7, #12]
  400754:	60b9      	str	r1, [r7, #8]
  400756:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400758:	68b9      	ldr	r1, [r7, #8]
  40075a:	68f8      	ldr	r0, [r7, #12]
  40075c:	4b19      	ldr	r3, [pc, #100]	; (4007c4 <pio_set_input+0x78>)
  40075e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	f003 0301 	and.w	r3, r3, #1
  400766:	461a      	mov	r2, r3
  400768:	68b9      	ldr	r1, [r7, #8]
  40076a:	68f8      	ldr	r0, [r7, #12]
  40076c:	4b16      	ldr	r3, [pc, #88]	; (4007c8 <pio_set_input+0x7c>)
  40076e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	f003 030a 	and.w	r3, r3, #10
  400776:	2b00      	cmp	r3, #0
  400778:	d003      	beq.n	400782 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	621a      	str	r2, [r3, #32]
  400780:	e002      	b.n	400788 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400782:	68fb      	ldr	r3, [r7, #12]
  400784:	68ba      	ldr	r2, [r7, #8]
  400786:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400788:	687b      	ldr	r3, [r7, #4]
  40078a:	f003 0302 	and.w	r3, r3, #2
  40078e:	2b00      	cmp	r3, #0
  400790:	d004      	beq.n	40079c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40079a:	e008      	b.n	4007ae <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	f003 0308 	and.w	r3, r3, #8
  4007a2:	2b00      	cmp	r3, #0
  4007a4:	d003      	beq.n	4007ae <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	68ba      	ldr	r2, [r7, #8]
  4007aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007b4:	68fb      	ldr	r3, [r7, #12]
  4007b6:	68ba      	ldr	r2, [r7, #8]
  4007b8:	601a      	str	r2, [r3, #0]
}
  4007ba:	bf00      	nop
  4007bc:	3710      	adds	r7, #16
  4007be:	46bd      	mov	sp, r7
  4007c0:	bd80      	pop	{r7, pc}
  4007c2:	bf00      	nop
  4007c4:	004008e1 	.word	0x004008e1
  4007c8:	004005d9 	.word	0x004005d9

004007cc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007cc:	b580      	push	{r7, lr}
  4007ce:	b084      	sub	sp, #16
  4007d0:	af00      	add	r7, sp, #0
  4007d2:	60f8      	str	r0, [r7, #12]
  4007d4:	60b9      	str	r1, [r7, #8]
  4007d6:	607a      	str	r2, [r7, #4]
  4007d8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007da:	68b9      	ldr	r1, [r7, #8]
  4007dc:	68f8      	ldr	r0, [r7, #12]
  4007de:	4b12      	ldr	r3, [pc, #72]	; (400828 <pio_set_output+0x5c>)
  4007e0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007e2:	69ba      	ldr	r2, [r7, #24]
  4007e4:	68b9      	ldr	r1, [r7, #8]
  4007e6:	68f8      	ldr	r0, [r7, #12]
  4007e8:	4b10      	ldr	r3, [pc, #64]	; (40082c <pio_set_output+0x60>)
  4007ea:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007ec:	683b      	ldr	r3, [r7, #0]
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d003      	beq.n	4007fa <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	68ba      	ldr	r2, [r7, #8]
  4007f6:	651a      	str	r2, [r3, #80]	; 0x50
  4007f8:	e002      	b.n	400800 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400800:	687b      	ldr	r3, [r7, #4]
  400802:	2b00      	cmp	r3, #0
  400804:	d003      	beq.n	40080e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	68ba      	ldr	r2, [r7, #8]
  40080a:	631a      	str	r2, [r3, #48]	; 0x30
  40080c:	e002      	b.n	400814 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	68ba      	ldr	r2, [r7, #8]
  400812:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400814:	68fb      	ldr	r3, [r7, #12]
  400816:	68ba      	ldr	r2, [r7, #8]
  400818:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	68ba      	ldr	r2, [r7, #8]
  40081e:	601a      	str	r2, [r3, #0]
}
  400820:	bf00      	nop
  400822:	3710      	adds	r7, #16
  400824:	46bd      	mov	sp, r7
  400826:	bd80      	pop	{r7, pc}
  400828:	004008e1 	.word	0x004008e1
  40082c:	004005d9 	.word	0x004005d9

00400830 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40083e:	683b      	ldr	r3, [r7, #0]
  400840:	4013      	ands	r3, r2
  400842:	2b00      	cmp	r3, #0
  400844:	d101      	bne.n	40084a <pio_get_output_data_status+0x1a>
		return 0;
  400846:	2300      	movs	r3, #0
  400848:	e000      	b.n	40084c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40084a:	2301      	movs	r3, #1
	}
}
  40084c:	4618      	mov	r0, r3
  40084e:	370c      	adds	r7, #12
  400850:	46bd      	mov	sp, r7
  400852:	f85d 7b04 	ldr.w	r7, [sp], #4
  400856:	4770      	bx	lr

00400858 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400858:	b480      	push	{r7}
  40085a:	b085      	sub	sp, #20
  40085c:	af00      	add	r7, sp, #0
  40085e:	60f8      	str	r0, [r7, #12]
  400860:	60b9      	str	r1, [r7, #8]
  400862:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	f003 0310 	and.w	r3, r3, #16
  40086a:	2b00      	cmp	r3, #0
  40086c:	d020      	beq.n	4008b0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40086e:	68fb      	ldr	r3, [r7, #12]
  400870:	68ba      	ldr	r2, [r7, #8]
  400872:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400876:	687b      	ldr	r3, [r7, #4]
  400878:	f003 0320 	and.w	r3, r3, #32
  40087c:	2b00      	cmp	r3, #0
  40087e:	d004      	beq.n	40088a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	68ba      	ldr	r2, [r7, #8]
  400884:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400888:	e003      	b.n	400892 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40088a:	68fb      	ldr	r3, [r7, #12]
  40088c:	68ba      	ldr	r2, [r7, #8]
  40088e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400892:	687b      	ldr	r3, [r7, #4]
  400894:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400898:	2b00      	cmp	r3, #0
  40089a:	d004      	beq.n	4008a6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	68ba      	ldr	r2, [r7, #8]
  4008a0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008a4:	e008      	b.n	4008b8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4008a6:	68fb      	ldr	r3, [r7, #12]
  4008a8:	68ba      	ldr	r2, [r7, #8]
  4008aa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008ae:	e003      	b.n	4008b8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4008b0:	68fb      	ldr	r3, [r7, #12]
  4008b2:	68ba      	ldr	r2, [r7, #8]
  4008b4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4008b8:	bf00      	nop
  4008ba:	3714      	adds	r7, #20
  4008bc:	46bd      	mov	sp, r7
  4008be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c2:	4770      	bx	lr

004008c4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008c4:	b480      	push	{r7}
  4008c6:	b083      	sub	sp, #12
  4008c8:	af00      	add	r7, sp, #0
  4008ca:	6078      	str	r0, [r7, #4]
  4008cc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008ce:	687b      	ldr	r3, [r7, #4]
  4008d0:	683a      	ldr	r2, [r7, #0]
  4008d2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008d4:	bf00      	nop
  4008d6:	370c      	adds	r7, #12
  4008d8:	46bd      	mov	sp, r7
  4008da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008de:	4770      	bx	lr

004008e0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008e0:	b480      	push	{r7}
  4008e2:	b083      	sub	sp, #12
  4008e4:	af00      	add	r7, sp, #0
  4008e6:	6078      	str	r0, [r7, #4]
  4008e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008ea:	687b      	ldr	r3, [r7, #4]
  4008ec:	683a      	ldr	r2, [r7, #0]
  4008ee:	645a      	str	r2, [r3, #68]	; 0x44
}
  4008f0:	bf00      	nop
  4008f2:	370c      	adds	r7, #12
  4008f4:	46bd      	mov	sp, r7
  4008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008fa:	4770      	bx	lr

004008fc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b083      	sub	sp, #12
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400904:	687b      	ldr	r3, [r7, #4]
  400906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400908:	4618      	mov	r0, r3
  40090a:	370c      	adds	r7, #12
  40090c:	46bd      	mov	sp, r7
  40090e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400912:	4770      	bx	lr

00400914 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400914:	b480      	push	{r7}
  400916:	b083      	sub	sp, #12
  400918:	af00      	add	r7, sp, #0
  40091a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40091c:	687b      	ldr	r3, [r7, #4]
  40091e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400920:	4618      	mov	r0, r3
  400922:	370c      	adds	r7, #12
  400924:	46bd      	mov	sp, r7
  400926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092a:	4770      	bx	lr

0040092c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40092c:	b580      	push	{r7, lr}
  40092e:	b084      	sub	sp, #16
  400930:	af00      	add	r7, sp, #0
  400932:	6078      	str	r0, [r7, #4]
  400934:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400936:	6878      	ldr	r0, [r7, #4]
  400938:	4b26      	ldr	r3, [pc, #152]	; (4009d4 <pio_handler_process+0xa8>)
  40093a:	4798      	blx	r3
  40093c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40093e:	6878      	ldr	r0, [r7, #4]
  400940:	4b25      	ldr	r3, [pc, #148]	; (4009d8 <pio_handler_process+0xac>)
  400942:	4798      	blx	r3
  400944:	4602      	mov	r2, r0
  400946:	68fb      	ldr	r3, [r7, #12]
  400948:	4013      	ands	r3, r2
  40094a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40094c:	68fb      	ldr	r3, [r7, #12]
  40094e:	2b00      	cmp	r3, #0
  400950:	d03c      	beq.n	4009cc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400952:	2300      	movs	r3, #0
  400954:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400956:	e034      	b.n	4009c2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400958:	4a20      	ldr	r2, [pc, #128]	; (4009dc <pio_handler_process+0xb0>)
  40095a:	68bb      	ldr	r3, [r7, #8]
  40095c:	011b      	lsls	r3, r3, #4
  40095e:	4413      	add	r3, r2
  400960:	681a      	ldr	r2, [r3, #0]
  400962:	683b      	ldr	r3, [r7, #0]
  400964:	429a      	cmp	r2, r3
  400966:	d126      	bne.n	4009b6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400968:	4a1c      	ldr	r2, [pc, #112]	; (4009dc <pio_handler_process+0xb0>)
  40096a:	68bb      	ldr	r3, [r7, #8]
  40096c:	011b      	lsls	r3, r3, #4
  40096e:	4413      	add	r3, r2
  400970:	3304      	adds	r3, #4
  400972:	681a      	ldr	r2, [r3, #0]
  400974:	68fb      	ldr	r3, [r7, #12]
  400976:	4013      	ands	r3, r2
  400978:	2b00      	cmp	r3, #0
  40097a:	d01c      	beq.n	4009b6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40097c:	4a17      	ldr	r2, [pc, #92]	; (4009dc <pio_handler_process+0xb0>)
  40097e:	68bb      	ldr	r3, [r7, #8]
  400980:	011b      	lsls	r3, r3, #4
  400982:	4413      	add	r3, r2
  400984:	330c      	adds	r3, #12
  400986:	681b      	ldr	r3, [r3, #0]
  400988:	4914      	ldr	r1, [pc, #80]	; (4009dc <pio_handler_process+0xb0>)
  40098a:	68ba      	ldr	r2, [r7, #8]
  40098c:	0112      	lsls	r2, r2, #4
  40098e:	440a      	add	r2, r1
  400990:	6810      	ldr	r0, [r2, #0]
  400992:	4912      	ldr	r1, [pc, #72]	; (4009dc <pio_handler_process+0xb0>)
  400994:	68ba      	ldr	r2, [r7, #8]
  400996:	0112      	lsls	r2, r2, #4
  400998:	440a      	add	r2, r1
  40099a:	3204      	adds	r2, #4
  40099c:	6812      	ldr	r2, [r2, #0]
  40099e:	4611      	mov	r1, r2
  4009a0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009a2:	4a0e      	ldr	r2, [pc, #56]	; (4009dc <pio_handler_process+0xb0>)
  4009a4:	68bb      	ldr	r3, [r7, #8]
  4009a6:	011b      	lsls	r3, r3, #4
  4009a8:	4413      	add	r3, r2
  4009aa:	3304      	adds	r3, #4
  4009ac:	681b      	ldr	r3, [r3, #0]
  4009ae:	43db      	mvns	r3, r3
  4009b0:	68fa      	ldr	r2, [r7, #12]
  4009b2:	4013      	ands	r3, r2
  4009b4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009b6:	68bb      	ldr	r3, [r7, #8]
  4009b8:	3301      	adds	r3, #1
  4009ba:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009bc:	68bb      	ldr	r3, [r7, #8]
  4009be:	2b06      	cmp	r3, #6
  4009c0:	d803      	bhi.n	4009ca <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4009c2:	68fb      	ldr	r3, [r7, #12]
  4009c4:	2b00      	cmp	r3, #0
  4009c6:	d1c7      	bne.n	400958 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009c8:	e000      	b.n	4009cc <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4009ca:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009cc:	bf00      	nop
  4009ce:	3710      	adds	r7, #16
  4009d0:	46bd      	mov	sp, r7
  4009d2:	bd80      	pop	{r7, pc}
  4009d4:	004008fd 	.word	0x004008fd
  4009d8:	00400915 	.word	0x00400915
  4009dc:	20400870 	.word	0x20400870

004009e0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009e0:	b580      	push	{r7, lr}
  4009e2:	b086      	sub	sp, #24
  4009e4:	af00      	add	r7, sp, #0
  4009e6:	60f8      	str	r0, [r7, #12]
  4009e8:	60b9      	str	r1, [r7, #8]
  4009ea:	607a      	str	r2, [r7, #4]
  4009ec:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009ee:	4b21      	ldr	r3, [pc, #132]	; (400a74 <pio_handler_set+0x94>)
  4009f0:	681b      	ldr	r3, [r3, #0]
  4009f2:	2b06      	cmp	r3, #6
  4009f4:	d901      	bls.n	4009fa <pio_handler_set+0x1a>
		return 1;
  4009f6:	2301      	movs	r3, #1
  4009f8:	e038      	b.n	400a6c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4009fa:	2300      	movs	r3, #0
  4009fc:	75fb      	strb	r3, [r7, #23]
  4009fe:	e011      	b.n	400a24 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400a00:	7dfb      	ldrb	r3, [r7, #23]
  400a02:	011b      	lsls	r3, r3, #4
  400a04:	4a1c      	ldr	r2, [pc, #112]	; (400a78 <pio_handler_set+0x98>)
  400a06:	4413      	add	r3, r2
  400a08:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a0a:	693b      	ldr	r3, [r7, #16]
  400a0c:	681a      	ldr	r2, [r3, #0]
  400a0e:	68bb      	ldr	r3, [r7, #8]
  400a10:	429a      	cmp	r2, r3
  400a12:	d104      	bne.n	400a1e <pio_handler_set+0x3e>
  400a14:	693b      	ldr	r3, [r7, #16]
  400a16:	685a      	ldr	r2, [r3, #4]
  400a18:	687b      	ldr	r3, [r7, #4]
  400a1a:	429a      	cmp	r2, r3
  400a1c:	d008      	beq.n	400a30 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a1e:	7dfb      	ldrb	r3, [r7, #23]
  400a20:	3301      	adds	r3, #1
  400a22:	75fb      	strb	r3, [r7, #23]
  400a24:	7dfa      	ldrb	r2, [r7, #23]
  400a26:	4b13      	ldr	r3, [pc, #76]	; (400a74 <pio_handler_set+0x94>)
  400a28:	681b      	ldr	r3, [r3, #0]
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d9e8      	bls.n	400a00 <pio_handler_set+0x20>
  400a2e:	e000      	b.n	400a32 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400a30:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a32:	693b      	ldr	r3, [r7, #16]
  400a34:	68ba      	ldr	r2, [r7, #8]
  400a36:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a38:	693b      	ldr	r3, [r7, #16]
  400a3a:	687a      	ldr	r2, [r7, #4]
  400a3c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a3e:	693b      	ldr	r3, [r7, #16]
  400a40:	683a      	ldr	r2, [r7, #0]
  400a42:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a44:	693b      	ldr	r3, [r7, #16]
  400a46:	6a3a      	ldr	r2, [r7, #32]
  400a48:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a4a:	7dfa      	ldrb	r2, [r7, #23]
  400a4c:	4b09      	ldr	r3, [pc, #36]	; (400a74 <pio_handler_set+0x94>)
  400a4e:	681b      	ldr	r3, [r3, #0]
  400a50:	3301      	adds	r3, #1
  400a52:	429a      	cmp	r2, r3
  400a54:	d104      	bne.n	400a60 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a56:	4b07      	ldr	r3, [pc, #28]	; (400a74 <pio_handler_set+0x94>)
  400a58:	681b      	ldr	r3, [r3, #0]
  400a5a:	3301      	adds	r3, #1
  400a5c:	4a05      	ldr	r2, [pc, #20]	; (400a74 <pio_handler_set+0x94>)
  400a5e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a60:	683a      	ldr	r2, [r7, #0]
  400a62:	6879      	ldr	r1, [r7, #4]
  400a64:	68f8      	ldr	r0, [r7, #12]
  400a66:	4b05      	ldr	r3, [pc, #20]	; (400a7c <pio_handler_set+0x9c>)
  400a68:	4798      	blx	r3

	return 0;
  400a6a:	2300      	movs	r3, #0
}
  400a6c:	4618      	mov	r0, r3
  400a6e:	3718      	adds	r7, #24
  400a70:	46bd      	mov	sp, r7
  400a72:	bd80      	pop	{r7, pc}
  400a74:	204008e0 	.word	0x204008e0
  400a78:	20400870 	.word	0x20400870
  400a7c:	00400859 	.word	0x00400859

00400a80 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a80:	b580      	push	{r7, lr}
  400a82:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a84:	210a      	movs	r1, #10
  400a86:	4802      	ldr	r0, [pc, #8]	; (400a90 <PIOA_Handler+0x10>)
  400a88:	4b02      	ldr	r3, [pc, #8]	; (400a94 <PIOA_Handler+0x14>)
  400a8a:	4798      	blx	r3
}
  400a8c:	bf00      	nop
  400a8e:	bd80      	pop	{r7, pc}
  400a90:	400e0e00 	.word	0x400e0e00
  400a94:	0040092d 	.word	0x0040092d

00400a98 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a98:	b580      	push	{r7, lr}
  400a9a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a9c:	210b      	movs	r1, #11
  400a9e:	4802      	ldr	r0, [pc, #8]	; (400aa8 <PIOB_Handler+0x10>)
  400aa0:	4b02      	ldr	r3, [pc, #8]	; (400aac <PIOB_Handler+0x14>)
  400aa2:	4798      	blx	r3
}
  400aa4:	bf00      	nop
  400aa6:	bd80      	pop	{r7, pc}
  400aa8:	400e1000 	.word	0x400e1000
  400aac:	0040092d 	.word	0x0040092d

00400ab0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ab0:	b580      	push	{r7, lr}
  400ab2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400ab4:	210c      	movs	r1, #12
  400ab6:	4802      	ldr	r0, [pc, #8]	; (400ac0 <PIOC_Handler+0x10>)
  400ab8:	4b02      	ldr	r3, [pc, #8]	; (400ac4 <PIOC_Handler+0x14>)
  400aba:	4798      	blx	r3
}
  400abc:	bf00      	nop
  400abe:	bd80      	pop	{r7, pc}
  400ac0:	400e1200 	.word	0x400e1200
  400ac4:	0040092d 	.word	0x0040092d

00400ac8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ac8:	b580      	push	{r7, lr}
  400aca:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400acc:	2110      	movs	r1, #16
  400ace:	4802      	ldr	r0, [pc, #8]	; (400ad8 <PIOD_Handler+0x10>)
  400ad0:	4b02      	ldr	r3, [pc, #8]	; (400adc <PIOD_Handler+0x14>)
  400ad2:	4798      	blx	r3
}
  400ad4:	bf00      	nop
  400ad6:	bd80      	pop	{r7, pc}
  400ad8:	400e1400 	.word	0x400e1400
  400adc:	0040092d 	.word	0x0040092d

00400ae0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ae0:	b580      	push	{r7, lr}
  400ae2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ae4:	2111      	movs	r1, #17
  400ae6:	4802      	ldr	r0, [pc, #8]	; (400af0 <PIOE_Handler+0x10>)
  400ae8:	4b02      	ldr	r3, [pc, #8]	; (400af4 <PIOE_Handler+0x14>)
  400aea:	4798      	blx	r3
}
  400aec:	bf00      	nop
  400aee:	bd80      	pop	{r7, pc}
  400af0:	400e1600 	.word	0x400e1600
  400af4:	0040092d 	.word	0x0040092d

00400af8 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400af8:	b480      	push	{r7}
  400afa:	b083      	sub	sp, #12
  400afc:	af00      	add	r7, sp, #0
  400afe:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400b00:	687b      	ldr	r3, [r7, #4]
  400b02:	3b01      	subs	r3, #1
  400b04:	2b03      	cmp	r3, #3
  400b06:	d81a      	bhi.n	400b3e <pmc_mck_set_division+0x46>
  400b08:	a201      	add	r2, pc, #4	; (adr r2, 400b10 <pmc_mck_set_division+0x18>)
  400b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b0e:	bf00      	nop
  400b10:	00400b21 	.word	0x00400b21
  400b14:	00400b27 	.word	0x00400b27
  400b18:	00400b2f 	.word	0x00400b2f
  400b1c:	00400b37 	.word	0x00400b37
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b20:	2300      	movs	r3, #0
  400b22:	607b      	str	r3, [r7, #4]
			break;
  400b24:	e00e      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b26:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b2a:	607b      	str	r3, [r7, #4]
			break;
  400b2c:	e00a      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b2e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b32:	607b      	str	r3, [r7, #4]
			break;
  400b34:	e006      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b36:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b3a:	607b      	str	r3, [r7, #4]
			break;
  400b3c:	e002      	b.n	400b44 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b3e:	2300      	movs	r3, #0
  400b40:	607b      	str	r3, [r7, #4]
			break;
  400b42:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b44:	490a      	ldr	r1, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b46:	4b0a      	ldr	r3, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
  400b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b4e:	687b      	ldr	r3, [r7, #4]
  400b50:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400b52:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b54:	bf00      	nop
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <pmc_mck_set_division+0x78>)
  400b58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b5a:	f003 0308 	and.w	r3, r3, #8
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d0f9      	beq.n	400b56 <pmc_mck_set_division+0x5e>
}
  400b62:	bf00      	nop
  400b64:	370c      	adds	r7, #12
  400b66:	46bd      	mov	sp, r7
  400b68:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6c:	4770      	bx	lr
  400b6e:	bf00      	nop
  400b70:	400e0600 	.word	0x400e0600

00400b74 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b74:	b480      	push	{r7}
  400b76:	b085      	sub	sp, #20
  400b78:	af00      	add	r7, sp, #0
  400b7a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b7c:	491d      	ldr	r1, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b7e:	4b1d      	ldr	r3, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	4313      	orrs	r3, r2
  400b8a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b90:	60fb      	str	r3, [r7, #12]
  400b92:	e007      	b.n	400ba4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b94:	68fb      	ldr	r3, [r7, #12]
  400b96:	2b00      	cmp	r3, #0
  400b98:	d101      	bne.n	400b9e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400b9a:	2301      	movs	r3, #1
  400b9c:	e023      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	3b01      	subs	r3, #1
  400ba2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ba4:	4b13      	ldr	r3, [pc, #76]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ba8:	f003 0308 	and.w	r3, r3, #8
  400bac:	2b00      	cmp	r3, #0
  400bae:	d0f1      	beq.n	400b94 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bb0:	4a10      	ldr	r2, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb2:	4b10      	ldr	r3, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bb6:	f023 0303 	bic.w	r3, r3, #3
  400bba:	f043 0302 	orr.w	r3, r3, #2
  400bbe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bc4:	60fb      	str	r3, [r7, #12]
  400bc6:	e007      	b.n	400bd8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bc8:	68fb      	ldr	r3, [r7, #12]
  400bca:	2b00      	cmp	r3, #0
  400bcc:	d101      	bne.n	400bd2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bce:	2301      	movs	r3, #1
  400bd0:	e009      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400bd2:	68fb      	ldr	r3, [r7, #12]
  400bd4:	3b01      	subs	r3, #1
  400bd6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bd8:	4b06      	ldr	r3, [pc, #24]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bdc:	f003 0308 	and.w	r3, r3, #8
  400be0:	2b00      	cmp	r3, #0
  400be2:	d0f1      	beq.n	400bc8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400be4:	2300      	movs	r3, #0
}
  400be6:	4618      	mov	r0, r3
  400be8:	3714      	adds	r7, #20
  400bea:	46bd      	mov	sp, r7
  400bec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	400e0600 	.word	0x400e0600

00400bf8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400bf8:	b480      	push	{r7}
  400bfa:	b083      	sub	sp, #12
  400bfc:	af00      	add	r7, sp, #0
  400bfe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c00:	687b      	ldr	r3, [r7, #4]
  400c02:	2b01      	cmp	r3, #1
  400c04:	d105      	bne.n	400c12 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c06:	4907      	ldr	r1, [pc, #28]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c08:	4b06      	ldr	r3, [pc, #24]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c0a:	689a      	ldr	r2, [r3, #8]
  400c0c:	4b06      	ldr	r3, [pc, #24]	; (400c28 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c0e:	4313      	orrs	r3, r2
  400c10:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c12:	4b04      	ldr	r3, [pc, #16]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c14:	4a05      	ldr	r2, [pc, #20]	; (400c2c <pmc_switch_sclk_to_32kxtal+0x34>)
  400c16:	601a      	str	r2, [r3, #0]
}
  400c18:	bf00      	nop
  400c1a:	370c      	adds	r7, #12
  400c1c:	46bd      	mov	sp, r7
  400c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c22:	4770      	bx	lr
  400c24:	400e1810 	.word	0x400e1810
  400c28:	a5100000 	.word	0xa5100000
  400c2c:	a5000008 	.word	0xa5000008

00400c30 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c30:	b480      	push	{r7}
  400c32:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c34:	4b09      	ldr	r3, [pc, #36]	; (400c5c <pmc_osc_is_ready_32kxtal+0x2c>)
  400c36:	695b      	ldr	r3, [r3, #20]
  400c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d007      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c40:	4b07      	ldr	r3, [pc, #28]	; (400c60 <pmc_osc_is_ready_32kxtal+0x30>)
  400c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c48:	2b00      	cmp	r3, #0
  400c4a:	d001      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c4c:	2301      	movs	r3, #1
  400c4e:	e000      	b.n	400c52 <pmc_osc_is_ready_32kxtal+0x22>
  400c50:	2300      	movs	r3, #0
}
  400c52:	4618      	mov	r0, r3
  400c54:	46bd      	mov	sp, r7
  400c56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c5a:	4770      	bx	lr
  400c5c:	400e1810 	.word	0x400e1810
  400c60:	400e0600 	.word	0x400e0600

00400c64 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c64:	b480      	push	{r7}
  400c66:	b083      	sub	sp, #12
  400c68:	af00      	add	r7, sp, #0
  400c6a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c6c:	4915      	ldr	r1, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c6e:	4b15      	ldr	r3, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b15      	ldr	r3, [pc, #84]	; (400cc8 <pmc_switch_mainck_to_fastrc+0x64>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c78:	bf00      	nop
  400c7a:	4b12      	ldr	r3, [pc, #72]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c82:	2b00      	cmp	r3, #0
  400c84:	d0f9      	beq.n	400c7a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c86:	490f      	ldr	r1, [pc, #60]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c88:	4b0e      	ldr	r3, [pc, #56]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c8a:	6a1a      	ldr	r2, [r3, #32]
  400c8c:	4b0f      	ldr	r3, [pc, #60]	; (400ccc <pmc_switch_mainck_to_fastrc+0x68>)
  400c8e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400c90:	687a      	ldr	r2, [r7, #4]
  400c92:	4313      	orrs	r3, r2
  400c94:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c98:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c9a:	bf00      	nop
  400c9c:	4b09      	ldr	r3, [pc, #36]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d0f9      	beq.n	400c9c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400ca8:	4906      	ldr	r1, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400caa:	4b06      	ldr	r3, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cac:	6a1a      	ldr	r2, [r3, #32]
  400cae:	4b08      	ldr	r3, [pc, #32]	; (400cd0 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cb0:	4013      	ands	r3, r2
  400cb2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cb6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cb8:	bf00      	nop
  400cba:	370c      	adds	r7, #12
  400cbc:	46bd      	mov	sp, r7
  400cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc2:	4770      	bx	lr
  400cc4:	400e0600 	.word	0x400e0600
  400cc8:	00370008 	.word	0x00370008
  400ccc:	ffc8ff8f 	.word	0xffc8ff8f
  400cd0:	fec8ffff 	.word	0xfec8ffff

00400cd4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cd4:	b480      	push	{r7}
  400cd6:	b083      	sub	sp, #12
  400cd8:	af00      	add	r7, sp, #0
  400cda:	6078      	str	r0, [r7, #4]
  400cdc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cde:	687b      	ldr	r3, [r7, #4]
  400ce0:	2b00      	cmp	r3, #0
  400ce2:	d008      	beq.n	400cf6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ce4:	4913      	ldr	r1, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce6:	4b13      	ldr	r3, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cea:	4a13      	ldr	r2, [pc, #76]	; (400d38 <pmc_switch_mainck_to_xtal+0x64>)
  400cec:	401a      	ands	r2, r3
  400cee:	4b13      	ldr	r3, [pc, #76]	; (400d3c <pmc_switch_mainck_to_xtal+0x68>)
  400cf0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cf2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400cf4:	e018      	b.n	400d28 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cf6:	490f      	ldr	r1, [pc, #60]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cf8:	4b0e      	ldr	r3, [pc, #56]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cfa:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cfc:	4b10      	ldr	r3, [pc, #64]	; (400d40 <pmc_switch_mainck_to_xtal+0x6c>)
  400cfe:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d00:	683a      	ldr	r2, [r7, #0]
  400d02:	0212      	lsls	r2, r2, #8
  400d04:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d06:	431a      	orrs	r2, r3
  400d08:	4b0e      	ldr	r3, [pc, #56]	; (400d44 <pmc_switch_mainck_to_xtal+0x70>)
  400d0a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d0c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d0e:	bf00      	nop
  400d10:	4b08      	ldr	r3, [pc, #32]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d14:	f003 0301 	and.w	r3, r3, #1
  400d18:	2b00      	cmp	r3, #0
  400d1a:	d0f9      	beq.n	400d10 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d1c:	4905      	ldr	r1, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d1e:	4b05      	ldr	r3, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d20:	6a1a      	ldr	r2, [r3, #32]
  400d22:	4b09      	ldr	r3, [pc, #36]	; (400d48 <pmc_switch_mainck_to_xtal+0x74>)
  400d24:	4313      	orrs	r3, r2
  400d26:	620b      	str	r3, [r1, #32]
	}
}
  400d28:	bf00      	nop
  400d2a:	370c      	adds	r7, #12
  400d2c:	46bd      	mov	sp, r7
  400d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d32:	4770      	bx	lr
  400d34:	400e0600 	.word	0x400e0600
  400d38:	fec8fffc 	.word	0xfec8fffc
  400d3c:	01370002 	.word	0x01370002
  400d40:	ffc8fffc 	.word	0xffc8fffc
  400d44:	00370001 	.word	0x00370001
  400d48:	01370000 	.word	0x01370000

00400d4c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d4c:	b480      	push	{r7}
  400d4e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d50:	4b04      	ldr	r3, [pc, #16]	; (400d64 <pmc_osc_is_ready_mainck+0x18>)
  400d52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d58:	4618      	mov	r0, r3
  400d5a:	46bd      	mov	sp, r7
  400d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop
  400d64:	400e0600 	.word	0x400e0600

00400d68 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d68:	b480      	push	{r7}
  400d6a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d6c:	4b04      	ldr	r3, [pc, #16]	; (400d80 <pmc_disable_pllack+0x18>)
  400d6e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d72:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d74:	bf00      	nop
  400d76:	46bd      	mov	sp, r7
  400d78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d7c:	4770      	bx	lr
  400d7e:	bf00      	nop
  400d80:	400e0600 	.word	0x400e0600

00400d84 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d84:	b480      	push	{r7}
  400d86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d88:	4b04      	ldr	r3, [pc, #16]	; (400d9c <pmc_is_locked_pllack+0x18>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f003 0302 	and.w	r3, r3, #2
}
  400d90:	4618      	mov	r0, r3
  400d92:	46bd      	mov	sp, r7
  400d94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d98:	4770      	bx	lr
  400d9a:	bf00      	nop
  400d9c:	400e0600 	.word	0x400e0600

00400da0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400da0:	b480      	push	{r7}
  400da2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400da4:	4b04      	ldr	r3, [pc, #16]	; (400db8 <pmc_is_locked_upll+0x18>)
  400da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400dac:	4618      	mov	r0, r3
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr
  400db6:	bf00      	nop
  400db8:	400e0600 	.word	0x400e0600

00400dbc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400dbc:	b480      	push	{r7}
  400dbe:	b083      	sub	sp, #12
  400dc0:	af00      	add	r7, sp, #0
  400dc2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400dc4:	687b      	ldr	r3, [r7, #4]
  400dc6:	2b3f      	cmp	r3, #63	; 0x3f
  400dc8:	d901      	bls.n	400dce <pmc_enable_periph_clk+0x12>
		return 1;
  400dca:	2301      	movs	r3, #1
  400dcc:	e02f      	b.n	400e2e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	2b1f      	cmp	r3, #31
  400dd2:	d813      	bhi.n	400dfc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400dd4:	4b19      	ldr	r3, [pc, #100]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400dd6:	699a      	ldr	r2, [r3, #24]
  400dd8:	2101      	movs	r1, #1
  400dda:	687b      	ldr	r3, [r7, #4]
  400ddc:	fa01 f303 	lsl.w	r3, r1, r3
  400de0:	401a      	ands	r2, r3
  400de2:	2101      	movs	r1, #1
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	fa01 f303 	lsl.w	r3, r1, r3
  400dea:	429a      	cmp	r2, r3
  400dec:	d01e      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400dee:	4a13      	ldr	r2, [pc, #76]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400df0:	2101      	movs	r1, #1
  400df2:	687b      	ldr	r3, [r7, #4]
  400df4:	fa01 f303 	lsl.w	r3, r1, r3
  400df8:	6113      	str	r3, [r2, #16]
  400dfa:	e017      	b.n	400e2c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	3b20      	subs	r3, #32
  400e00:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e02:	4b0e      	ldr	r3, [pc, #56]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e04:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e08:	2101      	movs	r1, #1
  400e0a:	687b      	ldr	r3, [r7, #4]
  400e0c:	fa01 f303 	lsl.w	r3, r1, r3
  400e10:	401a      	ands	r2, r3
  400e12:	2101      	movs	r1, #1
  400e14:	687b      	ldr	r3, [r7, #4]
  400e16:	fa01 f303 	lsl.w	r3, r1, r3
  400e1a:	429a      	cmp	r2, r3
  400e1c:	d006      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e1e:	4a07      	ldr	r2, [pc, #28]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e20:	2101      	movs	r1, #1
  400e22:	687b      	ldr	r3, [r7, #4]
  400e24:	fa01 f303 	lsl.w	r3, r1, r3
  400e28:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e2c:	2300      	movs	r3, #0
}
  400e2e:	4618      	mov	r0, r3
  400e30:	370c      	adds	r7, #12
  400e32:	46bd      	mov	sp, r7
  400e34:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop
  400e3c:	400e0600 	.word	0x400e0600

00400e40 <pmc_set_fast_startup_input>:
 *        (event generation).
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
  400e40:	b480      	push	{r7}
  400e42:	b083      	sub	sp, #12
  400e44:	af00      	add	r7, sp, #0
  400e46:	6078      	str	r0, [r7, #4]
	ul_inputs &= PMC_FAST_STARTUP_Msk;
  400e48:	687b      	ldr	r3, [r7, #4]
  400e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
  400e4e:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR |= ul_inputs;
  400e50:	4905      	ldr	r1, [pc, #20]	; (400e68 <pmc_set_fast_startup_input+0x28>)
  400e52:	4b05      	ldr	r3, [pc, #20]	; (400e68 <pmc_set_fast_startup_input+0x28>)
  400e54:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e56:	687b      	ldr	r3, [r7, #4]
  400e58:	4313      	orrs	r3, r2
  400e5a:	670b      	str	r3, [r1, #112]	; 0x70
}
  400e5c:	bf00      	nop
  400e5e:	370c      	adds	r7, #12
  400e60:	46bd      	mov	sp, r7
  400e62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e66:	4770      	bx	lr
  400e68:	400e0600 	.word	0x400e0600

00400e6c <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400e6c:	b480      	push	{r7}
  400e6e:	b083      	sub	sp, #12
  400e70:	af00      	add	r7, sp, #0
  400e72:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  400e74:	4a04      	ldr	r2, [pc, #16]	; (400e88 <pmc_set_flash_in_wait_mode+0x1c>)
  400e76:	687b      	ldr	r3, [r7, #4]
  400e78:	6013      	str	r3, [r2, #0]
}
  400e7a:	bf00      	nop
  400e7c:	370c      	adds	r7, #12
  400e7e:	46bd      	mov	sp, r7
  400e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e84:	4770      	bx	lr
  400e86:	bf00      	nop
  400e88:	20400010 	.word	0x20400010

00400e8c <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  400e8c:	b480      	push	{r7}
  400e8e:	b083      	sub	sp, #12
  400e90:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400e92:	4b20      	ldr	r3, [pc, #128]	; (400f14 <pmc_enable_waitmode+0x88>)
  400e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400e96:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400e98:	687b      	ldr	r3, [r7, #4]
  400e9a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400e9e:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400ea0:	687b      	ldr	r3, [r7, #4]
  400ea2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400ea6:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  400ea8:	4a1a      	ldr	r2, [pc, #104]	; (400f14 <pmc_enable_waitmode+0x88>)
  400eaa:	687b      	ldr	r3, [r7, #4]
  400eac:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400eae:	4919      	ldr	r1, [pc, #100]	; (400f14 <pmc_enable_waitmode+0x88>)
  400eb0:	4b18      	ldr	r3, [pc, #96]	; (400f14 <pmc_enable_waitmode+0x88>)
  400eb2:	6a1a      	ldr	r2, [r3, #32]
  400eb4:	4b18      	ldr	r3, [pc, #96]	; (400f18 <pmc_enable_waitmode+0x8c>)
  400eb6:	4313      	orrs	r3, r2
  400eb8:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400eba:	bf00      	nop
  400ebc:	4b15      	ldr	r3, [pc, #84]	; (400f14 <pmc_enable_waitmode+0x88>)
  400ebe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ec0:	f003 0308 	and.w	r3, r3, #8
  400ec4:	2b00      	cmp	r3, #0
  400ec6:	d0f9      	beq.n	400ebc <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400ec8:	2300      	movs	r3, #0
  400eca:	607b      	str	r3, [r7, #4]
  400ecc:	e003      	b.n	400ed6 <pmc_enable_waitmode+0x4a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400ece:	bf00      	nop
  400ed0:	687b      	ldr	r3, [r7, #4]
  400ed2:	3301      	adds	r3, #1
  400ed4:	607b      	str	r3, [r7, #4]
  400ed6:	687b      	ldr	r3, [r7, #4]
  400ed8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  400edc:	d3f7      	bcc.n	400ece <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400ede:	bf00      	nop
  400ee0:	4b0c      	ldr	r3, [pc, #48]	; (400f14 <pmc_enable_waitmode+0x88>)
  400ee2:	6a1b      	ldr	r3, [r3, #32]
  400ee4:	f003 0308 	and.w	r3, r3, #8
  400ee8:	2b00      	cmp	r3, #0
  400eea:	d0f9      	beq.n	400ee0 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400eec:	4b09      	ldr	r3, [pc, #36]	; (400f14 <pmc_enable_waitmode+0x88>)
  400eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400ef0:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400ef2:	687b      	ldr	r3, [r7, #4]
  400ef4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400ef8:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400efa:	687b      	ldr	r3, [r7, #4]
  400efc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400f00:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  400f02:	4a04      	ldr	r2, [pc, #16]	; (400f14 <pmc_enable_waitmode+0x88>)
  400f04:	687b      	ldr	r3, [r7, #4]
  400f06:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  400f08:	bf00      	nop
  400f0a:	370c      	adds	r7, #12
  400f0c:	46bd      	mov	sp, r7
  400f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f12:	4770      	bx	lr
  400f14:	400e0600 	.word	0x400e0600
  400f18:	00370004 	.word	0x00370004

00400f1c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400f1c:	b590      	push	{r4, r7, lr}
  400f1e:	b099      	sub	sp, #100	; 0x64
  400f20:	af00      	add	r7, sp, #0
  400f22:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  400f24:	687b      	ldr	r3, [r7, #4]
  400f26:	3b01      	subs	r3, #1
  400f28:	2b04      	cmp	r3, #4
  400f2a:	f200 81a3 	bhi.w	401274 <pmc_sleep+0x358>
  400f2e:	a201      	add	r2, pc, #4	; (adr r2, 400f34 <pmc_sleep+0x18>)
  400f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f34:	00400f49 	.word	0x00400f49
  400f38:	00400f49 	.word	0x00400f49
  400f3c:	00400f65 	.word	0x00400f65
  400f40:	00400f65 	.word	0x00400f65
  400f44:	00401253 	.word	0x00401253
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400f48:	4a71      	ldr	r2, [pc, #452]	; (401110 <pmc_sleep+0x1f4>)
  400f4a:	4b71      	ldr	r3, [pc, #452]	; (401110 <pmc_sleep+0x1f4>)
  400f4c:	691b      	ldr	r3, [r3, #16]
  400f4e:	f023 0304 	bic.w	r3, r3, #4
  400f52:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400f54:	4b6f      	ldr	r3, [pc, #444]	; (401114 <pmc_sleep+0x1f8>)
  400f56:	2201      	movs	r2, #1
  400f58:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400f5a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400f5e:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  400f60:	bf30      	wfi
		__WFI();
		break;
  400f62:	e187      	b.n	401274 <pmc_sleep+0x358>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400f64:	687b      	ldr	r3, [r7, #4]
  400f66:	2b03      	cmp	r3, #3
  400f68:	d103      	bne.n	400f72 <pmc_sleep+0x56>
  400f6a:	2000      	movs	r0, #0
  400f6c:	4b6a      	ldr	r3, [pc, #424]	; (401118 <pmc_sleep+0x1fc>)
  400f6e:	4798      	blx	r3
  400f70:	e003      	b.n	400f7a <pmc_sleep+0x5e>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400f72:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  400f76:	4b68      	ldr	r3, [pc, #416]	; (401118 <pmc_sleep+0x1fc>)
  400f78:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400f7a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400f7c:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400f80:	4b64      	ldr	r3, [pc, #400]	; (401114 <pmc_sleep+0x1f8>)
  400f82:	2200      	movs	r2, #0
  400f84:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400f86:	4b65      	ldr	r3, [pc, #404]	; (40111c <pmc_sleep+0x200>)
  400f88:	2201      	movs	r2, #1
  400f8a:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  400f8c:	687b      	ldr	r3, [r7, #4]
  400f8e:	2b04      	cmp	r3, #4
  400f90:	bf0c      	ite	eq
  400f92:	2301      	moveq	r3, #1
  400f94:	2300      	movne	r3, #0
  400f96:	b2da      	uxtb	r2, r3
  400f98:	f107 031c 	add.w	r3, r7, #28
  400f9c:	653b      	str	r3, [r7, #80]	; 0x50
  400f9e:	f107 0318 	add.w	r3, r7, #24
  400fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
  400fa4:	f107 0314 	add.w	r3, r7, #20
  400fa8:	64bb      	str	r3, [r7, #72]	; 0x48
  400faa:	f107 0310 	add.w	r3, r7, #16
  400fae:	647b      	str	r3, [r7, #68]	; 0x44
  400fb0:	f107 030c 	add.w	r3, r7, #12
  400fb4:	643b      	str	r3, [r7, #64]	; 0x40
  400fb6:	4613      	mov	r3, r2
  400fb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  400fbc:	4b58      	ldr	r3, [pc, #352]	; (401120 <pmc_sleep+0x204>)
  400fbe:	6a1b      	ldr	r3, [r3, #32]
  400fc0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  400fc2:	4b57      	ldr	r3, [pc, #348]	; (401120 <pmc_sleep+0x204>)
  400fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fc6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  400fc8:	4b56      	ldr	r3, [pc, #344]	; (401124 <pmc_sleep+0x208>)
  400fca:	681b      	ldr	r3, [r3, #0]
  400fcc:	623b      	str	r3, [r7, #32]
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
# endif

	if (p_osc_setting) {
  400fce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  400fd0:	2b00      	cmp	r3, #0
  400fd2:	d002      	beq.n	400fda <pmc_sleep+0xbe>
		*p_osc_setting = mor;
  400fd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  400fd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400fd8:	601a      	str	r2, [r3, #0]
	}
	if (p_pll0_setting) {
  400fda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400fdc:	2b00      	cmp	r3, #0
  400fde:	d003      	beq.n	400fe8 <pmc_sleep+0xcc>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400fe0:	4b4f      	ldr	r3, [pc, #316]	; (401120 <pmc_sleep+0x204>)
  400fe2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400fe4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400fe6:	601a      	str	r2, [r3, #0]
	}
	if (p_pll1_setting) {
  400fe8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  400fea:	2b00      	cmp	r3, #0
  400fec:	d002      	beq.n	400ff4 <pmc_sleep+0xd8>
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
#elif (SAM3U || SAM3XA)
		*p_pll1_setting = PMC->CKGR_UCKR;
#else
		*p_pll1_setting = 0;
  400fee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  400ff0:	2200      	movs	r2, #0
  400ff2:	601a      	str	r2, [r3, #0]
#endif
	}
	if (p_mck_setting) {
  400ff4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  400ff6:	2b00      	cmp	r3, #0
  400ff8:	d002      	beq.n	401000 <pmc_sleep+0xe4>
		*p_mck_setting  = mckr;
  400ffa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  400ffc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400ffe:	601a      	str	r2, [r3, #0]
	}
	if (p_fmr_setting) {
  401000:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  401002:	2b00      	cmp	r3, #0
  401004:	d002      	beq.n	40100c <pmc_sleep+0xf0>
		*p_fmr_setting  = fmr;
  401006:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  401008:	6a3a      	ldr	r2, [r7, #32]
  40100a:	601a      	str	r2, [r3, #0]
		*p_fmr_setting1 = fmr1;
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40100c:	4944      	ldr	r1, [pc, #272]	; (401120 <pmc_sleep+0x204>)
  40100e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401010:	4b45      	ldr	r3, [pc, #276]	; (401128 <pmc_sleep+0x20c>)
  401012:	4313      	orrs	r3, r2
  401014:	620b      	str	r3, [r1, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401018:	f003 0303 	and.w	r3, r3, #3
  40101c:	2b01      	cmp	r3, #1
  40101e:	d90e      	bls.n	40103e <pmc_sleep+0x122>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401022:	f023 0303 	bic.w	r3, r3, #3
  401026:	f043 0301 	orr.w	r3, r3, #1
  40102a:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  40102c:	4a3c      	ldr	r2, [pc, #240]	; (401120 <pmc_sleep+0x204>)
  40102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401030:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401032:	4b3b      	ldr	r3, [pc, #236]	; (401120 <pmc_sleep+0x204>)
  401034:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401036:	f003 0308 	and.w	r3, r3, #8
  40103a:	2b00      	cmp	r3, #0
  40103c:	d0f9      	beq.n	401032 <pmc_sleep+0x116>
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  40103e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401040:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401044:	2b00      	cmp	r3, #0
  401046:	d00c      	beq.n	401062 <pmc_sleep+0x146>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40104a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40104e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  401050:	4a33      	ldr	r2, [pc, #204]	; (401120 <pmc_sleep+0x204>)
  401052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401054:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401056:	4b32      	ldr	r3, [pc, #200]	; (401120 <pmc_sleep+0x204>)
  401058:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40105a:	f003 0308 	and.w	r3, r3, #8
  40105e:	2b00      	cmp	r3, #0
  401060:	d0f9      	beq.n	401056 <pmc_sleep+0x13a>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  401062:	4b32      	ldr	r3, [pc, #200]	; (40112c <pmc_sleep+0x210>)
  401064:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401066:	4b2e      	ldr	r3, [pc, #184]	; (401120 <pmc_sleep+0x204>)
  401068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40106a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40106e:	2b00      	cmp	r3, #0
  401070:	d0f9      	beq.n	401066 <pmc_sleep+0x14a>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401072:	492b      	ldr	r1, [pc, #172]	; (401120 <pmc_sleep+0x204>)
  401074:	4b2a      	ldr	r3, [pc, #168]	; (401120 <pmc_sleep+0x204>)
  401076:	6a1a      	ldr	r2, [r3, #32]
  401078:	4b2d      	ldr	r3, [pc, #180]	; (401130 <pmc_sleep+0x214>)
  40107a:	4013      	ands	r3, r2
  40107c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401080:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401082:	4b27      	ldr	r3, [pc, #156]	; (401120 <pmc_sleep+0x204>)
  401084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401086:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40108a:	2b00      	cmp	r3, #0
  40108c:	d0f9      	beq.n	401082 <pmc_sleep+0x166>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40108e:	4a25      	ldr	r2, [pc, #148]	; (401124 <pmc_sleep+0x208>)
  401090:	6a3b      	ldr	r3, [r7, #32]
  401092:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  401096:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  401098:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40109c:	2b00      	cmp	r3, #0
  40109e:	d007      	beq.n	4010b0 <pmc_sleep+0x194>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010a0:	491f      	ldr	r1, [pc, #124]	; (401120 <pmc_sleep+0x204>)
  4010a2:	4b1f      	ldr	r3, [pc, #124]	; (401120 <pmc_sleep+0x204>)
  4010a4:	6a1a      	ldr	r2, [r3, #32]
  4010a6:	4b23      	ldr	r3, [pc, #140]	; (401134 <pmc_sleep+0x218>)
  4010a8:	4013      	ands	r3, r2
  4010aa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010ae:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4010b0:	4b18      	ldr	r3, [pc, #96]	; (401114 <pmc_sleep+0x1f8>)
  4010b2:	2201      	movs	r2, #1
  4010b4:	701a      	strb	r2, [r3, #0]
  4010b6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4010ba:	b662      	cpsie	i

		pmc_enable_waitmode();
  4010bc:	4b1e      	ldr	r3, [pc, #120]	; (401138 <pmc_sleep+0x21c>)
  4010be:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010c0:	b672      	cpsid	i
  4010c2:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4010c6:	4b13      	ldr	r3, [pc, #76]	; (401114 <pmc_sleep+0x1f8>)
  4010c8:	2200      	movs	r2, #0
  4010ca:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  4010cc:	69fc      	ldr	r4, [r7, #28]
  4010ce:	69b8      	ldr	r0, [r7, #24]
  4010d0:	6979      	ldr	r1, [r7, #20]
  4010d2:	693a      	ldr	r2, [r7, #16]
  4010d4:	68fb      	ldr	r3, [r7, #12]
  4010d6:	65fc      	str	r4, [r7, #92]	; 0x5c
  4010d8:	65b8      	str	r0, [r7, #88]	; 0x58
  4010da:	6579      	str	r1, [r7, #84]	; 0x54
  4010dc:	63fa      	str	r2, [r7, #60]	; 0x3c
  4010de:	63bb      	str	r3, [r7, #56]	; 0x38
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  4010e0:	2300      	movs	r3, #0
  4010e2:	637b      	str	r3, [r7, #52]	; 0x34

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4010e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4010e6:	f003 0302 	and.w	r3, r3, #2
  4010ea:	2b00      	cmp	r3, #0
  4010ec:	d02c      	beq.n	401148 <pmc_sleep+0x22c>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010ee:	490c      	ldr	r1, [pc, #48]	; (401120 <pmc_sleep+0x204>)
  4010f0:	4b0b      	ldr	r3, [pc, #44]	; (401120 <pmc_sleep+0x204>)
  4010f2:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010f4:	4a11      	ldr	r2, [pc, #68]	; (40113c <pmc_sleep+0x220>)
  4010f6:	401a      	ands	r2, r3
  4010f8:	4b11      	ldr	r3, [pc, #68]	; (401140 <pmc_sleep+0x224>)
  4010fa:	4313      	orrs	r3, r2
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010fc:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010fe:	4908      	ldr	r1, [pc, #32]	; (401120 <pmc_sleep+0x204>)
  401100:	4b07      	ldr	r3, [pc, #28]	; (401120 <pmc_sleep+0x204>)
  401102:	6a1a      	ldr	r2, [r3, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  401104:	4b0f      	ldr	r3, [pc, #60]	; (401144 <pmc_sleep+0x228>)
  401106:	4013      	ands	r3, r2
  401108:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40110c:	620b      	str	r3, [r1, #32]
  40110e:	e04e      	b.n	4011ae <pmc_sleep+0x292>
  401110:	e000ed00 	.word	0xe000ed00
  401114:	2040000c 	.word	0x2040000c
  401118:	00400e6d 	.word	0x00400e6d
  40111c:	204008e4 	.word	0x204008e4
  401120:	400e0600 	.word	0x400e0600
  401124:	400e0c00 	.word	0x400e0c00
  401128:	00370008 	.word	0x00370008
  40112c:	00400d69 	.word	0x00400d69
  401130:	fec8ffff 	.word	0xfec8ffff
  401134:	ffc8fffe 	.word	0xffc8fffe
  401138:	00400e8d 	.word	0x00400e8d
  40113c:	fec8fffc 	.word	0xfec8fffc
  401140:	01370002 	.word	0x01370002
  401144:	ffc8ff87 	.word	0xffc8ff87
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401148:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40114a:	f003 0301 	and.w	r3, r3, #1
  40114e:	2b00      	cmp	r3, #0
  401150:	d02d      	beq.n	4011ae <pmc_sleep+0x292>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401152:	4b4a      	ldr	r3, [pc, #296]	; (40127c <pmc_sleep+0x360>)
  401154:	6a1b      	ldr	r3, [r3, #32]
  401156:	f003 0301 	and.w	r3, r3, #1
  40115a:	2b00      	cmp	r3, #0
  40115c:	d10d      	bne.n	40117a <pmc_sleep+0x25e>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40115e:	4947      	ldr	r1, [pc, #284]	; (40127c <pmc_sleep+0x360>)
  401160:	4b46      	ldr	r3, [pc, #280]	; (40127c <pmc_sleep+0x360>)
  401162:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401164:	4a46      	ldr	r2, [pc, #280]	; (401280 <pmc_sleep+0x364>)
  401166:	401a      	ands	r2, r3
  401168:	4b46      	ldr	r3, [pc, #280]	; (401284 <pmc_sleep+0x368>)
  40116a:	4313      	orrs	r3, r2
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40116c:	620b      	str	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40116e:	4b43      	ldr	r3, [pc, #268]	; (40127c <pmc_sleep+0x360>)
  401170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401172:	f003 0301 	and.w	r3, r3, #1
  401176:	2b00      	cmp	r3, #0
  401178:	d0f9      	beq.n	40116e <pmc_sleep+0x252>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40117a:	4b40      	ldr	r3, [pc, #256]	; (40127c <pmc_sleep+0x360>)
  40117c:	6a1b      	ldr	r3, [r3, #32]
  40117e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401182:	2b00      	cmp	r3, #0
  401184:	d10b      	bne.n	40119e <pmc_sleep+0x282>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401186:	493d      	ldr	r1, [pc, #244]	; (40127c <pmc_sleep+0x360>)
  401188:	4b3c      	ldr	r3, [pc, #240]	; (40127c <pmc_sleep+0x360>)
  40118a:	6a1a      	ldr	r2, [r3, #32]
  40118c:	4b3e      	ldr	r3, [pc, #248]	; (401288 <pmc_sleep+0x36c>)
  40118e:	4313      	orrs	r3, r2
  401190:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401192:	4b3a      	ldr	r3, [pc, #232]	; (40127c <pmc_sleep+0x360>)
  401194:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401196:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40119a:	2b00      	cmp	r3, #0
  40119c:	d0f9      	beq.n	401192 <pmc_sleep+0x276>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40119e:	4937      	ldr	r1, [pc, #220]	; (40127c <pmc_sleep+0x360>)
  4011a0:	4b36      	ldr	r3, [pc, #216]	; (40127c <pmc_sleep+0x360>)
  4011a2:	6a1a      	ldr	r2, [r3, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  4011a4:	4b39      	ldr	r3, [pc, #228]	; (40128c <pmc_sleep+0x370>)
  4011a6:	4013      	ands	r3, r2
  4011a8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011ac:	620b      	str	r3, [r1, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4011ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
  4011b0:	4b37      	ldr	r3, [pc, #220]	; (401290 <pmc_sleep+0x374>)
  4011b2:	4013      	ands	r3, r2
  4011b4:	2b00      	cmp	r3, #0
  4011b6:	d008      	beq.n	4011ca <pmc_sleep+0x2ae>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4011b8:	4a30      	ldr	r2, [pc, #192]	; (40127c <pmc_sleep+0x360>)
  4011ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  4011bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4011c0:	6293      	str	r3, [r2, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  4011c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4011c4:	f043 0302 	orr.w	r3, r3, #2
  4011c8:	637b      	str	r3, [r7, #52]	; 0x34
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4011ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4011cc:	f003 0303 	and.w	r3, r3, #3
  4011d0:	2b02      	cmp	r3, #2
  4011d2:	d105      	bne.n	4011e0 <pmc_sleep+0x2c4>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4011d4:	4b29      	ldr	r3, [pc, #164]	; (40127c <pmc_sleep+0x360>)
  4011d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011d8:	f003 0302 	and.w	r3, r3, #2
  4011dc:	2b00      	cmp	r3, #0
  4011de:	d0f9      	beq.n	4011d4 <pmc_sleep+0x2b8>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  4011e0:	4b26      	ldr	r3, [pc, #152]	; (40127c <pmc_sleep+0x360>)
  4011e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011e4:	633b      	str	r3, [r7, #48]	; 0x30

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011e6:	4925      	ldr	r1, [pc, #148]	; (40127c <pmc_sleep+0x360>)
  4011e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4011ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4011ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4011f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011f4:	4313      	orrs	r3, r2

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011f6:	630b      	str	r3, [r1, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011f8:	4b20      	ldr	r3, [pc, #128]	; (40127c <pmc_sleep+0x360>)
  4011fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011fc:	f003 0308 	and.w	r3, r3, #8
  401200:	2b00      	cmp	r3, #0
  401202:	d0f9      	beq.n	4011f8 <pmc_sleep+0x2dc>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  401204:	4a23      	ldr	r2, [pc, #140]	; (401294 <pmc_sleep+0x378>)
  401206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401208:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  40120a:	4a1c      	ldr	r2, [pc, #112]	; (40127c <pmc_sleep+0x360>)
  40120c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40120e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401210:	4b1a      	ldr	r3, [pc, #104]	; (40127c <pmc_sleep+0x360>)
  401212:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401214:	f003 0308 	and.w	r3, r3, #8
  401218:	2b00      	cmp	r3, #0
  40121a:	d0f9      	beq.n	401210 <pmc_sleep+0x2f4>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  40121c:	4b17      	ldr	r3, [pc, #92]	; (40127c <pmc_sleep+0x360>)
  40121e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  401220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  401222:	4013      	ands	r3, r2
  401224:	2b00      	cmp	r3, #0
  401226:	d0f9      	beq.n	40121c <pmc_sleep+0x300>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401228:	4b1b      	ldr	r3, [pc, #108]	; (401298 <pmc_sleep+0x37c>)
  40122a:	2200      	movs	r2, #0
  40122c:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40122e:	4b1b      	ldr	r3, [pc, #108]	; (40129c <pmc_sleep+0x380>)
  401230:	681b      	ldr	r3, [r3, #0]
  401232:	2b00      	cmp	r3, #0
  401234:	d005      	beq.n	401242 <pmc_sleep+0x326>
			callback_clocks_restored();
  401236:	4b19      	ldr	r3, [pc, #100]	; (40129c <pmc_sleep+0x380>)
  401238:	681b      	ldr	r3, [r3, #0]
  40123a:	4798      	blx	r3
			callback_clocks_restored = NULL;
  40123c:	4b17      	ldr	r3, [pc, #92]	; (40129c <pmc_sleep+0x380>)
  40123e:	2200      	movs	r2, #0
  401240:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401242:	4b17      	ldr	r3, [pc, #92]	; (4012a0 <pmc_sleep+0x384>)
  401244:	2201      	movs	r2, #1
  401246:	701a      	strb	r2, [r3, #0]
  401248:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40124c:	b662      	cpsie	i

		break;
  40124e:	bf00      	nop
  401250:	e010      	b.n	401274 <pmc_sleep+0x358>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401252:	4a14      	ldr	r2, [pc, #80]	; (4012a4 <pmc_sleep+0x388>)
  401254:	4b13      	ldr	r3, [pc, #76]	; (4012a4 <pmc_sleep+0x388>)
  401256:	691b      	ldr	r3, [r3, #16]
  401258:	f043 0304 	orr.w	r3, r3, #4
  40125c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40125e:	4b12      	ldr	r3, [pc, #72]	; (4012a8 <pmc_sleep+0x38c>)
  401260:	4a12      	ldr	r2, [pc, #72]	; (4012ac <pmc_sleep+0x390>)
  401262:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401264:	4b0e      	ldr	r3, [pc, #56]	; (4012a0 <pmc_sleep+0x384>)
  401266:	2201      	movs	r2, #1
  401268:	701a      	strb	r2, [r3, #0]
  40126a:	f3bf 8f5f 	dmb	sy
  40126e:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  401270:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  401272:	bf00      	nop
#endif
	}
}
  401274:	bf00      	nop
  401276:	3764      	adds	r7, #100	; 0x64
  401278:	46bd      	mov	sp, r7
  40127a:	bd90      	pop	{r4, r7, pc}
  40127c:	400e0600 	.word	0x400e0600
  401280:	ffc8fffc 	.word	0xffc8fffc
  401284:	00370001 	.word	0x00370001
  401288:	01370000 	.word	0x01370000
  40128c:	ffc8ff87 	.word	0xffc8ff87
  401290:	07ff0000 	.word	0x07ff0000
  401294:	400e0c00 	.word	0x400e0c00
  401298:	204008e4 	.word	0x204008e4
  40129c:	204008e8 	.word	0x204008e8
  4012a0:	2040000c 	.word	0x2040000c
  4012a4:	e000ed00 	.word	0xe000ed00
  4012a8:	400e1810 	.word	0x400e1810
  4012ac:	a5000004 	.word	0xa5000004

004012b0 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  4012b0:	b480      	push	{r7}
  4012b2:	b083      	sub	sp, #12
  4012b4:	af00      	add	r7, sp, #0
  4012b6:	6078      	str	r0, [r7, #4]
  4012b8:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  4012ba:	683b      	ldr	r3, [r7, #0]
  4012bc:	2b00      	cmp	r3, #0
  4012be:	d006      	beq.n	4012ce <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4012c0:	687b      	ldr	r3, [r7, #4]
  4012c2:	685b      	ldr	r3, [r3, #4]
  4012c4:	f043 0201 	orr.w	r2, r3, #1
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  4012cc:	e005      	b.n	4012da <rtc_set_hour_mode+0x2a>
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4012ce:	687b      	ldr	r3, [r7, #4]
  4012d0:	685b      	ldr	r3, [r3, #4]
  4012d2:	f023 0201 	bic.w	r2, r3, #1
  4012d6:	687b      	ldr	r3, [r7, #4]
  4012d8:	605a      	str	r2, [r3, #4]
	}
}
  4012da:	bf00      	nop
  4012dc:	370c      	adds	r7, #12
  4012de:	46bd      	mov	sp, r7
  4012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e4:	4770      	bx	lr
  4012e6:	bf00      	nop

004012e8 <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  4012e8:	b480      	push	{r7}
  4012ea:	b083      	sub	sp, #12
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	6078      	str	r0, [r7, #4]
  4012f0:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  4012f2:	687b      	ldr	r3, [r7, #4]
  4012f4:	683a      	ldr	r2, [r7, #0]
  4012f6:	621a      	str	r2, [r3, #32]
}
  4012f8:	bf00      	nop
  4012fa:	370c      	adds	r7, #12
  4012fc:	46bd      	mov	sp, r7
  4012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401302:	4770      	bx	lr

00401304 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  401304:	b480      	push	{r7}
  401306:	b087      	sub	sp, #28
  401308:	af00      	add	r7, sp, #0
  40130a:	60f8      	str	r0, [r7, #12]
  40130c:	60b9      	str	r1, [r7, #8]
  40130e:	607a      	str	r2, [r7, #4]
  401310:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  401312:	2300      	movs	r3, #0
  401314:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  401316:	68fb      	ldr	r3, [r7, #12]
  401318:	685b      	ldr	r3, [r3, #4]
  40131a:	f003 0301 	and.w	r3, r3, #1
  40131e:	2b00      	cmp	r3, #0
  401320:	d009      	beq.n	401336 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  401322:	68bb      	ldr	r3, [r7, #8]
  401324:	2b0c      	cmp	r3, #12
  401326:	d906      	bls.n	401336 <rtc_set_time+0x32>
			ul_hour -= 12;
  401328:	68bb      	ldr	r3, [r7, #8]
  40132a:	3b0c      	subs	r3, #12
  40132c:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  40132e:	697b      	ldr	r3, [r7, #20]
  401330:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401334:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  401336:	68bb      	ldr	r3, [r7, #8]
  401338:	4a33      	ldr	r2, [pc, #204]	; (401408 <rtc_set_time+0x104>)
  40133a:	fba2 2303 	umull	r2, r3, r2, r3
  40133e:	08db      	lsrs	r3, r3, #3
  401340:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  401342:	68b9      	ldr	r1, [r7, #8]
  401344:	4b30      	ldr	r3, [pc, #192]	; (401408 <rtc_set_time+0x104>)
  401346:	fba3 2301 	umull	r2, r3, r3, r1
  40134a:	08da      	lsrs	r2, r3, #3
  40134c:	4613      	mov	r3, r2
  40134e:	009b      	lsls	r3, r3, #2
  401350:	4413      	add	r3, r2
  401352:	005b      	lsls	r3, r3, #1
  401354:	1aca      	subs	r2, r1, r3
  401356:	0413      	lsls	r3, r2, #16
			ul_time |= RTC_TIMR_AMPM;
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  401358:	4303      	orrs	r3, r0
  40135a:	697a      	ldr	r2, [r7, #20]
  40135c:	4313      	orrs	r3, r2
  40135e:	617b      	str	r3, [r7, #20]
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401360:	687b      	ldr	r3, [r7, #4]
  401362:	4a29      	ldr	r2, [pc, #164]	; (401408 <rtc_set_time+0x104>)
  401364:	fba2 2303 	umull	r2, r3, r2, r3
  401368:	08db      	lsrs	r3, r3, #3
  40136a:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40136c:	6879      	ldr	r1, [r7, #4]
  40136e:	4b26      	ldr	r3, [pc, #152]	; (401408 <rtc_set_time+0x104>)
  401370:	fba3 2301 	umull	r2, r3, r3, r1
  401374:	08da      	lsrs	r2, r3, #3
  401376:	4613      	mov	r3, r2
  401378:	009b      	lsls	r3, r3, #2
  40137a:	4413      	add	r3, r2
  40137c:	005b      	lsls	r3, r3, #1
  40137e:	1aca      	subs	r2, r1, r3
  401380:	0213      	lsls	r3, r2, #8
	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401382:	4303      	orrs	r3, r0
  401384:	697a      	ldr	r2, [r7, #20]
  401386:	4313      	orrs	r3, r2
  401388:	617b      	str	r3, [r7, #20]
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40138a:	683b      	ldr	r3, [r7, #0]
  40138c:	4a1e      	ldr	r2, [pc, #120]	; (401408 <rtc_set_time+0x104>)
  40138e:	fba2 2303 	umull	r2, r3, r2, r3
  401392:	08db      	lsrs	r3, r3, #3
  401394:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  401396:	6839      	ldr	r1, [r7, #0]
  401398:	4b1b      	ldr	r3, [pc, #108]	; (401408 <rtc_set_time+0x104>)
  40139a:	fba3 2301 	umull	r2, r3, r3, r1
  40139e:	08da      	lsrs	r2, r3, #3
  4013a0:	4613      	mov	r3, r2
  4013a2:	009b      	lsls	r3, r3, #2
  4013a4:	4413      	add	r3, r2
  4013a6:	005b      	lsls	r3, r3, #1
  4013a8:	1aca      	subs	r2, r1, r3
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4013aa:	ea40 0302 	orr.w	r3, r0, r2
  4013ae:	697a      	ldr	r2, [r7, #20]
  4013b0:	4313      	orrs	r3, r2
  4013b2:	617b      	str	r3, [r7, #20]
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4013b4:	68fb      	ldr	r3, [r7, #12]
  4013b6:	681b      	ldr	r3, [r3, #0]
  4013b8:	f043 0201 	orr.w	r2, r3, #1
  4013bc:	68fb      	ldr	r3, [r7, #12]
  4013be:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4013c0:	bf00      	nop
  4013c2:	68fb      	ldr	r3, [r7, #12]
  4013c4:	699b      	ldr	r3, [r3, #24]
  4013c6:	f003 0301 	and.w	r3, r3, #1
  4013ca:	2b00      	cmp	r3, #0
  4013cc:	d0f9      	beq.n	4013c2 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4013ce:	68fb      	ldr	r3, [r7, #12]
  4013d0:	2201      	movs	r2, #1
  4013d2:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  4013d4:	68fb      	ldr	r3, [r7, #12]
  4013d6:	697a      	ldr	r2, [r7, #20]
  4013d8:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4013da:	68fb      	ldr	r3, [r7, #12]
  4013dc:	681b      	ldr	r3, [r3, #0]
  4013de:	f023 0201 	bic.w	r2, r3, #1
  4013e2:	68fb      	ldr	r3, [r7, #12]
  4013e4:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4013e6:	68fb      	ldr	r3, [r7, #12]
  4013e8:	69db      	ldr	r3, [r3, #28]
  4013ea:	f043 0204 	orr.w	r2, r3, #4
  4013ee:	68fb      	ldr	r3, [r7, #12]
  4013f0:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4013f2:	68fb      	ldr	r3, [r7, #12]
  4013f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4013f6:	f003 0301 	and.w	r3, r3, #1
}
  4013fa:	4618      	mov	r0, r3
  4013fc:	371c      	adds	r7, #28
  4013fe:	46bd      	mov	sp, r7
  401400:	f85d 7b04 	ldr.w	r7, [sp], #4
  401404:	4770      	bx	lr
  401406:	bf00      	nop
  401408:	cccccccd 	.word	0xcccccccd

0040140c <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  40140c:	b480      	push	{r7}
  40140e:	b087      	sub	sp, #28
  401410:	af00      	add	r7, sp, #0
  401412:	60f8      	str	r0, [r7, #12]
  401414:	60b9      	str	r1, [r7, #8]
  401416:	607a      	str	r2, [r7, #4]
  401418:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  40141a:	2300      	movs	r3, #0
  40141c:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40141e:	68bb      	ldr	r3, [r7, #8]
  401420:	4a46      	ldr	r2, [pc, #280]	; (40153c <rtc_set_date+0x130>)
  401422:	fba2 2303 	umull	r2, r3, r2, r3
  401426:	099b      	lsrs	r3, r3, #6
  401428:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  40142a:	68bb      	ldr	r3, [r7, #8]
  40142c:	4a44      	ldr	r2, [pc, #272]	; (401540 <rtc_set_date+0x134>)
  40142e:	fba2 2303 	umull	r2, r3, r2, r3
  401432:	0959      	lsrs	r1, r3, #5
  401434:	4b43      	ldr	r3, [pc, #268]	; (401544 <rtc_set_date+0x138>)
  401436:	fba3 2301 	umull	r2, r3, r3, r1
  40143a:	08da      	lsrs	r2, r3, #3
  40143c:	4613      	mov	r3, r2
  40143e:	009b      	lsls	r3, r3, #2
  401440:	4413      	add	r3, r2
  401442:	005b      	lsls	r3, r3, #1
  401444:	1aca      	subs	r2, r1, r3
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  401446:	ea40 0302 	orr.w	r3, r0, r2
		uint32_t ul_day, uint32_t ul_week)
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40144a:	697a      	ldr	r2, [r7, #20]
  40144c:	4313      	orrs	r3, r2
  40144e:	617b      	str	r3, [r7, #20]
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  401450:	68bb      	ldr	r3, [r7, #8]
  401452:	4a3c      	ldr	r2, [pc, #240]	; (401544 <rtc_set_date+0x138>)
  401454:	fba2 2303 	umull	r2, r3, r2, r3
  401458:	08d9      	lsrs	r1, r3, #3
  40145a:	4b3a      	ldr	r3, [pc, #232]	; (401544 <rtc_set_date+0x138>)
  40145c:	fba3 2301 	umull	r2, r3, r3, r1
  401460:	08da      	lsrs	r2, r3, #3
  401462:	4613      	mov	r3, r2
  401464:	009b      	lsls	r3, r3, #2
  401466:	4413      	add	r3, r2
  401468:	005b      	lsls	r3, r3, #1
  40146a:	1aca      	subs	r2, r1, r3
  40146c:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40146e:	68b9      	ldr	r1, [r7, #8]
  401470:	4b34      	ldr	r3, [pc, #208]	; (401544 <rtc_set_date+0x138>)
  401472:	fba3 2301 	umull	r2, r3, r3, r1
  401476:	08da      	lsrs	r2, r3, #3
  401478:	4613      	mov	r3, r2
  40147a:	009b      	lsls	r3, r3, #2
  40147c:	4413      	add	r3, r2
  40147e:	005b      	lsls	r3, r3, #1
  401480:	1aca      	subs	r2, r1, r3
  401482:	0213      	lsls	r3, r2, #8
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  401484:	4303      	orrs	r3, r0
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  401486:	697a      	ldr	r2, [r7, #20]
  401488:	4313      	orrs	r3, r2
  40148a:	617b      	str	r3, [r7, #20]
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40148c:	687b      	ldr	r3, [r7, #4]
  40148e:	4a2d      	ldr	r2, [pc, #180]	; (401544 <rtc_set_date+0x138>)
  401490:	fba2 2303 	umull	r2, r3, r2, r3
  401494:	08db      	lsrs	r3, r3, #3
  401496:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  401498:	6879      	ldr	r1, [r7, #4]
  40149a:	4b2a      	ldr	r3, [pc, #168]	; (401544 <rtc_set_date+0x138>)
  40149c:	fba3 2301 	umull	r2, r3, r3, r1
  4014a0:	08da      	lsrs	r2, r3, #3
  4014a2:	4613      	mov	r3, r2
  4014a4:	009b      	lsls	r3, r3, #2
  4014a6:	4413      	add	r3, r2
  4014a8:	005b      	lsls	r3, r3, #1
  4014aa:	1aca      	subs	r2, r1, r3
  4014ac:	0413      	lsls	r3, r2, #16
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4014ae:	4303      	orrs	r3, r0
  4014b0:	697a      	ldr	r2, [r7, #20]
  4014b2:	4313      	orrs	r3, r2
  4014b4:	617b      	str	r3, [r7, #20]
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4014b6:	6a3b      	ldr	r3, [r7, #32]
  4014b8:	055b      	lsls	r3, r3, #21
  4014ba:	697a      	ldr	r2, [r7, #20]
  4014bc:	4313      	orrs	r3, r2
  4014be:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4014c0:	683b      	ldr	r3, [r7, #0]
  4014c2:	4a20      	ldr	r2, [pc, #128]	; (401544 <rtc_set_date+0x138>)
  4014c4:	fba2 2303 	umull	r2, r3, r2, r3
  4014c8:	08db      	lsrs	r3, r3, #3
  4014ca:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4014cc:	6839      	ldr	r1, [r7, #0]
  4014ce:	4b1d      	ldr	r3, [pc, #116]	; (401544 <rtc_set_date+0x138>)
  4014d0:	fba3 2301 	umull	r2, r3, r3, r1
  4014d4:	08da      	lsrs	r2, r3, #3
  4014d6:	4613      	mov	r3, r2
  4014d8:	009b      	lsls	r3, r3, #2
  4014da:	4413      	add	r3, r2
  4014dc:	005b      	lsls	r3, r3, #1
  4014de:	1aca      	subs	r2, r1, r3
  4014e0:	0613      	lsls	r3, r2, #24

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4014e2:	4303      	orrs	r3, r0
  4014e4:	697a      	ldr	r2, [r7, #20]
  4014e6:	4313      	orrs	r3, r2
  4014e8:	617b      	str	r3, [r7, #20]
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4014ea:	68fb      	ldr	r3, [r7, #12]
  4014ec:	681b      	ldr	r3, [r3, #0]
  4014ee:	f043 0202 	orr.w	r2, r3, #2
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4014f6:	bf00      	nop
  4014f8:	68fb      	ldr	r3, [r7, #12]
  4014fa:	699b      	ldr	r3, [r3, #24]
  4014fc:	f003 0301 	and.w	r3, r3, #1
  401500:	2b00      	cmp	r3, #0
  401502:	d0f9      	beq.n	4014f8 <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  401504:	68fb      	ldr	r3, [r7, #12]
  401506:	2201      	movs	r2, #1
  401508:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  40150a:	68fb      	ldr	r3, [r7, #12]
  40150c:	697a      	ldr	r2, [r7, #20]
  40150e:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  401510:	68fb      	ldr	r3, [r7, #12]
  401512:	681b      	ldr	r3, [r3, #0]
  401514:	f023 0202 	bic.w	r2, r3, #2
  401518:	68fb      	ldr	r3, [r7, #12]
  40151a:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  40151c:	68fb      	ldr	r3, [r7, #12]
  40151e:	69db      	ldr	r3, [r3, #28]
  401520:	f043 0204 	orr.w	r2, r3, #4
  401524:	68fb      	ldr	r3, [r7, #12]
  401526:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  401528:	68fb      	ldr	r3, [r7, #12]
  40152a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40152c:	f003 0302 	and.w	r3, r3, #2
}
  401530:	4618      	mov	r0, r3
  401532:	371c      	adds	r7, #28
  401534:	46bd      	mov	sp, r7
  401536:	f85d 7b04 	ldr.w	r7, [sp], #4
  40153a:	4770      	bx	lr
  40153c:	10624dd3 	.word	0x10624dd3
  401540:	51eb851f 	.word	0x51eb851f
  401544:	cccccccd 	.word	0xcccccccd

00401548 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  401548:	b480      	push	{r7}
  40154a:	b083      	sub	sp, #12
  40154c:	af00      	add	r7, sp, #0
  40154e:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  401550:	687b      	ldr	r3, [r7, #4]
  401552:	699b      	ldr	r3, [r3, #24]
}
  401554:	4618      	mov	r0, r3
  401556:	370c      	adds	r7, #12
  401558:	46bd      	mov	sp, r7
  40155a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155e:	4770      	bx	lr

00401560 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  401560:	b480      	push	{r7}
  401562:	b083      	sub	sp, #12
  401564:	af00      	add	r7, sp, #0
  401566:	6078      	str	r0, [r7, #4]
  401568:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  40156a:	687b      	ldr	r3, [r7, #4]
  40156c:	683a      	ldr	r2, [r7, #0]
  40156e:	61da      	str	r2, [r3, #28]
}
  401570:	bf00      	nop
  401572:	370c      	adds	r7, #12
  401574:	46bd      	mov	sp, r7
  401576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40157a:	4770      	bx	lr

0040157c <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  40157c:	b480      	push	{r7}
  40157e:	b083      	sub	sp, #12
  401580:	af00      	add	r7, sp, #0
  401582:	6078      	str	r0, [r7, #4]
  401584:	460b      	mov	r3, r1
  401586:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  401588:	887a      	ldrh	r2, [r7, #2]
  40158a:	4b07      	ldr	r3, [pc, #28]	; (4015a8 <rtt_init+0x2c>)
  40158c:	681b      	ldr	r3, [r3, #0]
  40158e:	4313      	orrs	r3, r2
  401590:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  401594:	687b      	ldr	r3, [r7, #4]
  401596:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  401598:	2300      	movs	r3, #0
}
  40159a:	4618      	mov	r0, r3
  40159c:	370c      	adds	r7, #12
  40159e:	46bd      	mov	sp, r7
  4015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015a4:	4770      	bx	lr
  4015a6:	bf00      	nop
  4015a8:	204008ec 	.word	0x204008ec

004015ac <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4015ac:	b480      	push	{r7}
  4015ae:	b085      	sub	sp, #20
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
  4015b4:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4015b6:	687b      	ldr	r3, [r7, #4]
  4015b8:	681b      	ldr	r3, [r3, #0]
  4015ba:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  4015bc:	68fa      	ldr	r2, [r7, #12]
  4015be:	683b      	ldr	r3, [r7, #0]
  4015c0:	4313      	orrs	r3, r2
  4015c2:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4015c4:	4b06      	ldr	r3, [pc, #24]	; (4015e0 <rtt_enable_interrupt+0x34>)
  4015c6:	681b      	ldr	r3, [r3, #0]
  4015c8:	68fa      	ldr	r2, [r7, #12]
  4015ca:	4313      	orrs	r3, r2
  4015cc:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  4015ce:	687b      	ldr	r3, [r7, #4]
  4015d0:	68fa      	ldr	r2, [r7, #12]
  4015d2:	601a      	str	r2, [r3, #0]
}
  4015d4:	bf00      	nop
  4015d6:	3714      	adds	r7, #20
  4015d8:	46bd      	mov	sp, r7
  4015da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015de:	4770      	bx	lr
  4015e0:	204008ec 	.word	0x204008ec

004015e4 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4015e4:	b480      	push	{r7}
  4015e6:	b085      	sub	sp, #20
  4015e8:	af00      	add	r7, sp, #0
  4015ea:	6078      	str	r0, [r7, #4]
  4015ec:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  4015ee:	2300      	movs	r3, #0
  4015f0:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  4015f2:	687b      	ldr	r3, [r7, #4]
  4015f4:	681b      	ldr	r3, [r3, #0]
  4015f6:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  4015f8:	683b      	ldr	r3, [r7, #0]
  4015fa:	43db      	mvns	r3, r3
  4015fc:	68fa      	ldr	r2, [r7, #12]
  4015fe:	4013      	ands	r3, r2
  401600:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  401602:	4b07      	ldr	r3, [pc, #28]	; (401620 <rtt_disable_interrupt+0x3c>)
  401604:	681b      	ldr	r3, [r3, #0]
  401606:	68fa      	ldr	r2, [r7, #12]
  401608:	4313      	orrs	r3, r2
  40160a:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  40160c:	687b      	ldr	r3, [r7, #4]
  40160e:	68fa      	ldr	r2, [r7, #12]
  401610:	601a      	str	r2, [r3, #0]
}
  401612:	bf00      	nop
  401614:	3714      	adds	r7, #20
  401616:	46bd      	mov	sp, r7
  401618:	f85d 7b04 	ldr.w	r7, [sp], #4
  40161c:	4770      	bx	lr
  40161e:	bf00      	nop
  401620:	204008ec 	.word	0x204008ec

00401624 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  401624:	b480      	push	{r7}
  401626:	b085      	sub	sp, #20
  401628:	af00      	add	r7, sp, #0
  40162a:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  40162c:	687b      	ldr	r3, [r7, #4]
  40162e:	689b      	ldr	r3, [r3, #8]
  401630:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  401632:	e002      	b.n	40163a <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  401634:	687b      	ldr	r3, [r7, #4]
  401636:	689b      	ldr	r3, [r3, #8]
  401638:	60fb      	str	r3, [r7, #12]
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;

	while (rtt_val != p_rtt->RTT_VR) {
  40163a:	687b      	ldr	r3, [r7, #4]
  40163c:	689a      	ldr	r2, [r3, #8]
  40163e:	68fb      	ldr	r3, [r7, #12]
  401640:	429a      	cmp	r2, r3
  401642:	d1f7      	bne.n	401634 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
	}

	return rtt_val;
  401644:	68fb      	ldr	r3, [r7, #12]
}
  401646:	4618      	mov	r0, r3
  401648:	3714      	adds	r7, #20
  40164a:	46bd      	mov	sp, r7
  40164c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401650:	4770      	bx	lr
  401652:	bf00      	nop

00401654 <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  401654:	b480      	push	{r7}
  401656:	b083      	sub	sp, #12
  401658:	af00      	add	r7, sp, #0
  40165a:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  40165c:	687b      	ldr	r3, [r7, #4]
  40165e:	68db      	ldr	r3, [r3, #12]
}
  401660:	4618      	mov	r0, r3
  401662:	370c      	adds	r7, #12
  401664:	46bd      	mov	sp, r7
  401666:	f85d 7b04 	ldr.w	r7, [sp], #4
  40166a:	4770      	bx	lr

0040166c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40166c:	b580      	push	{r7, lr}
  40166e:	b084      	sub	sp, #16
  401670:	af00      	add	r7, sp, #0
  401672:	6078      	str	r0, [r7, #4]
  401674:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  401676:	687b      	ldr	r3, [r7, #4]
  401678:	681b      	ldr	r3, [r3, #0]
  40167a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40167e:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  401680:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401684:	480d      	ldr	r0, [pc, #52]	; (4016bc <rtt_write_alarm_time+0x50>)
  401686:	4b0e      	ldr	r3, [pc, #56]	; (4016c0 <rtt_write_alarm_time+0x54>)
  401688:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  40168a:	683b      	ldr	r3, [r7, #0]
  40168c:	2b00      	cmp	r3, #0
  40168e:	d104      	bne.n	40169a <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  401690:	687b      	ldr	r3, [r7, #4]
  401692:	f04f 32ff 	mov.w	r2, #4294967295
  401696:	605a      	str	r2, [r3, #4]
  401698:	e003      	b.n	4016a2 <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  40169a:	683b      	ldr	r3, [r7, #0]
  40169c:	1e5a      	subs	r2, r3, #1
  40169e:	687b      	ldr	r3, [r7, #4]
  4016a0:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  4016a2:	68fb      	ldr	r3, [r7, #12]
  4016a4:	2b00      	cmp	r3, #0
  4016a6:	d004      	beq.n	4016b2 <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  4016a8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4016ac:	4803      	ldr	r0, [pc, #12]	; (4016bc <rtt_write_alarm_time+0x50>)
  4016ae:	4b05      	ldr	r3, [pc, #20]	; (4016c4 <rtt_write_alarm_time+0x58>)
  4016b0:	4798      	blx	r3
	}

	return 0;
  4016b2:	2300      	movs	r3, #0
}
  4016b4:	4618      	mov	r0, r3
  4016b6:	3710      	adds	r7, #16
  4016b8:	46bd      	mov	sp, r7
  4016ba:	bd80      	pop	{r7, pc}
  4016bc:	400e1830 	.word	0x400e1830
  4016c0:	004015e5 	.word	0x004015e5
  4016c4:	004015ad 	.word	0x004015ad

004016c8 <supc_set_wakeup_mode>:
 *
 * \param p_supc Pointer to a SUPC instance.
 * \param ul_mode Bitmask of wake up mode (please refer to datasheet for more details).
 */
void supc_set_wakeup_mode(Supc *p_supc, uint32_t ul_mode)
{
  4016c8:	b480      	push	{r7}
  4016ca:	b083      	sub	sp, #12
  4016cc:	af00      	add	r7, sp, #0
  4016ce:	6078      	str	r0, [r7, #4]
  4016d0:	6039      	str	r1, [r7, #0]
	p_supc->SUPC_WUMR = ul_mode;
  4016d2:	687b      	ldr	r3, [r7, #4]
  4016d4:	683a      	ldr	r2, [r7, #0]
  4016d6:	60da      	str	r2, [r3, #12]
}
  4016d8:	bf00      	nop
  4016da:	370c      	adds	r7, #12
  4016dc:	46bd      	mov	sp, r7
  4016de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016e2:	4770      	bx	lr

004016e4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4016e4:	b480      	push	{r7}
  4016e6:	b087      	sub	sp, #28
  4016e8:	af00      	add	r7, sp, #0
  4016ea:	60f8      	str	r0, [r7, #12]
  4016ec:	60b9      	str	r1, [r7, #8]
  4016ee:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4016f0:	68fa      	ldr	r2, [r7, #12]
  4016f2:	68bb      	ldr	r3, [r7, #8]
  4016f4:	019b      	lsls	r3, r3, #6
  4016f6:	4413      	add	r3, r2
  4016f8:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4016fa:	697b      	ldr	r3, [r7, #20]
  4016fc:	2202      	movs	r2, #2
  4016fe:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401700:	697b      	ldr	r3, [r7, #20]
  401702:	f04f 32ff 	mov.w	r2, #4294967295
  401706:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401708:	697b      	ldr	r3, [r7, #20]
  40170a:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40170c:	697b      	ldr	r3, [r7, #20]
  40170e:	687a      	ldr	r2, [r7, #4]
  401710:	605a      	str	r2, [r3, #4]
}
  401712:	bf00      	nop
  401714:	371c      	adds	r7, #28
  401716:	46bd      	mov	sp, r7
  401718:	f85d 7b04 	ldr.w	r7, [sp], #4
  40171c:	4770      	bx	lr
  40171e:	bf00      	nop

00401720 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401720:	b480      	push	{r7}
  401722:	b083      	sub	sp, #12
  401724:	af00      	add	r7, sp, #0
  401726:	6078      	str	r0, [r7, #4]
  401728:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40172a:	687a      	ldr	r2, [r7, #4]
  40172c:	683b      	ldr	r3, [r7, #0]
  40172e:	019b      	lsls	r3, r3, #6
  401730:	4413      	add	r3, r2
  401732:	2205      	movs	r2, #5
  401734:	601a      	str	r2, [r3, #0]
}
  401736:	bf00      	nop
  401738:	370c      	adds	r7, #12
  40173a:	46bd      	mov	sp, r7
  40173c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401740:	4770      	bx	lr
  401742:	bf00      	nop

00401744 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  401744:	b480      	push	{r7}
  401746:	b085      	sub	sp, #20
  401748:	af00      	add	r7, sp, #0
  40174a:	60f8      	str	r0, [r7, #12]
  40174c:	60b9      	str	r1, [r7, #8]
  40174e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401750:	68fa      	ldr	r2, [r7, #12]
  401752:	68bb      	ldr	r3, [r7, #8]
  401754:	019b      	lsls	r3, r3, #6
  401756:	4413      	add	r3, r2
  401758:	331c      	adds	r3, #28
  40175a:	687a      	ldr	r2, [r7, #4]
  40175c:	601a      	str	r2, [r3, #0]
}
  40175e:	bf00      	nop
  401760:	3714      	adds	r7, #20
  401762:	46bd      	mov	sp, r7
  401764:	f85d 7b04 	ldr.w	r7, [sp], #4
  401768:	4770      	bx	lr
  40176a:	bf00      	nop

0040176c <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  40176c:	b480      	push	{r7}
  40176e:	b087      	sub	sp, #28
  401770:	af00      	add	r7, sp, #0
  401772:	60f8      	str	r0, [r7, #12]
  401774:	60b9      	str	r1, [r7, #8]
  401776:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401778:	68fa      	ldr	r2, [r7, #12]
  40177a:	68bb      	ldr	r3, [r7, #8]
  40177c:	019b      	lsls	r3, r3, #6
  40177e:	4413      	add	r3, r2
  401780:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  401782:	697b      	ldr	r3, [r7, #20]
  401784:	687a      	ldr	r2, [r7, #4]
  401786:	625a      	str	r2, [r3, #36]	; 0x24
}
  401788:	bf00      	nop
  40178a:	371c      	adds	r7, #28
  40178c:	46bd      	mov	sp, r7
  40178e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401792:	4770      	bx	lr

00401794 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401794:	b480      	push	{r7}
  401796:	b085      	sub	sp, #20
  401798:	af00      	add	r7, sp, #0
  40179a:	6078      	str	r0, [r7, #4]
  40179c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40179e:	687a      	ldr	r2, [r7, #4]
  4017a0:	683b      	ldr	r3, [r7, #0]
  4017a2:	019b      	lsls	r3, r3, #6
  4017a4:	4413      	add	r3, r2
  4017a6:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4017a8:	68fb      	ldr	r3, [r7, #12]
  4017aa:	6a1b      	ldr	r3, [r3, #32]
}
  4017ac:	4618      	mov	r0, r3
  4017ae:	3714      	adds	r7, #20
  4017b0:	46bd      	mov	sp, r7
  4017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017b6:	4770      	bx	lr

004017b8 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4017b8:	b480      	push	{r7}
  4017ba:	b08d      	sub	sp, #52	; 0x34
  4017bc:	af00      	add	r7, sp, #0
  4017be:	60f8      	str	r0, [r7, #12]
  4017c0:	60b9      	str	r1, [r7, #8]
  4017c2:	607a      	str	r2, [r7, #4]
  4017c4:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4017c6:	2302      	movs	r3, #2
  4017c8:	613b      	str	r3, [r7, #16]
  4017ca:	2308      	movs	r3, #8
  4017cc:	617b      	str	r3, [r7, #20]
  4017ce:	2320      	movs	r3, #32
  4017d0:	61bb      	str	r3, [r7, #24]
  4017d2:	2380      	movs	r3, #128	; 0x80
  4017d4:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4017d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4017d8:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4017da:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4017dc:	2300      	movs	r3, #0
  4017de:	62fb      	str	r3, [r7, #44]	; 0x2c
  4017e0:	e01a      	b.n	401818 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4017e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4017e4:	009b      	lsls	r3, r3, #2
  4017e6:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4017ea:	4413      	add	r3, r2
  4017ec:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4017f0:	68ba      	ldr	r2, [r7, #8]
  4017f2:	fbb2 f3f3 	udiv	r3, r2, r3
  4017f6:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4017f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4017fa:	0c1b      	lsrs	r3, r3, #16
  4017fc:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4017fe:	68fa      	ldr	r2, [r7, #12]
  401800:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401802:	429a      	cmp	r2, r3
  401804:	d901      	bls.n	40180a <tc_find_mck_divisor+0x52>
			return 0;
  401806:	2300      	movs	r3, #0
  401808:	e023      	b.n	401852 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  40180a:	68fa      	ldr	r2, [r7, #12]
  40180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40180e:	429a      	cmp	r2, r3
  401810:	d206      	bcs.n	401820 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  401812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401814:	3301      	adds	r3, #1
  401816:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40181a:	2b04      	cmp	r3, #4
  40181c:	d9e1      	bls.n	4017e2 <tc_find_mck_divisor+0x2a>
  40181e:	e000      	b.n	401822 <tc_find_mck_divisor+0x6a>
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
  401820:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  401822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401824:	2b04      	cmp	r3, #4
  401826:	d901      	bls.n	40182c <tc_find_mck_divisor+0x74>
		return 0;
  401828:	2300      	movs	r3, #0
  40182a:	e012      	b.n	401852 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  40182c:	687b      	ldr	r3, [r7, #4]
  40182e:	2b00      	cmp	r3, #0
  401830:	d008      	beq.n	401844 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  401832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401834:	009b      	lsls	r3, r3, #2
  401836:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40183a:	4413      	add	r3, r2
  40183c:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401840:	687b      	ldr	r3, [r7, #4]
  401842:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  401844:	683b      	ldr	r3, [r7, #0]
  401846:	2b00      	cmp	r3, #0
  401848:	d002      	beq.n	401850 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  40184a:	683b      	ldr	r3, [r7, #0]
  40184c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  40184e:	601a      	str	r2, [r3, #0]
	}

	return 1;
  401850:	2301      	movs	r3, #1
}
  401852:	4618      	mov	r0, r3
  401854:	3734      	adds	r7, #52	; 0x34
  401856:	46bd      	mov	sp, r7
  401858:	f85d 7b04 	ldr.w	r7, [sp], #4
  40185c:	4770      	bx	lr
  40185e:	bf00      	nop

00401860 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401860:	b480      	push	{r7}
  401862:	b085      	sub	sp, #20
  401864:	af00      	add	r7, sp, #0
  401866:	6078      	str	r0, [r7, #4]
  401868:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40186a:	2300      	movs	r3, #0
  40186c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40186e:	687b      	ldr	r3, [r7, #4]
  401870:	22ac      	movs	r2, #172	; 0xac
  401872:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401874:	683b      	ldr	r3, [r7, #0]
  401876:	681a      	ldr	r2, [r3, #0]
  401878:	683b      	ldr	r3, [r7, #0]
  40187a:	685b      	ldr	r3, [r3, #4]
  40187c:	fbb2 f3f3 	udiv	r3, r2, r3
  401880:	091b      	lsrs	r3, r3, #4
  401882:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401884:	68fb      	ldr	r3, [r7, #12]
  401886:	2b00      	cmp	r3, #0
  401888:	d003      	beq.n	401892 <uart_init+0x32>
  40188a:	68fb      	ldr	r3, [r7, #12]
  40188c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401890:	d301      	bcc.n	401896 <uart_init+0x36>
		return 1;
  401892:	2301      	movs	r3, #1
  401894:	e00a      	b.n	4018ac <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401896:	687b      	ldr	r3, [r7, #4]
  401898:	68fa      	ldr	r2, [r7, #12]
  40189a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40189c:	683b      	ldr	r3, [r7, #0]
  40189e:	689a      	ldr	r2, [r3, #8]
  4018a0:	687b      	ldr	r3, [r7, #4]
  4018a2:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4018a4:	687b      	ldr	r3, [r7, #4]
  4018a6:	2250      	movs	r2, #80	; 0x50
  4018a8:	601a      	str	r2, [r3, #0]

	return 0;
  4018aa:	2300      	movs	r3, #0
}
  4018ac:	4618      	mov	r0, r3
  4018ae:	3714      	adds	r7, #20
  4018b0:	46bd      	mov	sp, r7
  4018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018b6:	4770      	bx	lr

004018b8 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4018b8:	b480      	push	{r7}
  4018ba:	b083      	sub	sp, #12
  4018bc:	af00      	add	r7, sp, #0
  4018be:	6078      	str	r0, [r7, #4]
  4018c0:	460b      	mov	r3, r1
  4018c2:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4018c4:	687b      	ldr	r3, [r7, #4]
  4018c6:	695b      	ldr	r3, [r3, #20]
  4018c8:	f003 0302 	and.w	r3, r3, #2
  4018cc:	2b00      	cmp	r3, #0
  4018ce:	d101      	bne.n	4018d4 <uart_write+0x1c>
		return 1;
  4018d0:	2301      	movs	r3, #1
  4018d2:	e003      	b.n	4018dc <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4018d4:	78fa      	ldrb	r2, [r7, #3]
  4018d6:	687b      	ldr	r3, [r7, #4]
  4018d8:	61da      	str	r2, [r3, #28]
	return 0;
  4018da:	2300      	movs	r3, #0
}
  4018dc:	4618      	mov	r0, r3
  4018de:	370c      	adds	r7, #12
  4018e0:	46bd      	mov	sp, r7
  4018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018e6:	4770      	bx	lr

004018e8 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4018e8:	b480      	push	{r7}
  4018ea:	b083      	sub	sp, #12
  4018ec:	af00      	add	r7, sp, #0
  4018ee:	6078      	str	r0, [r7, #4]
  4018f0:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4018f2:	687b      	ldr	r3, [r7, #4]
  4018f4:	695b      	ldr	r3, [r3, #20]
  4018f6:	f003 0301 	and.w	r3, r3, #1
  4018fa:	2b00      	cmp	r3, #0
  4018fc:	d101      	bne.n	401902 <uart_read+0x1a>
		return 1;
  4018fe:	2301      	movs	r3, #1
  401900:	e005      	b.n	40190e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401902:	687b      	ldr	r3, [r7, #4]
  401904:	699b      	ldr	r3, [r3, #24]
  401906:	b2da      	uxtb	r2, r3
  401908:	683b      	ldr	r3, [r7, #0]
  40190a:	701a      	strb	r2, [r3, #0]
	return 0;
  40190c:	2300      	movs	r3, #0
}
  40190e:	4618      	mov	r0, r3
  401910:	370c      	adds	r7, #12
  401912:	46bd      	mov	sp, r7
  401914:	f85d 7b04 	ldr.w	r7, [sp], #4
  401918:	4770      	bx	lr
  40191a:	bf00      	nop

0040191c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40191c:	b480      	push	{r7}
  40191e:	b089      	sub	sp, #36	; 0x24
  401920:	af00      	add	r7, sp, #0
  401922:	60f8      	str	r0, [r7, #12]
  401924:	60b9      	str	r1, [r7, #8]
  401926:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401928:	68bb      	ldr	r3, [r7, #8]
  40192a:	011a      	lsls	r2, r3, #4
  40192c:	687b      	ldr	r3, [r7, #4]
  40192e:	429a      	cmp	r2, r3
  401930:	d802      	bhi.n	401938 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401932:	2310      	movs	r3, #16
  401934:	61fb      	str	r3, [r7, #28]
  401936:	e001      	b.n	40193c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401938:	2308      	movs	r3, #8
  40193a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40193c:	687b      	ldr	r3, [r7, #4]
  40193e:	00da      	lsls	r2, r3, #3
  401940:	69fb      	ldr	r3, [r7, #28]
  401942:	68b9      	ldr	r1, [r7, #8]
  401944:	fb01 f303 	mul.w	r3, r1, r3
  401948:	085b      	lsrs	r3, r3, #1
  40194a:	441a      	add	r2, r3
  40194c:	69fb      	ldr	r3, [r7, #28]
  40194e:	68b9      	ldr	r1, [r7, #8]
  401950:	fb01 f303 	mul.w	r3, r1, r3
  401954:	fbb2 f3f3 	udiv	r3, r2, r3
  401958:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40195a:	69bb      	ldr	r3, [r7, #24]
  40195c:	08db      	lsrs	r3, r3, #3
  40195e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401960:	69bb      	ldr	r3, [r7, #24]
  401962:	f003 0307 	and.w	r3, r3, #7
  401966:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401968:	697b      	ldr	r3, [r7, #20]
  40196a:	2b00      	cmp	r3, #0
  40196c:	d003      	beq.n	401976 <usart_set_async_baudrate+0x5a>
  40196e:	697b      	ldr	r3, [r7, #20]
  401970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401974:	d301      	bcc.n	40197a <usart_set_async_baudrate+0x5e>
		return 1;
  401976:	2301      	movs	r3, #1
  401978:	e00f      	b.n	40199a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40197a:	69fb      	ldr	r3, [r7, #28]
  40197c:	2b08      	cmp	r3, #8
  40197e:	d105      	bne.n	40198c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401980:	68fb      	ldr	r3, [r7, #12]
  401982:	685b      	ldr	r3, [r3, #4]
  401984:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401988:	68fb      	ldr	r3, [r7, #12]
  40198a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40198c:	693b      	ldr	r3, [r7, #16]
  40198e:	041a      	lsls	r2, r3, #16
  401990:	697b      	ldr	r3, [r7, #20]
  401992:	431a      	orrs	r2, r3
  401994:	68fb      	ldr	r3, [r7, #12]
  401996:	621a      	str	r2, [r3, #32]

	return 0;
  401998:	2300      	movs	r3, #0
}
  40199a:	4618      	mov	r0, r3
  40199c:	3724      	adds	r7, #36	; 0x24
  40199e:	46bd      	mov	sp, r7
  4019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a4:	4770      	bx	lr
  4019a6:	bf00      	nop

004019a8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4019a8:	b580      	push	{r7, lr}
  4019aa:	b082      	sub	sp, #8
  4019ac:	af00      	add	r7, sp, #0
  4019ae:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4019b0:	6878      	ldr	r0, [r7, #4]
  4019b2:	4b0d      	ldr	r3, [pc, #52]	; (4019e8 <usart_reset+0x40>)
  4019b4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4019b6:	687b      	ldr	r3, [r7, #4]
  4019b8:	2200      	movs	r2, #0
  4019ba:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4019bc:	687b      	ldr	r3, [r7, #4]
  4019be:	2200      	movs	r2, #0
  4019c0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4019c2:	687b      	ldr	r3, [r7, #4]
  4019c4:	2200      	movs	r2, #0
  4019c6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4019c8:	6878      	ldr	r0, [r7, #4]
  4019ca:	4b08      	ldr	r3, [pc, #32]	; (4019ec <usart_reset+0x44>)
  4019cc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4019ce:	6878      	ldr	r0, [r7, #4]
  4019d0:	4b07      	ldr	r3, [pc, #28]	; (4019f0 <usart_reset+0x48>)
  4019d2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4019d4:	6878      	ldr	r0, [r7, #4]
  4019d6:	4b07      	ldr	r3, [pc, #28]	; (4019f4 <usart_reset+0x4c>)
  4019d8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4019da:	6878      	ldr	r0, [r7, #4]
  4019dc:	4b06      	ldr	r3, [pc, #24]	; (4019f8 <usart_reset+0x50>)
  4019de:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4019e0:	bf00      	nop
  4019e2:	3708      	adds	r7, #8
  4019e4:	46bd      	mov	sp, r7
  4019e6:	bd80      	pop	{r7, pc}
  4019e8:	00401b91 	.word	0x00401b91
  4019ec:	00401a9d 	.word	0x00401a9d
  4019f0:	00401ad5 	.word	0x00401ad5
  4019f4:	00401af1 	.word	0x00401af1
  4019f8:	00401b0d 	.word	0x00401b0d

004019fc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4019fc:	b580      	push	{r7, lr}
  4019fe:	b084      	sub	sp, #16
  401a00:	af00      	add	r7, sp, #0
  401a02:	60f8      	str	r0, [r7, #12]
  401a04:	60b9      	str	r1, [r7, #8]
  401a06:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401a08:	68f8      	ldr	r0, [r7, #12]
  401a0a:	4b1a      	ldr	r3, [pc, #104]	; (401a74 <usart_init_rs232+0x78>)
  401a0c:	4798      	blx	r3

	ul_reg_val = 0;
  401a0e:	4b1a      	ldr	r3, [pc, #104]	; (401a78 <usart_init_rs232+0x7c>)
  401a10:	2200      	movs	r2, #0
  401a12:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401a14:	68bb      	ldr	r3, [r7, #8]
  401a16:	2b00      	cmp	r3, #0
  401a18:	d009      	beq.n	401a2e <usart_init_rs232+0x32>
  401a1a:	68bb      	ldr	r3, [r7, #8]
  401a1c:	681b      	ldr	r3, [r3, #0]
  401a1e:	687a      	ldr	r2, [r7, #4]
  401a20:	4619      	mov	r1, r3
  401a22:	68f8      	ldr	r0, [r7, #12]
  401a24:	4b15      	ldr	r3, [pc, #84]	; (401a7c <usart_init_rs232+0x80>)
  401a26:	4798      	blx	r3
  401a28:	4603      	mov	r3, r0
  401a2a:	2b00      	cmp	r3, #0
  401a2c:	d001      	beq.n	401a32 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401a2e:	2301      	movs	r3, #1
  401a30:	e01b      	b.n	401a6a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401a32:	68bb      	ldr	r3, [r7, #8]
  401a34:	685a      	ldr	r2, [r3, #4]
  401a36:	68bb      	ldr	r3, [r7, #8]
  401a38:	689b      	ldr	r3, [r3, #8]
  401a3a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401a3c:	68bb      	ldr	r3, [r7, #8]
  401a3e:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401a40:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401a42:	68bb      	ldr	r3, [r7, #8]
  401a44:	68db      	ldr	r3, [r3, #12]
  401a46:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401a48:	4b0b      	ldr	r3, [pc, #44]	; (401a78 <usart_init_rs232+0x7c>)
  401a4a:	681b      	ldr	r3, [r3, #0]
  401a4c:	4313      	orrs	r3, r2
  401a4e:	4a0a      	ldr	r2, [pc, #40]	; (401a78 <usart_init_rs232+0x7c>)
  401a50:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401a52:	4b09      	ldr	r3, [pc, #36]	; (401a78 <usart_init_rs232+0x7c>)
  401a54:	681b      	ldr	r3, [r3, #0]
  401a56:	4a08      	ldr	r2, [pc, #32]	; (401a78 <usart_init_rs232+0x7c>)
  401a58:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401a5a:	68fb      	ldr	r3, [r7, #12]
  401a5c:	685a      	ldr	r2, [r3, #4]
  401a5e:	4b06      	ldr	r3, [pc, #24]	; (401a78 <usart_init_rs232+0x7c>)
  401a60:	681b      	ldr	r3, [r3, #0]
  401a62:	431a      	orrs	r2, r3
  401a64:	68fb      	ldr	r3, [r7, #12]
  401a66:	605a      	str	r2, [r3, #4]

	return 0;
  401a68:	2300      	movs	r3, #0
}
  401a6a:	4618      	mov	r0, r3
  401a6c:	3710      	adds	r7, #16
  401a6e:	46bd      	mov	sp, r7
  401a70:	bd80      	pop	{r7, pc}
  401a72:	bf00      	nop
  401a74:	004019a9 	.word	0x004019a9
  401a78:	204008f0 	.word	0x204008f0
  401a7c:	0040191d 	.word	0x0040191d

00401a80 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401a80:	b480      	push	{r7}
  401a82:	b083      	sub	sp, #12
  401a84:	af00      	add	r7, sp, #0
  401a86:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401a88:	687b      	ldr	r3, [r7, #4]
  401a8a:	2240      	movs	r2, #64	; 0x40
  401a8c:	601a      	str	r2, [r3, #0]
}
  401a8e:	bf00      	nop
  401a90:	370c      	adds	r7, #12
  401a92:	46bd      	mov	sp, r7
  401a94:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a98:	4770      	bx	lr
  401a9a:	bf00      	nop

00401a9c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401a9c:	b480      	push	{r7}
  401a9e:	b083      	sub	sp, #12
  401aa0:	af00      	add	r7, sp, #0
  401aa2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401aa4:	687b      	ldr	r3, [r7, #4]
  401aa6:	2288      	movs	r2, #136	; 0x88
  401aa8:	601a      	str	r2, [r3, #0]
}
  401aaa:	bf00      	nop
  401aac:	370c      	adds	r7, #12
  401aae:	46bd      	mov	sp, r7
  401ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ab4:	4770      	bx	lr
  401ab6:	bf00      	nop

00401ab8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401ab8:	b480      	push	{r7}
  401aba:	b083      	sub	sp, #12
  401abc:	af00      	add	r7, sp, #0
  401abe:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401ac0:	687b      	ldr	r3, [r7, #4]
  401ac2:	2210      	movs	r2, #16
  401ac4:	601a      	str	r2, [r3, #0]
}
  401ac6:	bf00      	nop
  401ac8:	370c      	adds	r7, #12
  401aca:	46bd      	mov	sp, r7
  401acc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ad0:	4770      	bx	lr
  401ad2:	bf00      	nop

00401ad4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401ad4:	b480      	push	{r7}
  401ad6:	b083      	sub	sp, #12
  401ad8:	af00      	add	r7, sp, #0
  401ada:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401adc:	687b      	ldr	r3, [r7, #4]
  401ade:	2224      	movs	r2, #36	; 0x24
  401ae0:	601a      	str	r2, [r3, #0]
}
  401ae2:	bf00      	nop
  401ae4:	370c      	adds	r7, #12
  401ae6:	46bd      	mov	sp, r7
  401ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aec:	4770      	bx	lr
  401aee:	bf00      	nop

00401af0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401af0:	b480      	push	{r7}
  401af2:	b083      	sub	sp, #12
  401af4:	af00      	add	r7, sp, #0
  401af6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401af8:	687b      	ldr	r3, [r7, #4]
  401afa:	f44f 7280 	mov.w	r2, #256	; 0x100
  401afe:	601a      	str	r2, [r3, #0]
}
  401b00:	bf00      	nop
  401b02:	370c      	adds	r7, #12
  401b04:	46bd      	mov	sp, r7
  401b06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b0a:	4770      	bx	lr

00401b0c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401b0c:	b480      	push	{r7}
  401b0e:	b083      	sub	sp, #12
  401b10:	af00      	add	r7, sp, #0
  401b12:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401b14:	687b      	ldr	r3, [r7, #4]
  401b16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401b1a:	601a      	str	r2, [r3, #0]
}
  401b1c:	bf00      	nop
  401b1e:	370c      	adds	r7, #12
  401b20:	46bd      	mov	sp, r7
  401b22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b26:	4770      	bx	lr

00401b28 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401b28:	b480      	push	{r7}
  401b2a:	b083      	sub	sp, #12
  401b2c:	af00      	add	r7, sp, #0
  401b2e:	6078      	str	r0, [r7, #4]
  401b30:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401b32:	687b      	ldr	r3, [r7, #4]
  401b34:	695b      	ldr	r3, [r3, #20]
  401b36:	f003 0302 	and.w	r3, r3, #2
  401b3a:	2b00      	cmp	r3, #0
  401b3c:	d101      	bne.n	401b42 <usart_write+0x1a>
		return 1;
  401b3e:	2301      	movs	r3, #1
  401b40:	e005      	b.n	401b4e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401b42:	683b      	ldr	r3, [r7, #0]
  401b44:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401b48:	687b      	ldr	r3, [r7, #4]
  401b4a:	61da      	str	r2, [r3, #28]
	return 0;
  401b4c:	2300      	movs	r3, #0
}
  401b4e:	4618      	mov	r0, r3
  401b50:	370c      	adds	r7, #12
  401b52:	46bd      	mov	sp, r7
  401b54:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b58:	4770      	bx	lr
  401b5a:	bf00      	nop

00401b5c <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401b5c:	b480      	push	{r7}
  401b5e:	b083      	sub	sp, #12
  401b60:	af00      	add	r7, sp, #0
  401b62:	6078      	str	r0, [r7, #4]
  401b64:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401b66:	687b      	ldr	r3, [r7, #4]
  401b68:	695b      	ldr	r3, [r3, #20]
  401b6a:	f003 0301 	and.w	r3, r3, #1
  401b6e:	2b00      	cmp	r3, #0
  401b70:	d101      	bne.n	401b76 <usart_read+0x1a>
		return 1;
  401b72:	2301      	movs	r3, #1
  401b74:	e006      	b.n	401b84 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401b76:	687b      	ldr	r3, [r7, #4]
  401b78:	699b      	ldr	r3, [r3, #24]
  401b7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401b7e:	683b      	ldr	r3, [r7, #0]
  401b80:	601a      	str	r2, [r3, #0]

	return 0;
  401b82:	2300      	movs	r3, #0
}
  401b84:	4618      	mov	r0, r3
  401b86:	370c      	adds	r7, #12
  401b88:	46bd      	mov	sp, r7
  401b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b8e:	4770      	bx	lr

00401b90 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401b90:	b480      	push	{r7}
  401b92:	b083      	sub	sp, #12
  401b94:	af00      	add	r7, sp, #0
  401b96:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401b98:	687b      	ldr	r3, [r7, #4]
  401b9a:	4a04      	ldr	r2, [pc, #16]	; (401bac <usart_disable_writeprotect+0x1c>)
  401b9c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401ba0:	bf00      	nop
  401ba2:	370c      	adds	r7, #12
  401ba4:	46bd      	mov	sp, r7
  401ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401baa:	4770      	bx	lr
  401bac:	55534100 	.word	0x55534100

00401bb0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401bb0:	b480      	push	{r7}
  401bb2:	b083      	sub	sp, #12
  401bb4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401bb6:	f3ef 8310 	mrs	r3, PRIMASK
  401bba:	607b      	str	r3, [r7, #4]
  return(result);
  401bbc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	bf0c      	ite	eq
  401bc2:	2301      	moveq	r3, #1
  401bc4:	2300      	movne	r3, #0
  401bc6:	b2db      	uxtb	r3, r3
  401bc8:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401bca:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401bcc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401bd0:	4b04      	ldr	r3, [pc, #16]	; (401be4 <cpu_irq_save+0x34>)
  401bd2:	2200      	movs	r2, #0
  401bd4:	701a      	strb	r2, [r3, #0]
	return flags;
  401bd6:	683b      	ldr	r3, [r7, #0]
}
  401bd8:	4618      	mov	r0, r3
  401bda:	370c      	adds	r7, #12
  401bdc:	46bd      	mov	sp, r7
  401bde:	f85d 7b04 	ldr.w	r7, [sp], #4
  401be2:	4770      	bx	lr
  401be4:	2040000c 	.word	0x2040000c

00401be8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401be8:	b480      	push	{r7}
  401bea:	b083      	sub	sp, #12
  401bec:	af00      	add	r7, sp, #0
  401bee:	6078      	str	r0, [r7, #4]
	return (flags);
  401bf0:	687b      	ldr	r3, [r7, #4]
  401bf2:	2b00      	cmp	r3, #0
  401bf4:	bf14      	ite	ne
  401bf6:	2301      	movne	r3, #1
  401bf8:	2300      	moveq	r3, #0
  401bfa:	b2db      	uxtb	r3, r3
}
  401bfc:	4618      	mov	r0, r3
  401bfe:	370c      	adds	r7, #12
  401c00:	46bd      	mov	sp, r7
  401c02:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c06:	4770      	bx	lr

00401c08 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401c08:	b580      	push	{r7, lr}
  401c0a:	b082      	sub	sp, #8
  401c0c:	af00      	add	r7, sp, #0
  401c0e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401c10:	6878      	ldr	r0, [r7, #4]
  401c12:	4b07      	ldr	r3, [pc, #28]	; (401c30 <cpu_irq_restore+0x28>)
  401c14:	4798      	blx	r3
  401c16:	4603      	mov	r3, r0
  401c18:	2b00      	cmp	r3, #0
  401c1a:	d005      	beq.n	401c28 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401c1c:	4b05      	ldr	r3, [pc, #20]	; (401c34 <cpu_irq_restore+0x2c>)
  401c1e:	2201      	movs	r2, #1
  401c20:	701a      	strb	r2, [r3, #0]
  401c22:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401c26:	b662      	cpsie	i
}
  401c28:	bf00      	nop
  401c2a:	3708      	adds	r7, #8
  401c2c:	46bd      	mov	sp, r7
  401c2e:	bd80      	pop	{r7, pc}
  401c30:	00401be9 	.word	0x00401be9
  401c34:	2040000c 	.word	0x2040000c

00401c38 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401c38:	b580      	push	{r7, lr}
  401c3a:	b084      	sub	sp, #16
  401c3c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401c3e:	4b1e      	ldr	r3, [pc, #120]	; (401cb8 <Reset_Handler+0x80>)
  401c40:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401c42:	4b1e      	ldr	r3, [pc, #120]	; (401cbc <Reset_Handler+0x84>)
  401c44:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401c46:	68fa      	ldr	r2, [r7, #12]
  401c48:	68bb      	ldr	r3, [r7, #8]
  401c4a:	429a      	cmp	r2, r3
  401c4c:	d00c      	beq.n	401c68 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401c4e:	e007      	b.n	401c60 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401c50:	68bb      	ldr	r3, [r7, #8]
  401c52:	1d1a      	adds	r2, r3, #4
  401c54:	60ba      	str	r2, [r7, #8]
  401c56:	68fa      	ldr	r2, [r7, #12]
  401c58:	1d11      	adds	r1, r2, #4
  401c5a:	60f9      	str	r1, [r7, #12]
  401c5c:	6812      	ldr	r2, [r2, #0]
  401c5e:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401c60:	68bb      	ldr	r3, [r7, #8]
  401c62:	4a17      	ldr	r2, [pc, #92]	; (401cc0 <Reset_Handler+0x88>)
  401c64:	4293      	cmp	r3, r2
  401c66:	d3f3      	bcc.n	401c50 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401c68:	4b16      	ldr	r3, [pc, #88]	; (401cc4 <Reset_Handler+0x8c>)
  401c6a:	60bb      	str	r3, [r7, #8]
  401c6c:	e004      	b.n	401c78 <Reset_Handler+0x40>
                *pDest++ = 0;
  401c6e:	68bb      	ldr	r3, [r7, #8]
  401c70:	1d1a      	adds	r2, r3, #4
  401c72:	60ba      	str	r2, [r7, #8]
  401c74:	2200      	movs	r2, #0
  401c76:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401c78:	68bb      	ldr	r3, [r7, #8]
  401c7a:	4a13      	ldr	r2, [pc, #76]	; (401cc8 <Reset_Handler+0x90>)
  401c7c:	4293      	cmp	r3, r2
  401c7e:	d3f6      	bcc.n	401c6e <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401c80:	4b12      	ldr	r3, [pc, #72]	; (401ccc <Reset_Handler+0x94>)
  401c82:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401c84:	4a12      	ldr	r2, [pc, #72]	; (401cd0 <Reset_Handler+0x98>)
  401c86:	68fb      	ldr	r3, [r7, #12]
  401c88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401c8c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401c8e:	4b11      	ldr	r3, [pc, #68]	; (401cd4 <Reset_Handler+0x9c>)
  401c90:	4798      	blx	r3
  401c92:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401c94:	4a10      	ldr	r2, [pc, #64]	; (401cd8 <Reset_Handler+0xa0>)
  401c96:	4b10      	ldr	r3, [pc, #64]	; (401cd8 <Reset_Handler+0xa0>)
  401c98:	681b      	ldr	r3, [r3, #0]
  401c9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401c9e:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401ca0:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401ca4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401ca8:	6878      	ldr	r0, [r7, #4]
  401caa:	4b0c      	ldr	r3, [pc, #48]	; (401cdc <Reset_Handler+0xa4>)
  401cac:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401cae:	4b0c      	ldr	r3, [pc, #48]	; (401ce0 <Reset_Handler+0xa8>)
  401cb0:	4798      	blx	r3

        /* Branch to main function */
        main();
  401cb2:	4b0c      	ldr	r3, [pc, #48]	; (401ce4 <Reset_Handler+0xac>)
  401cb4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401cb6:	e7fe      	b.n	401cb6 <Reset_Handler+0x7e>
  401cb8:	0040400c 	.word	0x0040400c
  401cbc:	20400000 	.word	0x20400000
  401cc0:	20400854 	.word	0x20400854
  401cc4:	20400854 	.word	0x20400854
  401cc8:	20400944 	.word	0x20400944
  401ccc:	00400000 	.word	0x00400000
  401cd0:	e000ed00 	.word	0xe000ed00
  401cd4:	00401bb1 	.word	0x00401bb1
  401cd8:	e000ed88 	.word	0xe000ed88
  401cdc:	00401c09 	.word	0x00401c09
  401ce0:	00402f75 	.word	0x00402f75
  401ce4:	00402b01 	.word	0x00402b01

00401ce8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401ce8:	b480      	push	{r7}
  401cea:	af00      	add	r7, sp, #0
        while (1) {
        }
  401cec:	e7fe      	b.n	401cec <Dummy_Handler+0x4>
  401cee:	bf00      	nop

00401cf0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401cf0:	b480      	push	{r7}
  401cf2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401cf4:	4b52      	ldr	r3, [pc, #328]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cf8:	f003 0303 	and.w	r3, r3, #3
  401cfc:	2b01      	cmp	r3, #1
  401cfe:	d014      	beq.n	401d2a <SystemCoreClockUpdate+0x3a>
  401d00:	2b01      	cmp	r3, #1
  401d02:	d302      	bcc.n	401d0a <SystemCoreClockUpdate+0x1a>
  401d04:	2b02      	cmp	r3, #2
  401d06:	d038      	beq.n	401d7a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401d08:	e07a      	b.n	401e00 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401d0a:	4b4e      	ldr	r3, [pc, #312]	; (401e44 <SystemCoreClockUpdate+0x154>)
  401d0c:	695b      	ldr	r3, [r3, #20]
  401d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401d12:	2b00      	cmp	r3, #0
  401d14:	d004      	beq.n	401d20 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401d16:	4b4c      	ldr	r3, [pc, #304]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401d1c:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  401d1e:	e06f      	b.n	401e00 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401d20:	4b49      	ldr	r3, [pc, #292]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d22:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401d26:	601a      	str	r2, [r3, #0]
      }
    break;
  401d28:	e06a      	b.n	401e00 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401d2a:	4b45      	ldr	r3, [pc, #276]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401d2c:	6a1b      	ldr	r3, [r3, #32]
  401d2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401d32:	2b00      	cmp	r3, #0
  401d34:	d003      	beq.n	401d3e <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401d36:	4b44      	ldr	r3, [pc, #272]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d38:	4a44      	ldr	r2, [pc, #272]	; (401e4c <SystemCoreClockUpdate+0x15c>)
  401d3a:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401d3c:	e060      	b.n	401e00 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401d3e:	4b42      	ldr	r3, [pc, #264]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d40:	4a43      	ldr	r2, [pc, #268]	; (401e50 <SystemCoreClockUpdate+0x160>)
  401d42:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401d44:	4b3e      	ldr	r3, [pc, #248]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401d46:	6a1b      	ldr	r3, [r3, #32]
  401d48:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d4c:	2b10      	cmp	r3, #16
  401d4e:	d004      	beq.n	401d5a <SystemCoreClockUpdate+0x6a>
  401d50:	2b20      	cmp	r3, #32
  401d52:	d008      	beq.n	401d66 <SystemCoreClockUpdate+0x76>
  401d54:	2b00      	cmp	r3, #0
  401d56:	d00e      	beq.n	401d76 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401d58:	e00e      	b.n	401d78 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401d5a:	4b3b      	ldr	r3, [pc, #236]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d5c:	681b      	ldr	r3, [r3, #0]
  401d5e:	005b      	lsls	r3, r3, #1
  401d60:	4a39      	ldr	r2, [pc, #228]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d62:	6013      	str	r3, [r2, #0]
          break;
  401d64:	e008      	b.n	401d78 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401d66:	4b38      	ldr	r3, [pc, #224]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d68:	681a      	ldr	r2, [r3, #0]
  401d6a:	4613      	mov	r3, r2
  401d6c:	005b      	lsls	r3, r3, #1
  401d6e:	4413      	add	r3, r2
  401d70:	4a35      	ldr	r2, [pc, #212]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d72:	6013      	str	r3, [r2, #0]
          break;
  401d74:	e000      	b.n	401d78 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401d76:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401d78:	e042      	b.n	401e00 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401d7a:	4b31      	ldr	r3, [pc, #196]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401d7c:	6a1b      	ldr	r3, [r3, #32]
  401d7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401d82:	2b00      	cmp	r3, #0
  401d84:	d003      	beq.n	401d8e <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401d86:	4b30      	ldr	r3, [pc, #192]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d88:	4a30      	ldr	r2, [pc, #192]	; (401e4c <SystemCoreClockUpdate+0x15c>)
  401d8a:	601a      	str	r2, [r3, #0]
  401d8c:	e01c      	b.n	401dc8 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401d8e:	4b2e      	ldr	r3, [pc, #184]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401d90:	4a2f      	ldr	r2, [pc, #188]	; (401e50 <SystemCoreClockUpdate+0x160>)
  401d92:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401d94:	4b2a      	ldr	r3, [pc, #168]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401d96:	6a1b      	ldr	r3, [r3, #32]
  401d98:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d9c:	2b10      	cmp	r3, #16
  401d9e:	d004      	beq.n	401daa <SystemCoreClockUpdate+0xba>
  401da0:	2b20      	cmp	r3, #32
  401da2:	d008      	beq.n	401db6 <SystemCoreClockUpdate+0xc6>
  401da4:	2b00      	cmp	r3, #0
  401da6:	d00e      	beq.n	401dc6 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401da8:	e00e      	b.n	401dc8 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401daa:	4b27      	ldr	r3, [pc, #156]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401dac:	681b      	ldr	r3, [r3, #0]
  401dae:	005b      	lsls	r3, r3, #1
  401db0:	4a25      	ldr	r2, [pc, #148]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401db2:	6013      	str	r3, [r2, #0]
          break;
  401db4:	e008      	b.n	401dc8 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401db6:	4b24      	ldr	r3, [pc, #144]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401db8:	681a      	ldr	r2, [r3, #0]
  401dba:	4613      	mov	r3, r2
  401dbc:	005b      	lsls	r3, r3, #1
  401dbe:	4413      	add	r3, r2
  401dc0:	4a21      	ldr	r2, [pc, #132]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401dc2:	6013      	str	r3, [r2, #0]
          break;
  401dc4:	e000      	b.n	401dc8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401dc6:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401dc8:	4b1d      	ldr	r3, [pc, #116]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401dcc:	f003 0303 	and.w	r3, r3, #3
  401dd0:	2b02      	cmp	r3, #2
  401dd2:	d114      	bne.n	401dfe <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401dd4:	4b1a      	ldr	r3, [pc, #104]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401dd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401dd8:	4b1e      	ldr	r3, [pc, #120]	; (401e54 <SystemCoreClockUpdate+0x164>)
  401dda:	4013      	ands	r3, r2
  401ddc:	0c1b      	lsrs	r3, r3, #16
  401dde:	3301      	adds	r3, #1
  401de0:	4a19      	ldr	r2, [pc, #100]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401de2:	6812      	ldr	r2, [r2, #0]
  401de4:	fb02 f303 	mul.w	r3, r2, r3
  401de8:	4a17      	ldr	r2, [pc, #92]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401dea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401dec:	4b14      	ldr	r3, [pc, #80]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401df0:	b2db      	uxtb	r3, r3
  401df2:	4a15      	ldr	r2, [pc, #84]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401df4:	6812      	ldr	r2, [r2, #0]
  401df6:	fbb2 f3f3 	udiv	r3, r2, r3
  401dfa:	4a13      	ldr	r2, [pc, #76]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401dfc:	6013      	str	r3, [r2, #0]
      }
    break;
  401dfe:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401e00:	4b0f      	ldr	r3, [pc, #60]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e04:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401e08:	2b70      	cmp	r3, #112	; 0x70
  401e0a:	d108      	bne.n	401e1e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401e0c:	4b0e      	ldr	r3, [pc, #56]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401e0e:	681b      	ldr	r3, [r3, #0]
  401e10:	4a11      	ldr	r2, [pc, #68]	; (401e58 <SystemCoreClockUpdate+0x168>)
  401e12:	fba2 2303 	umull	r2, r3, r2, r3
  401e16:	085b      	lsrs	r3, r3, #1
  401e18:	4a0b      	ldr	r2, [pc, #44]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401e1a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401e1c:	e00a      	b.n	401e34 <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401e1e:	4b08      	ldr	r3, [pc, #32]	; (401e40 <SystemCoreClockUpdate+0x150>)
  401e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e22:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401e26:	091b      	lsrs	r3, r3, #4
  401e28:	4a07      	ldr	r2, [pc, #28]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401e2a:	6812      	ldr	r2, [r2, #0]
  401e2c:	fa22 f303 	lsr.w	r3, r2, r3
  401e30:	4a05      	ldr	r2, [pc, #20]	; (401e48 <SystemCoreClockUpdate+0x158>)
  401e32:	6013      	str	r3, [r2, #0]
  }
}
  401e34:	bf00      	nop
  401e36:	46bd      	mov	sp, r7
  401e38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e3c:	4770      	bx	lr
  401e3e:	bf00      	nop
  401e40:	400e0600 	.word	0x400e0600
  401e44:	400e1810 	.word	0x400e1810
  401e48:	20400014 	.word	0x20400014
  401e4c:	00b71b00 	.word	0x00b71b00
  401e50:	003d0900 	.word	0x003d0900
  401e54:	07ff0000 	.word	0x07ff0000
  401e58:	aaaaaaab 	.word	0xaaaaaaab

00401e5c <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401e5c:	b480      	push	{r7}
  401e5e:	b083      	sub	sp, #12
  401e60:	af00      	add	r7, sp, #0
  401e62:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401e64:	687b      	ldr	r3, [r7, #4]
  401e66:	4a19      	ldr	r2, [pc, #100]	; (401ecc <system_init_flash+0x70>)
  401e68:	4293      	cmp	r3, r2
  401e6a:	d804      	bhi.n	401e76 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401e6c:	4b18      	ldr	r3, [pc, #96]	; (401ed0 <system_init_flash+0x74>)
  401e6e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401e72:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401e74:	e023      	b.n	401ebe <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401e76:	687b      	ldr	r3, [r7, #4]
  401e78:	4a16      	ldr	r2, [pc, #88]	; (401ed4 <system_init_flash+0x78>)
  401e7a:	4293      	cmp	r3, r2
  401e7c:	d803      	bhi.n	401e86 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401e7e:	4b14      	ldr	r3, [pc, #80]	; (401ed0 <system_init_flash+0x74>)
  401e80:	4a15      	ldr	r2, [pc, #84]	; (401ed8 <system_init_flash+0x7c>)
  401e82:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401e84:	e01b      	b.n	401ebe <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401e86:	687b      	ldr	r3, [r7, #4]
  401e88:	4a14      	ldr	r2, [pc, #80]	; (401edc <system_init_flash+0x80>)
  401e8a:	4293      	cmp	r3, r2
  401e8c:	d803      	bhi.n	401e96 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401e8e:	4b10      	ldr	r3, [pc, #64]	; (401ed0 <system_init_flash+0x74>)
  401e90:	4a13      	ldr	r2, [pc, #76]	; (401ee0 <system_init_flash+0x84>)
  401e92:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401e94:	e013      	b.n	401ebe <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401e96:	687b      	ldr	r3, [r7, #4]
  401e98:	4a12      	ldr	r2, [pc, #72]	; (401ee4 <system_init_flash+0x88>)
  401e9a:	4293      	cmp	r3, r2
  401e9c:	d803      	bhi.n	401ea6 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401e9e:	4b0c      	ldr	r3, [pc, #48]	; (401ed0 <system_init_flash+0x74>)
  401ea0:	4a11      	ldr	r2, [pc, #68]	; (401ee8 <system_init_flash+0x8c>)
  401ea2:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401ea4:	e00b      	b.n	401ebe <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401ea6:	687b      	ldr	r3, [r7, #4]
  401ea8:	4a10      	ldr	r2, [pc, #64]	; (401eec <system_init_flash+0x90>)
  401eaa:	4293      	cmp	r3, r2
  401eac:	d804      	bhi.n	401eb8 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401eae:	4b08      	ldr	r3, [pc, #32]	; (401ed0 <system_init_flash+0x74>)
  401eb0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401eb4:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401eb6:	e002      	b.n	401ebe <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401eb8:	4b05      	ldr	r3, [pc, #20]	; (401ed0 <system_init_flash+0x74>)
  401eba:	4a0d      	ldr	r2, [pc, #52]	; (401ef0 <system_init_flash+0x94>)
  401ebc:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401ebe:	bf00      	nop
  401ec0:	370c      	adds	r7, #12
  401ec2:	46bd      	mov	sp, r7
  401ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ec8:	4770      	bx	lr
  401eca:	bf00      	nop
  401ecc:	01312cff 	.word	0x01312cff
  401ed0:	400e0c00 	.word	0x400e0c00
  401ed4:	026259ff 	.word	0x026259ff
  401ed8:	04000100 	.word	0x04000100
  401edc:	039386ff 	.word	0x039386ff
  401ee0:	04000200 	.word	0x04000200
  401ee4:	04c4b3ff 	.word	0x04c4b3ff
  401ee8:	04000300 	.word	0x04000300
  401eec:	05f5e0ff 	.word	0x05f5e0ff
  401ef0:	04000500 	.word	0x04000500

00401ef4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401ef4:	b480      	push	{r7}
  401ef6:	b085      	sub	sp, #20
  401ef8:	af00      	add	r7, sp, #0
  401efa:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401efc:	4b10      	ldr	r3, [pc, #64]	; (401f40 <_sbrk+0x4c>)
  401efe:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401f00:	4b10      	ldr	r3, [pc, #64]	; (401f44 <_sbrk+0x50>)
  401f02:	681b      	ldr	r3, [r3, #0]
  401f04:	2b00      	cmp	r3, #0
  401f06:	d102      	bne.n	401f0e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401f08:	4b0e      	ldr	r3, [pc, #56]	; (401f44 <_sbrk+0x50>)
  401f0a:	4a0f      	ldr	r2, [pc, #60]	; (401f48 <_sbrk+0x54>)
  401f0c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401f0e:	4b0d      	ldr	r3, [pc, #52]	; (401f44 <_sbrk+0x50>)
  401f10:	681b      	ldr	r3, [r3, #0]
  401f12:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401f14:	68ba      	ldr	r2, [r7, #8]
  401f16:	687b      	ldr	r3, [r7, #4]
  401f18:	441a      	add	r2, r3
  401f1a:	68fb      	ldr	r3, [r7, #12]
  401f1c:	429a      	cmp	r2, r3
  401f1e:	dd02      	ble.n	401f26 <_sbrk+0x32>
		return (caddr_t) -1;	
  401f20:	f04f 33ff 	mov.w	r3, #4294967295
  401f24:	e006      	b.n	401f34 <_sbrk+0x40>
	}

	heap += incr;
  401f26:	4b07      	ldr	r3, [pc, #28]	; (401f44 <_sbrk+0x50>)
  401f28:	681a      	ldr	r2, [r3, #0]
  401f2a:	687b      	ldr	r3, [r7, #4]
  401f2c:	4413      	add	r3, r2
  401f2e:	4a05      	ldr	r2, [pc, #20]	; (401f44 <_sbrk+0x50>)
  401f30:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401f32:	68bb      	ldr	r3, [r7, #8]
}
  401f34:	4618      	mov	r0, r3
  401f36:	3714      	adds	r7, #20
  401f38:	46bd      	mov	sp, r7
  401f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f3e:	4770      	bx	lr
  401f40:	2045fffc 	.word	0x2045fffc
  401f44:	204008f4 	.word	0x204008f4
  401f48:	20402b48 	.word	0x20402b48

00401f4c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401f4c:	b480      	push	{r7}
  401f4e:	b083      	sub	sp, #12
  401f50:	af00      	add	r7, sp, #0
  401f52:	6078      	str	r0, [r7, #4]
	return -1;
  401f54:	f04f 33ff 	mov.w	r3, #4294967295
}
  401f58:	4618      	mov	r0, r3
  401f5a:	370c      	adds	r7, #12
  401f5c:	46bd      	mov	sp, r7
  401f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f62:	4770      	bx	lr

00401f64 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401f64:	b480      	push	{r7}
  401f66:	b083      	sub	sp, #12
  401f68:	af00      	add	r7, sp, #0
  401f6a:	6078      	str	r0, [r7, #4]
  401f6c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401f6e:	683b      	ldr	r3, [r7, #0]
  401f70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401f74:	605a      	str	r2, [r3, #4]

	return 0;
  401f76:	2300      	movs	r3, #0
}
  401f78:	4618      	mov	r0, r3
  401f7a:	370c      	adds	r7, #12
  401f7c:	46bd      	mov	sp, r7
  401f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f82:	4770      	bx	lr

00401f84 <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  401f84:	b480      	push	{r7}
  401f86:	b085      	sub	sp, #20
  401f88:	af00      	add	r7, sp, #0
  401f8a:	60f8      	str	r0, [r7, #12]
  401f8c:	60b9      	str	r1, [r7, #8]
  401f8e:	607a      	str	r2, [r7, #4]
	return 0;
  401f90:	2300      	movs	r3, #0
}
  401f92:	4618      	mov	r0, r3
  401f94:	3714      	adds	r7, #20
  401f96:	46bd      	mov	sp, r7
  401f98:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f9c:	4770      	bx	lr
  401f9e:	bf00      	nop

00401fa0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401fa0:	b480      	push	{r7}
  401fa2:	b083      	sub	sp, #12
  401fa4:	af00      	add	r7, sp, #0
  401fa6:	4603      	mov	r3, r0
  401fa8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401faa:	4909      	ldr	r1, [pc, #36]	; (401fd0 <NVIC_EnableIRQ+0x30>)
  401fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401fb0:	095b      	lsrs	r3, r3, #5
  401fb2:	79fa      	ldrb	r2, [r7, #7]
  401fb4:	f002 021f 	and.w	r2, r2, #31
  401fb8:	2001      	movs	r0, #1
  401fba:	fa00 f202 	lsl.w	r2, r0, r2
  401fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401fc2:	bf00      	nop
  401fc4:	370c      	adds	r7, #12
  401fc6:	46bd      	mov	sp, r7
  401fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fcc:	4770      	bx	lr
  401fce:	bf00      	nop
  401fd0:	e000e100 	.word	0xe000e100

00401fd4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  401fd4:	b480      	push	{r7}
  401fd6:	b083      	sub	sp, #12
  401fd8:	af00      	add	r7, sp, #0
  401fda:	4603      	mov	r3, r0
  401fdc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401fde:	4909      	ldr	r1, [pc, #36]	; (402004 <NVIC_DisableIRQ+0x30>)
  401fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401fe4:	095b      	lsrs	r3, r3, #5
  401fe6:	79fa      	ldrb	r2, [r7, #7]
  401fe8:	f002 021f 	and.w	r2, r2, #31
  401fec:	2001      	movs	r0, #1
  401fee:	fa00 f202 	lsl.w	r2, r0, r2
  401ff2:	3320      	adds	r3, #32
  401ff4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401ff8:	bf00      	nop
  401ffa:	370c      	adds	r7, #12
  401ffc:	46bd      	mov	sp, r7
  401ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402002:	4770      	bx	lr
  402004:	e000e100 	.word	0xe000e100

00402008 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  402008:	b480      	push	{r7}
  40200a:	b083      	sub	sp, #12
  40200c:	af00      	add	r7, sp, #0
  40200e:	4603      	mov	r3, r0
  402010:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402012:	4909      	ldr	r1, [pc, #36]	; (402038 <NVIC_ClearPendingIRQ+0x30>)
  402014:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402018:	095b      	lsrs	r3, r3, #5
  40201a:	79fa      	ldrb	r2, [r7, #7]
  40201c:	f002 021f 	and.w	r2, r2, #31
  402020:	2001      	movs	r0, #1
  402022:	fa00 f202 	lsl.w	r2, r0, r2
  402026:	3360      	adds	r3, #96	; 0x60
  402028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40202c:	bf00      	nop
  40202e:	370c      	adds	r7, #12
  402030:	46bd      	mov	sp, r7
  402032:	f85d 7b04 	ldr.w	r7, [sp], #4
  402036:	4770      	bx	lr
  402038:	e000e100 	.word	0xe000e100

0040203c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40203c:	b480      	push	{r7}
  40203e:	b083      	sub	sp, #12
  402040:	af00      	add	r7, sp, #0
  402042:	4603      	mov	r3, r0
  402044:	6039      	str	r1, [r7, #0]
  402046:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402048:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40204c:	2b00      	cmp	r3, #0
  40204e:	da0b      	bge.n	402068 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402050:	490d      	ldr	r1, [pc, #52]	; (402088 <NVIC_SetPriority+0x4c>)
  402052:	79fb      	ldrb	r3, [r7, #7]
  402054:	f003 030f 	and.w	r3, r3, #15
  402058:	3b04      	subs	r3, #4
  40205a:	683a      	ldr	r2, [r7, #0]
  40205c:	b2d2      	uxtb	r2, r2
  40205e:	0152      	lsls	r2, r2, #5
  402060:	b2d2      	uxtb	r2, r2
  402062:	440b      	add	r3, r1
  402064:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  402066:	e009      	b.n	40207c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402068:	4908      	ldr	r1, [pc, #32]	; (40208c <NVIC_SetPriority+0x50>)
  40206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40206e:	683a      	ldr	r2, [r7, #0]
  402070:	b2d2      	uxtb	r2, r2
  402072:	0152      	lsls	r2, r2, #5
  402074:	b2d2      	uxtb	r2, r2
  402076:	440b      	add	r3, r1
  402078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40207c:	bf00      	nop
  40207e:	370c      	adds	r7, #12
  402080:	46bd      	mov	sp, r7
  402082:	f85d 7b04 	ldr.w	r7, [sp], #4
  402086:	4770      	bx	lr
  402088:	e000ed00 	.word	0xe000ed00
  40208c:	e000e100 	.word	0xe000e100

00402090 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402090:	b480      	push	{r7}
  402092:	b083      	sub	sp, #12
  402094:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402096:	f3ef 8310 	mrs	r3, PRIMASK
  40209a:	607b      	str	r3, [r7, #4]
  return(result);
  40209c:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40209e:	2b00      	cmp	r3, #0
  4020a0:	bf0c      	ite	eq
  4020a2:	2301      	moveq	r3, #1
  4020a4:	2300      	movne	r3, #0
  4020a6:	b2db      	uxtb	r3, r3
  4020a8:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4020aa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4020ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4020b0:	4b04      	ldr	r3, [pc, #16]	; (4020c4 <cpu_irq_save+0x34>)
  4020b2:	2200      	movs	r2, #0
  4020b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4020b6:	683b      	ldr	r3, [r7, #0]
}
  4020b8:	4618      	mov	r0, r3
  4020ba:	370c      	adds	r7, #12
  4020bc:	46bd      	mov	sp, r7
  4020be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020c2:	4770      	bx	lr
  4020c4:	2040000c 	.word	0x2040000c

004020c8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4020c8:	b480      	push	{r7}
  4020ca:	b083      	sub	sp, #12
  4020cc:	af00      	add	r7, sp, #0
  4020ce:	6078      	str	r0, [r7, #4]
	return (flags);
  4020d0:	687b      	ldr	r3, [r7, #4]
  4020d2:	2b00      	cmp	r3, #0
  4020d4:	bf14      	ite	ne
  4020d6:	2301      	movne	r3, #1
  4020d8:	2300      	moveq	r3, #0
  4020da:	b2db      	uxtb	r3, r3
}
  4020dc:	4618      	mov	r0, r3
  4020de:	370c      	adds	r7, #12
  4020e0:	46bd      	mov	sp, r7
  4020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020e6:	4770      	bx	lr

004020e8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4020e8:	b580      	push	{r7, lr}
  4020ea:	b082      	sub	sp, #8
  4020ec:	af00      	add	r7, sp, #0
  4020ee:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4020f0:	6878      	ldr	r0, [r7, #4]
  4020f2:	4b07      	ldr	r3, [pc, #28]	; (402110 <cpu_irq_restore+0x28>)
  4020f4:	4798      	blx	r3
  4020f6:	4603      	mov	r3, r0
  4020f8:	2b00      	cmp	r3, #0
  4020fa:	d005      	beq.n	402108 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4020fc:	4b05      	ldr	r3, [pc, #20]	; (402114 <cpu_irq_restore+0x2c>)
  4020fe:	2201      	movs	r2, #1
  402100:	701a      	strb	r2, [r3, #0]
  402102:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  402106:	b662      	cpsie	i
}
  402108:	bf00      	nop
  40210a:	3708      	adds	r7, #8
  40210c:	46bd      	mov	sp, r7
  40210e:	bd80      	pop	{r7, pc}
  402110:	004020c9 	.word	0x004020c9
  402114:	2040000c 	.word	0x2040000c

00402118 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402118:	b480      	push	{r7}
  40211a:	b083      	sub	sp, #12
  40211c:	af00      	add	r7, sp, #0
  40211e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402120:	687b      	ldr	r3, [r7, #4]
  402122:	2b07      	cmp	r3, #7
  402124:	d825      	bhi.n	402172 <osc_get_rate+0x5a>
  402126:	a201      	add	r2, pc, #4	; (adr r2, 40212c <osc_get_rate+0x14>)
  402128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40212c:	0040214d 	.word	0x0040214d
  402130:	00402153 	.word	0x00402153
  402134:	00402159 	.word	0x00402159
  402138:	0040215f 	.word	0x0040215f
  40213c:	00402163 	.word	0x00402163
  402140:	00402167 	.word	0x00402167
  402144:	0040216b 	.word	0x0040216b
  402148:	0040216f 	.word	0x0040216f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40214c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402150:	e010      	b.n	402174 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402152:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402156:	e00d      	b.n	402174 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402158:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40215c:	e00a      	b.n	402174 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40215e:	4b08      	ldr	r3, [pc, #32]	; (402180 <osc_get_rate+0x68>)
  402160:	e008      	b.n	402174 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402162:	4b08      	ldr	r3, [pc, #32]	; (402184 <osc_get_rate+0x6c>)
  402164:	e006      	b.n	402174 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402166:	4b08      	ldr	r3, [pc, #32]	; (402188 <osc_get_rate+0x70>)
  402168:	e004      	b.n	402174 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40216a:	4b07      	ldr	r3, [pc, #28]	; (402188 <osc_get_rate+0x70>)
  40216c:	e002      	b.n	402174 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40216e:	4b06      	ldr	r3, [pc, #24]	; (402188 <osc_get_rate+0x70>)
  402170:	e000      	b.n	402174 <osc_get_rate+0x5c>
	}

	return 0;
  402172:	2300      	movs	r3, #0
}
  402174:	4618      	mov	r0, r3
  402176:	370c      	adds	r7, #12
  402178:	46bd      	mov	sp, r7
  40217a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40217e:	4770      	bx	lr
  402180:	003d0900 	.word	0x003d0900
  402184:	007a1200 	.word	0x007a1200
  402188:	00b71b00 	.word	0x00b71b00

0040218c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40218c:	b580      	push	{r7, lr}
  40218e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402190:	2006      	movs	r0, #6
  402192:	4b05      	ldr	r3, [pc, #20]	; (4021a8 <sysclk_get_main_hz+0x1c>)
  402194:	4798      	blx	r3
  402196:	4602      	mov	r2, r0
  402198:	4613      	mov	r3, r2
  40219a:	009b      	lsls	r3, r3, #2
  40219c:	4413      	add	r3, r2
  40219e:	009a      	lsls	r2, r3, #2
  4021a0:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4021a2:	4618      	mov	r0, r3
  4021a4:	bd80      	pop	{r7, pc}
  4021a6:	bf00      	nop
  4021a8:	00402119 	.word	0x00402119

004021ac <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4021ac:	b580      	push	{r7, lr}
  4021ae:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4021b0:	4b02      	ldr	r3, [pc, #8]	; (4021bc <sysclk_get_cpu_hz+0x10>)
  4021b2:	4798      	blx	r3
  4021b4:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4021b6:	4618      	mov	r0, r3
  4021b8:	bd80      	pop	{r7, pc}
  4021ba:	bf00      	nop
  4021bc:	0040218d 	.word	0x0040218d

004021c0 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4021c0:	b580      	push	{r7, lr}
  4021c2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4021c4:	4b02      	ldr	r3, [pc, #8]	; (4021d0 <sysclk_get_peripheral_hz+0x10>)
  4021c6:	4798      	blx	r3
  4021c8:	4603      	mov	r3, r0
  4021ca:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4021cc:	4618      	mov	r0, r3
  4021ce:	bd80      	pop	{r7, pc}
  4021d0:	0040218d 	.word	0x0040218d

004021d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4021d4:	b580      	push	{r7, lr}
  4021d6:	b082      	sub	sp, #8
  4021d8:	af00      	add	r7, sp, #0
  4021da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4021dc:	6878      	ldr	r0, [r7, #4]
  4021de:	4b03      	ldr	r3, [pc, #12]	; (4021ec <sysclk_enable_peripheral_clock+0x18>)
  4021e0:	4798      	blx	r3
}
  4021e2:	bf00      	nop
  4021e4:	3708      	adds	r7, #8
  4021e6:	46bd      	mov	sp, r7
  4021e8:	bd80      	pop	{r7, pc}
  4021ea:	bf00      	nop
  4021ec:	00400dbd 	.word	0x00400dbd

004021f0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4021f0:	b480      	push	{r7}
  4021f2:	b08b      	sub	sp, #44	; 0x2c
  4021f4:	af00      	add	r7, sp, #0
  4021f6:	6078      	str	r0, [r7, #4]
  4021f8:	460b      	mov	r3, r1
  4021fa:	70fb      	strb	r3, [r7, #3]
  4021fc:	687b      	ldr	r3, [r7, #4]
  4021fe:	627b      	str	r3, [r7, #36]	; 0x24
  402200:	78fb      	ldrb	r3, [r7, #3]
  402202:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402208:	61fb      	str	r3, [r7, #28]
  40220a:	69fb      	ldr	r3, [r7, #28]
  40220c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40220e:	69bb      	ldr	r3, [r7, #24]
  402210:	095b      	lsrs	r3, r3, #5
  402212:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402214:	697a      	ldr	r2, [r7, #20]
  402216:	4b10      	ldr	r3, [pc, #64]	; (402258 <ioport_set_pin_level+0x68>)
  402218:	4413      	add	r3, r2
  40221a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40221c:	613b      	str	r3, [r7, #16]

	if (level) {
  40221e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402222:	2b00      	cmp	r3, #0
  402224:	d009      	beq.n	40223a <ioport_set_pin_level+0x4a>
  402226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402228:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40222a:	68fb      	ldr	r3, [r7, #12]
  40222c:	f003 031f 	and.w	r3, r3, #31
  402230:	2201      	movs	r2, #1
  402232:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402234:	693b      	ldr	r3, [r7, #16]
  402236:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402238:	e008      	b.n	40224c <ioport_set_pin_level+0x5c>
  40223a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40223c:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40223e:	68bb      	ldr	r3, [r7, #8]
  402240:	f003 031f 	and.w	r3, r3, #31
  402244:	2201      	movs	r2, #1
  402246:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402248:	693b      	ldr	r3, [r7, #16]
  40224a:	635a      	str	r2, [r3, #52]	; 0x34
  40224c:	bf00      	nop
  40224e:	372c      	adds	r7, #44	; 0x2c
  402250:	46bd      	mov	sp, r7
  402252:	f85d 7b04 	ldr.w	r7, [sp], #4
  402256:	4770      	bx	lr
  402258:	00200707 	.word	0x00200707

0040225c <sleepmgr_sleep>:
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}


static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
  40225c:	b580      	push	{r7, lr}
  40225e:	b082      	sub	sp, #8
  402260:	af00      	add	r7, sp, #0
  402262:	4603      	mov	r3, r0
  402264:	71fb      	strb	r3, [r7, #7]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402266:	b672      	cpsid	i
  402268:	f3bf 8f5f 	dmb	sy
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	cpu_irq_disable();
  40226c:	4b05      	ldr	r3, [pc, #20]	; (402284 <sleepmgr_sleep+0x28>)
  40226e:	2200      	movs	r2, #0
  402270:	701a      	strb	r2, [r3, #0]

	// Atomically enable the global interrupts and enter the sleep mode.
	pmc_sleep(sleep_mode);
  402272:	79fb      	ldrb	r3, [r7, #7]
  402274:	4618      	mov	r0, r3
  402276:	4b04      	ldr	r3, [pc, #16]	; (402288 <sleepmgr_sleep+0x2c>)
  402278:	4798      	blx	r3
#else
	UNUSED(sleep_mode);
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
  40227a:	bf00      	nop
  40227c:	3708      	adds	r7, #8
  40227e:	46bd      	mov	sp, r7
  402280:	bd80      	pop	{r7, pc}
  402282:	bf00      	nop
  402284:	2040000c 	.word	0x2040000c
  402288:	00400f1d 	.word	0x00400f1d

0040228c <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
  40228c:	b480      	push	{r7}
  40228e:	b083      	sub	sp, #12
  402290:	af00      	add	r7, sp, #0
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
  402292:	2300      	movs	r3, #0
  402294:	71fb      	strb	r3, [r7, #7]
  402296:	e006      	b.n	4022a6 <sleepmgr_init+0x1a>
		sleepmgr_locks[i] = 0;
  402298:	79fb      	ldrb	r3, [r7, #7]
  40229a:	4a09      	ldr	r2, [pc, #36]	; (4022c0 <sleepmgr_init+0x34>)
  40229c:	2100      	movs	r1, #0
  40229e:	54d1      	strb	r1, [r2, r3]
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
  4022a0:	79fb      	ldrb	r3, [r7, #7]
  4022a2:	3301      	adds	r3, #1
  4022a4:	71fb      	strb	r3, [r7, #7]
  4022a6:	79fb      	ldrb	r3, [r7, #7]
  4022a8:	2b04      	cmp	r3, #4
  4022aa:	d9f5      	bls.n	402298 <sleepmgr_init+0xc>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
  4022ac:	4b04      	ldr	r3, [pc, #16]	; (4022c0 <sleepmgr_init+0x34>)
  4022ae:	2201      	movs	r2, #1
  4022b0:	715a      	strb	r2, [r3, #5]
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4022b2:	bf00      	nop
  4022b4:	370c      	adds	r7, #12
  4022b6:	46bd      	mov	sp, r7
  4022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022bc:	4770      	bx	lr
  4022be:	bf00      	nop
  4022c0:	2040092c 	.word	0x2040092c

004022c4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  4022c4:	b580      	push	{r7, lr}
  4022c6:	b084      	sub	sp, #16
  4022c8:	af00      	add	r7, sp, #0
  4022ca:	4603      	mov	r3, r0
  4022cc:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4022ce:	79fb      	ldrb	r3, [r7, #7]
  4022d0:	4a0a      	ldr	r2, [pc, #40]	; (4022fc <sleepmgr_lock_mode+0x38>)
  4022d2:	5cd3      	ldrb	r3, [r2, r3]
  4022d4:	2bff      	cmp	r3, #255	; 0xff
  4022d6:	d100      	bne.n	4022da <sleepmgr_lock_mode+0x16>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
  4022d8:	e7fe      	b.n	4022d8 <sleepmgr_lock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  4022da:	4b09      	ldr	r3, [pc, #36]	; (402300 <sleepmgr_lock_mode+0x3c>)
  4022dc:	4798      	blx	r3
  4022de:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  4022e0:	79fb      	ldrb	r3, [r7, #7]
  4022e2:	4a06      	ldr	r2, [pc, #24]	; (4022fc <sleepmgr_lock_mode+0x38>)
  4022e4:	5cd2      	ldrb	r2, [r2, r3]
  4022e6:	3201      	adds	r2, #1
  4022e8:	b2d1      	uxtb	r1, r2
  4022ea:	4a04      	ldr	r2, [pc, #16]	; (4022fc <sleepmgr_lock_mode+0x38>)
  4022ec:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  4022ee:	68f8      	ldr	r0, [r7, #12]
  4022f0:	4b04      	ldr	r3, [pc, #16]	; (402304 <sleepmgr_lock_mode+0x40>)
  4022f2:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4022f4:	bf00      	nop
  4022f6:	3710      	adds	r7, #16
  4022f8:	46bd      	mov	sp, r7
  4022fa:	bd80      	pop	{r7, pc}
  4022fc:	2040092c 	.word	0x2040092c
  402300:	00402091 	.word	0x00402091
  402304:	004020e9 	.word	0x004020e9

00402308 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
  402308:	b580      	push	{r7, lr}
  40230a:	b084      	sub	sp, #16
  40230c:	af00      	add	r7, sp, #0
  40230e:	4603      	mov	r3, r0
  402310:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
  402312:	79fb      	ldrb	r3, [r7, #7]
  402314:	4a0a      	ldr	r2, [pc, #40]	; (402340 <sleepmgr_unlock_mode+0x38>)
  402316:	5cd3      	ldrb	r3, [r2, r3]
  402318:	2b00      	cmp	r3, #0
  40231a:	d100      	bne.n	40231e <sleepmgr_unlock_mode+0x16>
		while (true) {
			// Warning: minimum value of sleepmgr_locks buffer is no less than 0.
			// Check APP.
		}
  40231c:	e7fe      	b.n	40231c <sleepmgr_unlock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  40231e:	4b09      	ldr	r3, [pc, #36]	; (402344 <sleepmgr_unlock_mode+0x3c>)
  402320:	4798      	blx	r3
  402322:	60f8      	str	r0, [r7, #12]

	--sleepmgr_locks[mode];
  402324:	79fb      	ldrb	r3, [r7, #7]
  402326:	4a06      	ldr	r2, [pc, #24]	; (402340 <sleepmgr_unlock_mode+0x38>)
  402328:	5cd2      	ldrb	r2, [r2, r3]
  40232a:	3a01      	subs	r2, #1
  40232c:	b2d1      	uxtb	r1, r2
  40232e:	4a04      	ldr	r2, [pc, #16]	; (402340 <sleepmgr_unlock_mode+0x38>)
  402330:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  402332:	68f8      	ldr	r0, [r7, #12]
  402334:	4b04      	ldr	r3, [pc, #16]	; (402348 <sleepmgr_unlock_mode+0x40>)
  402336:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  402338:	bf00      	nop
  40233a:	3710      	adds	r7, #16
  40233c:	46bd      	mov	sp, r7
  40233e:	bd80      	pop	{r7, pc}
  402340:	2040092c 	.word	0x2040092c
  402344:	00402091 	.word	0x00402091
  402348:	004020e9 	.word	0x004020e9

0040234c <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
  40234c:	b480      	push	{r7}
  40234e:	b083      	sub	sp, #12
  402350:	af00      	add	r7, sp, #0
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
  402352:	2300      	movs	r3, #0
  402354:	71fb      	strb	r3, [r7, #7]

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
  402356:	4b0a      	ldr	r3, [pc, #40]	; (402380 <sleepmgr_get_sleep_mode+0x34>)
  402358:	603b      	str	r3, [r7, #0]

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
  40235a:	e005      	b.n	402368 <sleepmgr_get_sleep_mode+0x1c>
		lock_ptr++;
  40235c:	683b      	ldr	r3, [r7, #0]
  40235e:	3301      	adds	r3, #1
  402360:	603b      	str	r3, [r7, #0]
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
  402362:	79fb      	ldrb	r3, [r7, #7]
  402364:	3301      	adds	r3, #1
  402366:	71fb      	strb	r3, [r7, #7]

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
  402368:	683b      	ldr	r3, [r7, #0]
  40236a:	781b      	ldrb	r3, [r3, #0]
  40236c:	2b00      	cmp	r3, #0
  40236e:	d0f5      	beq.n	40235c <sleepmgr_get_sleep_mode+0x10>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
  402370:	79fb      	ldrb	r3, [r7, #7]
}
  402372:	4618      	mov	r0, r3
  402374:	370c      	adds	r7, #12
  402376:	46bd      	mov	sp, r7
  402378:	f85d 7b04 	ldr.w	r7, [sp], #4
  40237c:	4770      	bx	lr
  40237e:	bf00      	nop
  402380:	2040092c 	.word	0x2040092c

00402384 <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
  402384:	b580      	push	{r7, lr}
  402386:	b082      	sub	sp, #8
  402388:	af00      	add	r7, sp, #0
  40238a:	b672      	cpsid	i
  40238c:	f3bf 8f5f 	dmb	sy
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
  402390:	4b0b      	ldr	r3, [pc, #44]	; (4023c0 <sleepmgr_enter_sleep+0x3c>)
  402392:	2200      	movs	r2, #0
  402394:	701a      	strb	r2, [r3, #0]

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
  402396:	4b0b      	ldr	r3, [pc, #44]	; (4023c4 <sleepmgr_enter_sleep+0x40>)
  402398:	4798      	blx	r3
  40239a:	4603      	mov	r3, r0
  40239c:	71fb      	strb	r3, [r7, #7]
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
  40239e:	79fb      	ldrb	r3, [r7, #7]
  4023a0:	2b00      	cmp	r3, #0
  4023a2:	d106      	bne.n	4023b2 <sleepmgr_enter_sleep+0x2e>
		cpu_irq_enable();
  4023a4:	4b06      	ldr	r3, [pc, #24]	; (4023c0 <sleepmgr_enter_sleep+0x3c>)
  4023a6:	2201      	movs	r2, #1
  4023a8:	701a      	strb	r2, [r3, #0]
  4023aa:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4023ae:	b662      	cpsie	i
		return;
  4023b0:	e003      	b.n	4023ba <sleepmgr_enter_sleep+0x36>
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
  4023b2:	79fb      	ldrb	r3, [r7, #7]
  4023b4:	4618      	mov	r0, r3
  4023b6:	4b04      	ldr	r3, [pc, #16]	; (4023c8 <sleepmgr_enter_sleep+0x44>)
  4023b8:	4798      	blx	r3
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4023ba:	3708      	adds	r7, #8
  4023bc:	46bd      	mov	sp, r7
  4023be:	bd80      	pop	{r7, pc}
  4023c0:	2040000c 	.word	0x2040000c
  4023c4:	0040234d 	.word	0x0040234d
  4023c8:	0040225d 	.word	0x0040225d

004023cc <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4023cc:	b580      	push	{r7, lr}
  4023ce:	b08c      	sub	sp, #48	; 0x30
  4023d0:	af00      	add	r7, sp, #0
  4023d2:	6078      	str	r0, [r7, #4]
  4023d4:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4023d6:	4b49      	ldr	r3, [pc, #292]	; (4024fc <usart_serial_init+0x130>)
  4023d8:	4798      	blx	r3
  4023da:	4603      	mov	r3, r0
  4023dc:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4023de:	683b      	ldr	r3, [r7, #0]
  4023e0:	681b      	ldr	r3, [r3, #0]
  4023e2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4023e4:	683b      	ldr	r3, [r7, #0]
  4023e6:	689b      	ldr	r3, [r3, #8]
  4023e8:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4023ea:	683b      	ldr	r3, [r7, #0]
  4023ec:	681b      	ldr	r3, [r3, #0]
  4023ee:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4023f0:	683b      	ldr	r3, [r7, #0]
  4023f2:	685b      	ldr	r3, [r3, #4]
  4023f4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4023f6:	683b      	ldr	r3, [r7, #0]
  4023f8:	689b      	ldr	r3, [r3, #8]
  4023fa:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4023fc:	683b      	ldr	r3, [r7, #0]
  4023fe:	68db      	ldr	r3, [r3, #12]
  402400:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402402:	2300      	movs	r3, #0
  402404:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402406:	687b      	ldr	r3, [r7, #4]
  402408:	4a3d      	ldr	r2, [pc, #244]	; (402500 <usart_serial_init+0x134>)
  40240a:	4293      	cmp	r3, r2
  40240c:	d108      	bne.n	402420 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40240e:	2007      	movs	r0, #7
  402410:	4b3c      	ldr	r3, [pc, #240]	; (402504 <usart_serial_init+0x138>)
  402412:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402414:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402418:	4619      	mov	r1, r3
  40241a:	6878      	ldr	r0, [r7, #4]
  40241c:	4b3a      	ldr	r3, [pc, #232]	; (402508 <usart_serial_init+0x13c>)
  40241e:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402420:	687b      	ldr	r3, [r7, #4]
  402422:	4a3a      	ldr	r2, [pc, #232]	; (40250c <usart_serial_init+0x140>)
  402424:	4293      	cmp	r3, r2
  402426:	d108      	bne.n	40243a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  402428:	2008      	movs	r0, #8
  40242a:	4b36      	ldr	r3, [pc, #216]	; (402504 <usart_serial_init+0x138>)
  40242c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40242e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402432:	4619      	mov	r1, r3
  402434:	6878      	ldr	r0, [r7, #4]
  402436:	4b34      	ldr	r3, [pc, #208]	; (402508 <usart_serial_init+0x13c>)
  402438:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40243a:	687b      	ldr	r3, [r7, #4]
  40243c:	4a34      	ldr	r2, [pc, #208]	; (402510 <usart_serial_init+0x144>)
  40243e:	4293      	cmp	r3, r2
  402440:	d108      	bne.n	402454 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  402442:	202c      	movs	r0, #44	; 0x2c
  402444:	4b2f      	ldr	r3, [pc, #188]	; (402504 <usart_serial_init+0x138>)
  402446:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402448:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40244c:	4619      	mov	r1, r3
  40244e:	6878      	ldr	r0, [r7, #4]
  402450:	4b2d      	ldr	r3, [pc, #180]	; (402508 <usart_serial_init+0x13c>)
  402452:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402454:	687b      	ldr	r3, [r7, #4]
  402456:	4a2f      	ldr	r2, [pc, #188]	; (402514 <usart_serial_init+0x148>)
  402458:	4293      	cmp	r3, r2
  40245a:	d108      	bne.n	40246e <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  40245c:	202d      	movs	r0, #45	; 0x2d
  40245e:	4b29      	ldr	r3, [pc, #164]	; (402504 <usart_serial_init+0x138>)
  402460:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402462:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402466:	4619      	mov	r1, r3
  402468:	6878      	ldr	r0, [r7, #4]
  40246a:	4b27      	ldr	r3, [pc, #156]	; (402508 <usart_serial_init+0x13c>)
  40246c:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40246e:	687b      	ldr	r3, [r7, #4]
  402470:	4a29      	ldr	r2, [pc, #164]	; (402518 <usart_serial_init+0x14c>)
  402472:	4293      	cmp	r3, r2
  402474:	d111      	bne.n	40249a <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  402476:	200d      	movs	r0, #13
  402478:	4b22      	ldr	r3, [pc, #136]	; (402504 <usart_serial_init+0x138>)
  40247a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40247c:	4b1f      	ldr	r3, [pc, #124]	; (4024fc <usart_serial_init+0x130>)
  40247e:	4798      	blx	r3
  402480:	4602      	mov	r2, r0
  402482:	f107 030c 	add.w	r3, r7, #12
  402486:	4619      	mov	r1, r3
  402488:	6878      	ldr	r0, [r7, #4]
  40248a:	4b24      	ldr	r3, [pc, #144]	; (40251c <usart_serial_init+0x150>)
  40248c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40248e:	6878      	ldr	r0, [r7, #4]
  402490:	4b23      	ldr	r3, [pc, #140]	; (402520 <usart_serial_init+0x154>)
  402492:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402494:	6878      	ldr	r0, [r7, #4]
  402496:	4b23      	ldr	r3, [pc, #140]	; (402524 <usart_serial_init+0x158>)
  402498:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40249a:	687b      	ldr	r3, [r7, #4]
  40249c:	4a22      	ldr	r2, [pc, #136]	; (402528 <usart_serial_init+0x15c>)
  40249e:	4293      	cmp	r3, r2
  4024a0:	d111      	bne.n	4024c6 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4024a2:	200e      	movs	r0, #14
  4024a4:	4b17      	ldr	r3, [pc, #92]	; (402504 <usart_serial_init+0x138>)
  4024a6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4024a8:	4b14      	ldr	r3, [pc, #80]	; (4024fc <usart_serial_init+0x130>)
  4024aa:	4798      	blx	r3
  4024ac:	4602      	mov	r2, r0
  4024ae:	f107 030c 	add.w	r3, r7, #12
  4024b2:	4619      	mov	r1, r3
  4024b4:	6878      	ldr	r0, [r7, #4]
  4024b6:	4b19      	ldr	r3, [pc, #100]	; (40251c <usart_serial_init+0x150>)
  4024b8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4024ba:	6878      	ldr	r0, [r7, #4]
  4024bc:	4b18      	ldr	r3, [pc, #96]	; (402520 <usart_serial_init+0x154>)
  4024be:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4024c0:	6878      	ldr	r0, [r7, #4]
  4024c2:	4b18      	ldr	r3, [pc, #96]	; (402524 <usart_serial_init+0x158>)
  4024c4:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4024c6:	687b      	ldr	r3, [r7, #4]
  4024c8:	4a18      	ldr	r2, [pc, #96]	; (40252c <usart_serial_init+0x160>)
  4024ca:	4293      	cmp	r3, r2
  4024cc:	d111      	bne.n	4024f2 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  4024ce:	200f      	movs	r0, #15
  4024d0:	4b0c      	ldr	r3, [pc, #48]	; (402504 <usart_serial_init+0x138>)
  4024d2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4024d4:	4b09      	ldr	r3, [pc, #36]	; (4024fc <usart_serial_init+0x130>)
  4024d6:	4798      	blx	r3
  4024d8:	4602      	mov	r2, r0
  4024da:	f107 030c 	add.w	r3, r7, #12
  4024de:	4619      	mov	r1, r3
  4024e0:	6878      	ldr	r0, [r7, #4]
  4024e2:	4b0e      	ldr	r3, [pc, #56]	; (40251c <usart_serial_init+0x150>)
  4024e4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4024e6:	6878      	ldr	r0, [r7, #4]
  4024e8:	4b0d      	ldr	r3, [pc, #52]	; (402520 <usart_serial_init+0x154>)
  4024ea:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4024ec:	6878      	ldr	r0, [r7, #4]
  4024ee:	4b0d      	ldr	r3, [pc, #52]	; (402524 <usart_serial_init+0x158>)
  4024f0:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  4024f2:	bf00      	nop
  4024f4:	3730      	adds	r7, #48	; 0x30
  4024f6:	46bd      	mov	sp, r7
  4024f8:	bd80      	pop	{r7, pc}
  4024fa:	bf00      	nop
  4024fc:	004021c1 	.word	0x004021c1
  402500:	400e0800 	.word	0x400e0800
  402504:	004021d5 	.word	0x004021d5
  402508:	00401861 	.word	0x00401861
  40250c:	400e0a00 	.word	0x400e0a00
  402510:	400e1a00 	.word	0x400e1a00
  402514:	400e1c00 	.word	0x400e1c00
  402518:	40024000 	.word	0x40024000
  40251c:	004019fd 	.word	0x004019fd
  402520:	00401a81 	.word	0x00401a81
  402524:	00401ab9 	.word	0x00401ab9
  402528:	40028000 	.word	0x40028000
  40252c:	4002c000 	.word	0x4002c000

00402530 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402530:	b580      	push	{r7, lr}
  402532:	b082      	sub	sp, #8
  402534:	af00      	add	r7, sp, #0
  402536:	6078      	str	r0, [r7, #4]
  402538:	460b      	mov	r3, r1
  40253a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40253c:	687b      	ldr	r3, [r7, #4]
  40253e:	4a36      	ldr	r2, [pc, #216]	; (402618 <usart_serial_putchar+0xe8>)
  402540:	4293      	cmp	r3, r2
  402542:	d10a      	bne.n	40255a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  402544:	bf00      	nop
  402546:	78fb      	ldrb	r3, [r7, #3]
  402548:	4619      	mov	r1, r3
  40254a:	6878      	ldr	r0, [r7, #4]
  40254c:	4b33      	ldr	r3, [pc, #204]	; (40261c <usart_serial_putchar+0xec>)
  40254e:	4798      	blx	r3
  402550:	4603      	mov	r3, r0
  402552:	2b00      	cmp	r3, #0
  402554:	d1f7      	bne.n	402546 <usart_serial_putchar+0x16>
		return 1;
  402556:	2301      	movs	r3, #1
  402558:	e05a      	b.n	402610 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40255a:	687b      	ldr	r3, [r7, #4]
  40255c:	4a30      	ldr	r2, [pc, #192]	; (402620 <usart_serial_putchar+0xf0>)
  40255e:	4293      	cmp	r3, r2
  402560:	d10a      	bne.n	402578 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  402562:	bf00      	nop
  402564:	78fb      	ldrb	r3, [r7, #3]
  402566:	4619      	mov	r1, r3
  402568:	6878      	ldr	r0, [r7, #4]
  40256a:	4b2c      	ldr	r3, [pc, #176]	; (40261c <usart_serial_putchar+0xec>)
  40256c:	4798      	blx	r3
  40256e:	4603      	mov	r3, r0
  402570:	2b00      	cmp	r3, #0
  402572:	d1f7      	bne.n	402564 <usart_serial_putchar+0x34>
		return 1;
  402574:	2301      	movs	r3, #1
  402576:	e04b      	b.n	402610 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402578:	687b      	ldr	r3, [r7, #4]
  40257a:	4a2a      	ldr	r2, [pc, #168]	; (402624 <usart_serial_putchar+0xf4>)
  40257c:	4293      	cmp	r3, r2
  40257e:	d10a      	bne.n	402596 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  402580:	bf00      	nop
  402582:	78fb      	ldrb	r3, [r7, #3]
  402584:	4619      	mov	r1, r3
  402586:	6878      	ldr	r0, [r7, #4]
  402588:	4b24      	ldr	r3, [pc, #144]	; (40261c <usart_serial_putchar+0xec>)
  40258a:	4798      	blx	r3
  40258c:	4603      	mov	r3, r0
  40258e:	2b00      	cmp	r3, #0
  402590:	d1f7      	bne.n	402582 <usart_serial_putchar+0x52>
		return 1;
  402592:	2301      	movs	r3, #1
  402594:	e03c      	b.n	402610 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402596:	687b      	ldr	r3, [r7, #4]
  402598:	4a23      	ldr	r2, [pc, #140]	; (402628 <usart_serial_putchar+0xf8>)
  40259a:	4293      	cmp	r3, r2
  40259c:	d10a      	bne.n	4025b4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  40259e:	bf00      	nop
  4025a0:	78fb      	ldrb	r3, [r7, #3]
  4025a2:	4619      	mov	r1, r3
  4025a4:	6878      	ldr	r0, [r7, #4]
  4025a6:	4b1d      	ldr	r3, [pc, #116]	; (40261c <usart_serial_putchar+0xec>)
  4025a8:	4798      	blx	r3
  4025aa:	4603      	mov	r3, r0
  4025ac:	2b00      	cmp	r3, #0
  4025ae:	d1f7      	bne.n	4025a0 <usart_serial_putchar+0x70>
		return 1;
  4025b0:	2301      	movs	r3, #1
  4025b2:	e02d      	b.n	402610 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4025b4:	687b      	ldr	r3, [r7, #4]
  4025b6:	4a1d      	ldr	r2, [pc, #116]	; (40262c <usart_serial_putchar+0xfc>)
  4025b8:	4293      	cmp	r3, r2
  4025ba:	d10a      	bne.n	4025d2 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4025bc:	bf00      	nop
  4025be:	78fb      	ldrb	r3, [r7, #3]
  4025c0:	4619      	mov	r1, r3
  4025c2:	6878      	ldr	r0, [r7, #4]
  4025c4:	4b1a      	ldr	r3, [pc, #104]	; (402630 <usart_serial_putchar+0x100>)
  4025c6:	4798      	blx	r3
  4025c8:	4603      	mov	r3, r0
  4025ca:	2b00      	cmp	r3, #0
  4025cc:	d1f7      	bne.n	4025be <usart_serial_putchar+0x8e>
		return 1;
  4025ce:	2301      	movs	r3, #1
  4025d0:	e01e      	b.n	402610 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4025d2:	687b      	ldr	r3, [r7, #4]
  4025d4:	4a17      	ldr	r2, [pc, #92]	; (402634 <usart_serial_putchar+0x104>)
  4025d6:	4293      	cmp	r3, r2
  4025d8:	d10a      	bne.n	4025f0 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  4025da:	bf00      	nop
  4025dc:	78fb      	ldrb	r3, [r7, #3]
  4025de:	4619      	mov	r1, r3
  4025e0:	6878      	ldr	r0, [r7, #4]
  4025e2:	4b13      	ldr	r3, [pc, #76]	; (402630 <usart_serial_putchar+0x100>)
  4025e4:	4798      	blx	r3
  4025e6:	4603      	mov	r3, r0
  4025e8:	2b00      	cmp	r3, #0
  4025ea:	d1f7      	bne.n	4025dc <usart_serial_putchar+0xac>
		return 1;
  4025ec:	2301      	movs	r3, #1
  4025ee:	e00f      	b.n	402610 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4025f0:	687b      	ldr	r3, [r7, #4]
  4025f2:	4a11      	ldr	r2, [pc, #68]	; (402638 <usart_serial_putchar+0x108>)
  4025f4:	4293      	cmp	r3, r2
  4025f6:	d10a      	bne.n	40260e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  4025f8:	bf00      	nop
  4025fa:	78fb      	ldrb	r3, [r7, #3]
  4025fc:	4619      	mov	r1, r3
  4025fe:	6878      	ldr	r0, [r7, #4]
  402600:	4b0b      	ldr	r3, [pc, #44]	; (402630 <usart_serial_putchar+0x100>)
  402602:	4798      	blx	r3
  402604:	4603      	mov	r3, r0
  402606:	2b00      	cmp	r3, #0
  402608:	d1f7      	bne.n	4025fa <usart_serial_putchar+0xca>
		return 1;
  40260a:	2301      	movs	r3, #1
  40260c:	e000      	b.n	402610 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40260e:	2300      	movs	r3, #0
}
  402610:	4618      	mov	r0, r3
  402612:	3708      	adds	r7, #8
  402614:	46bd      	mov	sp, r7
  402616:	bd80      	pop	{r7, pc}
  402618:	400e0800 	.word	0x400e0800
  40261c:	004018b9 	.word	0x004018b9
  402620:	400e0a00 	.word	0x400e0a00
  402624:	400e1a00 	.word	0x400e1a00
  402628:	400e1c00 	.word	0x400e1c00
  40262c:	40024000 	.word	0x40024000
  402630:	00401b29 	.word	0x00401b29
  402634:	40028000 	.word	0x40028000
  402638:	4002c000 	.word	0x4002c000

0040263c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40263c:	b580      	push	{r7, lr}
  40263e:	b084      	sub	sp, #16
  402640:	af00      	add	r7, sp, #0
  402642:	6078      	str	r0, [r7, #4]
  402644:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  402646:	2300      	movs	r3, #0
  402648:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40264a:	687b      	ldr	r3, [r7, #4]
  40264c:	4a34      	ldr	r2, [pc, #208]	; (402720 <usart_serial_getchar+0xe4>)
  40264e:	4293      	cmp	r3, r2
  402650:	d107      	bne.n	402662 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  402652:	bf00      	nop
  402654:	6839      	ldr	r1, [r7, #0]
  402656:	6878      	ldr	r0, [r7, #4]
  402658:	4b32      	ldr	r3, [pc, #200]	; (402724 <usart_serial_getchar+0xe8>)
  40265a:	4798      	blx	r3
  40265c:	4603      	mov	r3, r0
  40265e:	2b00      	cmp	r3, #0
  402660:	d1f8      	bne.n	402654 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402662:	687b      	ldr	r3, [r7, #4]
  402664:	4a30      	ldr	r2, [pc, #192]	; (402728 <usart_serial_getchar+0xec>)
  402666:	4293      	cmp	r3, r2
  402668:	d107      	bne.n	40267a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40266a:	bf00      	nop
  40266c:	6839      	ldr	r1, [r7, #0]
  40266e:	6878      	ldr	r0, [r7, #4]
  402670:	4b2c      	ldr	r3, [pc, #176]	; (402724 <usart_serial_getchar+0xe8>)
  402672:	4798      	blx	r3
  402674:	4603      	mov	r3, r0
  402676:	2b00      	cmp	r3, #0
  402678:	d1f8      	bne.n	40266c <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40267a:	687b      	ldr	r3, [r7, #4]
  40267c:	4a2b      	ldr	r2, [pc, #172]	; (40272c <usart_serial_getchar+0xf0>)
  40267e:	4293      	cmp	r3, r2
  402680:	d107      	bne.n	402692 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  402682:	bf00      	nop
  402684:	6839      	ldr	r1, [r7, #0]
  402686:	6878      	ldr	r0, [r7, #4]
  402688:	4b26      	ldr	r3, [pc, #152]	; (402724 <usart_serial_getchar+0xe8>)
  40268a:	4798      	blx	r3
  40268c:	4603      	mov	r3, r0
  40268e:	2b00      	cmp	r3, #0
  402690:	d1f8      	bne.n	402684 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402692:	687b      	ldr	r3, [r7, #4]
  402694:	4a26      	ldr	r2, [pc, #152]	; (402730 <usart_serial_getchar+0xf4>)
  402696:	4293      	cmp	r3, r2
  402698:	d107      	bne.n	4026aa <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40269a:	bf00      	nop
  40269c:	6839      	ldr	r1, [r7, #0]
  40269e:	6878      	ldr	r0, [r7, #4]
  4026a0:	4b20      	ldr	r3, [pc, #128]	; (402724 <usart_serial_getchar+0xe8>)
  4026a2:	4798      	blx	r3
  4026a4:	4603      	mov	r3, r0
  4026a6:	2b00      	cmp	r3, #0
  4026a8:	d1f8      	bne.n	40269c <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4026aa:	687b      	ldr	r3, [r7, #4]
  4026ac:	4a21      	ldr	r2, [pc, #132]	; (402734 <usart_serial_getchar+0xf8>)
  4026ae:	4293      	cmp	r3, r2
  4026b0:	d10d      	bne.n	4026ce <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4026b2:	bf00      	nop
  4026b4:	f107 030c 	add.w	r3, r7, #12
  4026b8:	4619      	mov	r1, r3
  4026ba:	6878      	ldr	r0, [r7, #4]
  4026bc:	4b1e      	ldr	r3, [pc, #120]	; (402738 <usart_serial_getchar+0xfc>)
  4026be:	4798      	blx	r3
  4026c0:	4603      	mov	r3, r0
  4026c2:	2b00      	cmp	r3, #0
  4026c4:	d1f6      	bne.n	4026b4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4026c6:	68fb      	ldr	r3, [r7, #12]
  4026c8:	b2da      	uxtb	r2, r3
  4026ca:	683b      	ldr	r3, [r7, #0]
  4026cc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4026ce:	687b      	ldr	r3, [r7, #4]
  4026d0:	4a1a      	ldr	r2, [pc, #104]	; (40273c <usart_serial_getchar+0x100>)
  4026d2:	4293      	cmp	r3, r2
  4026d4:	d10d      	bne.n	4026f2 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  4026d6:	bf00      	nop
  4026d8:	f107 030c 	add.w	r3, r7, #12
  4026dc:	4619      	mov	r1, r3
  4026de:	6878      	ldr	r0, [r7, #4]
  4026e0:	4b15      	ldr	r3, [pc, #84]	; (402738 <usart_serial_getchar+0xfc>)
  4026e2:	4798      	blx	r3
  4026e4:	4603      	mov	r3, r0
  4026e6:	2b00      	cmp	r3, #0
  4026e8:	d1f6      	bne.n	4026d8 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  4026ea:	68fb      	ldr	r3, [r7, #12]
  4026ec:	b2da      	uxtb	r2, r3
  4026ee:	683b      	ldr	r3, [r7, #0]
  4026f0:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4026f2:	687b      	ldr	r3, [r7, #4]
  4026f4:	4a12      	ldr	r2, [pc, #72]	; (402740 <usart_serial_getchar+0x104>)
  4026f6:	4293      	cmp	r3, r2
  4026f8:	d10d      	bne.n	402716 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  4026fa:	bf00      	nop
  4026fc:	f107 030c 	add.w	r3, r7, #12
  402700:	4619      	mov	r1, r3
  402702:	6878      	ldr	r0, [r7, #4]
  402704:	4b0c      	ldr	r3, [pc, #48]	; (402738 <usart_serial_getchar+0xfc>)
  402706:	4798      	blx	r3
  402708:	4603      	mov	r3, r0
  40270a:	2b00      	cmp	r3, #0
  40270c:	d1f6      	bne.n	4026fc <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40270e:	68fb      	ldr	r3, [r7, #12]
  402710:	b2da      	uxtb	r2, r3
  402712:	683b      	ldr	r3, [r7, #0]
  402714:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402716:	bf00      	nop
  402718:	3710      	adds	r7, #16
  40271a:	46bd      	mov	sp, r7
  40271c:	bd80      	pop	{r7, pc}
  40271e:	bf00      	nop
  402720:	400e0800 	.word	0x400e0800
  402724:	004018e9 	.word	0x004018e9
  402728:	400e0a00 	.word	0x400e0a00
  40272c:	400e1a00 	.word	0x400e1a00
  402730:	400e1c00 	.word	0x400e1c00
  402734:	40024000 	.word	0x40024000
  402738:	00401b5d 	.word	0x00401b5d
  40273c:	40028000 	.word	0x40028000
  402740:	4002c000 	.word	0x4002c000

00402744 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402744:	b580      	push	{r7, lr}
  402746:	b082      	sub	sp, #8
  402748:	af00      	add	r7, sp, #0
  40274a:	6078      	str	r0, [r7, #4]
  40274c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40274e:	4a0f      	ldr	r2, [pc, #60]	; (40278c <stdio_serial_init+0x48>)
  402750:	687b      	ldr	r3, [r7, #4]
  402752:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402754:	4b0e      	ldr	r3, [pc, #56]	; (402790 <stdio_serial_init+0x4c>)
  402756:	4a0f      	ldr	r2, [pc, #60]	; (402794 <stdio_serial_init+0x50>)
  402758:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40275a:	4b0f      	ldr	r3, [pc, #60]	; (402798 <stdio_serial_init+0x54>)
  40275c:	4a0f      	ldr	r2, [pc, #60]	; (40279c <stdio_serial_init+0x58>)
  40275e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  402760:	6839      	ldr	r1, [r7, #0]
  402762:	6878      	ldr	r0, [r7, #4]
  402764:	4b0e      	ldr	r3, [pc, #56]	; (4027a0 <stdio_serial_init+0x5c>)
  402766:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402768:	4b0e      	ldr	r3, [pc, #56]	; (4027a4 <stdio_serial_init+0x60>)
  40276a:	681b      	ldr	r3, [r3, #0]
  40276c:	689b      	ldr	r3, [r3, #8]
  40276e:	2100      	movs	r1, #0
  402770:	4618      	mov	r0, r3
  402772:	4b0d      	ldr	r3, [pc, #52]	; (4027a8 <stdio_serial_init+0x64>)
  402774:	4798      	blx	r3
	setbuf(stdin, NULL);
  402776:	4b0b      	ldr	r3, [pc, #44]	; (4027a4 <stdio_serial_init+0x60>)
  402778:	681b      	ldr	r3, [r3, #0]
  40277a:	685b      	ldr	r3, [r3, #4]
  40277c:	2100      	movs	r1, #0
  40277e:	4618      	mov	r0, r3
  402780:	4b09      	ldr	r3, [pc, #36]	; (4027a8 <stdio_serial_init+0x64>)
  402782:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  402784:	bf00      	nop
  402786:	3708      	adds	r7, #8
  402788:	46bd      	mov	sp, r7
  40278a:	bd80      	pop	{r7, pc}
  40278c:	2040093c 	.word	0x2040093c
  402790:	20400938 	.word	0x20400938
  402794:	00402531 	.word	0x00402531
  402798:	20400934 	.word	0x20400934
  40279c:	0040263d 	.word	0x0040263d
  4027a0:	004023cd 	.word	0x004023cd
  4027a4:	20400440 	.word	0x20400440
  4027a8:	00403061 	.word	0x00403061

004027ac <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4027ac:	b480      	push	{r7}
  4027ae:	b083      	sub	sp, #12
  4027b0:	af00      	add	r7, sp, #0
  4027b2:	6078      	str	r0, [r7, #4]
  4027b4:	6039      	str	r1, [r7, #0]
	
}
  4027b6:	bf00      	nop
  4027b8:	370c      	adds	r7, #12
  4027ba:	46bd      	mov	sp, r7
  4027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027c0:	4770      	bx	lr
  4027c2:	bf00      	nop

004027c4 <TC1_Handler>:

/**
 *  Interrupt handler for TC1 interrupt. 
 */
void TC1_Handler(void){
  4027c4:	b580      	push	{r7, lr}
  4027c6:	b082      	sub	sp, #8
  4027c8:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  4027ca:	2101      	movs	r1, #1
  4027cc:	4807      	ldr	r0, [pc, #28]	; (4027ec <TC1_Handler+0x28>)
  4027ce:	4b08      	ldr	r3, [pc, #32]	; (4027f0 <TC1_Handler+0x2c>)
  4027d0:	4798      	blx	r3
  4027d2:	4603      	mov	r3, r0
  4027d4:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4027d6:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4027d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4027dc:	4805      	ldr	r0, [pc, #20]	; (4027f4 <TC1_Handler+0x30>)
  4027de:	4b06      	ldr	r3, [pc, #24]	; (4027f8 <TC1_Handler+0x34>)
  4027e0:	4798      	blx	r3
    
 }
  4027e2:	bf00      	nop
  4027e4:	3708      	adds	r7, #8
  4027e6:	46bd      	mov	sp, r7
  4027e8:	bd80      	pop	{r7, pc}
  4027ea:	bf00      	nop
  4027ec:	4000c000 	.word	0x4000c000
  4027f0:	00401795 	.word	0x00401795
  4027f4:	400e1200 	.word	0x400e1200
  4027f8:	0040285d 	.word	0x0040285d

004027fc <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  4027fc:	b580      	push	{r7, lr}
  4027fe:	b082      	sub	sp, #8
  402800:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  402802:	480d      	ldr	r0, [pc, #52]	; (402838 <RTC_Handler+0x3c>)
  402804:	4b0d      	ldr	r3, [pc, #52]	; (40283c <RTC_Handler+0x40>)
  402806:	4798      	blx	r3
  402808:	6078      	str	r0, [r7, #4]

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  40280a:	687b      	ldr	r3, [r7, #4]
  40280c:	f003 0304 	and.w	r3, r3, #4
  402810:	2b00      	cmp	r3, #0
  402812:	d004      	beq.n	40281e <RTC_Handler+0x22>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  402814:	2104      	movs	r1, #4
  402816:	4808      	ldr	r0, [pc, #32]	; (402838 <RTC_Handler+0x3c>)
  402818:	4b09      	ldr	r3, [pc, #36]	; (402840 <RTC_Handler+0x44>)
  40281a:	4798      	blx	r3
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
		}
	}
}
  40281c:	e008      	b.n	402830 <RTC_Handler+0x34>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);

	} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  40281e:	687b      	ldr	r3, [r7, #4]
  402820:	f003 0302 	and.w	r3, r3, #2
  402824:	2b00      	cmp	r3, #0
  402826:	d003      	beq.n	402830 <RTC_Handler+0x34>
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  402828:	2102      	movs	r1, #2
  40282a:	4803      	ldr	r0, [pc, #12]	; (402838 <RTC_Handler+0x3c>)
  40282c:	4b04      	ldr	r3, [pc, #16]	; (402840 <RTC_Handler+0x44>)
  40282e:	4798      	blx	r3
		}
	}
}
  402830:	bf00      	nop
  402832:	3708      	adds	r7, #8
  402834:	46bd      	mov	sp, r7
  402836:	bd80      	pop	{r7, pc}
  402838:	400e1860 	.word	0x400e1860
  40283c:	00401549 	.word	0x00401549
  402840:	00401561 	.word	0x00401561

00402844 <RTT_Handler>:

void RTT_Handler(void)
{
  402844:	b580      	push	{r7, lr}
  402846:	af00      	add	r7, sp, #0
	rtt_get_status(RTT);
  402848:	4802      	ldr	r0, [pc, #8]	; (402854 <RTT_Handler+0x10>)
  40284a:	4b03      	ldr	r3, [pc, #12]	; (402858 <RTT_Handler+0x14>)
  40284c:	4798      	blx	r3
}
  40284e:	bf00      	nop
  402850:	bd80      	pop	{r7, pc}
  402852:	bf00      	nop
  402854:	400e1830 	.word	0x400e1830
  402858:	00401655 	.word	0x00401655

0040285c <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  40285c:	b580      	push	{r7, lr}
  40285e:	b082      	sub	sp, #8
  402860:	af00      	add	r7, sp, #0
  402862:	6078      	str	r0, [r7, #4]
  402864:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  402866:	6839      	ldr	r1, [r7, #0]
  402868:	6878      	ldr	r0, [r7, #4]
  40286a:	4b09      	ldr	r3, [pc, #36]	; (402890 <pin_toggle+0x34>)
  40286c:	4798      	blx	r3
  40286e:	4603      	mov	r3, r0
  402870:	2b00      	cmp	r3, #0
  402872:	d004      	beq.n	40287e <pin_toggle+0x22>
    pio_clear(pio, mask);
  402874:	6839      	ldr	r1, [r7, #0]
  402876:	6878      	ldr	r0, [r7, #4]
  402878:	4b06      	ldr	r3, [pc, #24]	; (402894 <pin_toggle+0x38>)
  40287a:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  40287c:	e003      	b.n	402886 <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  40287e:	6839      	ldr	r1, [r7, #0]
  402880:	6878      	ldr	r0, [r7, #4]
  402882:	4b05      	ldr	r3, [pc, #20]	; (402898 <pin_toggle+0x3c>)
  402884:	4798      	blx	r3
}
  402886:	bf00      	nop
  402888:	3708      	adds	r7, #8
  40288a:	46bd      	mov	sp, r7
  40288c:	bd80      	pop	{r7, pc}
  40288e:	bf00      	nop
  402890:	00400831 	.word	0x00400831
  402894:	00400621 	.word	0x00400621
  402898:	00400605 	.word	0x00400605

0040289c <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  40289c:	b590      	push	{r4, r7, lr}
  40289e:	b083      	sub	sp, #12
  4028a0:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  4028a2:	200a      	movs	r0, #10
  4028a4:	4b10      	ldr	r3, [pc, #64]	; (4028e8 <BUT_init+0x4c>)
  4028a6:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4028a8:	2209      	movs	r2, #9
  4028aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4028ae:	480f      	ldr	r0, [pc, #60]	; (4028ec <BUT_init+0x50>)
  4028b0:	4b0f      	ldr	r3, [pc, #60]	; (4028f0 <BUT_init+0x54>)
  4028b2:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  4028b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4028b8:	480c      	ldr	r0, [pc, #48]	; (4028ec <BUT_init+0x50>)
  4028ba:	4b0e      	ldr	r3, [pc, #56]	; (4028f4 <BUT_init+0x58>)
  4028bc:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  4028be:	4b0e      	ldr	r3, [pc, #56]	; (4028f8 <BUT_init+0x5c>)
  4028c0:	9300      	str	r3, [sp, #0]
  4028c2:	2350      	movs	r3, #80	; 0x50
  4028c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4028c8:	210a      	movs	r1, #10
  4028ca:	4808      	ldr	r0, [pc, #32]	; (4028ec <BUT_init+0x50>)
  4028cc:	4c0b      	ldr	r4, [pc, #44]	; (4028fc <BUT_init+0x60>)
  4028ce:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4028d0:	200a      	movs	r0, #10
  4028d2:	4b0b      	ldr	r3, [pc, #44]	; (402900 <BUT_init+0x64>)
  4028d4:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4028d6:	2101      	movs	r1, #1
  4028d8:	200a      	movs	r0, #10
  4028da:	4b0a      	ldr	r3, [pc, #40]	; (402904 <BUT_init+0x68>)
  4028dc:	4798      	blx	r3
};
  4028de:	bf00      	nop
  4028e0:	3704      	adds	r7, #4
  4028e2:	46bd      	mov	sp, r7
  4028e4:	bd90      	pop	{r4, r7, pc}
  4028e6:	bf00      	nop
  4028e8:	00400dbd 	.word	0x00400dbd
  4028ec:	400e0e00 	.word	0x400e0e00
  4028f0:	0040074d 	.word	0x0040074d
  4028f4:	004008c5 	.word	0x004008c5
  4028f8:	004027ad 	.word	0x004027ad
  4028fc:	004009e1 	.word	0x004009e1
  402900:	00401fa1 	.word	0x00401fa1
  402904:	0040203d 	.word	0x0040203d

00402908 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402908:	b590      	push	{r4, r7, lr}
  40290a:	b085      	sub	sp, #20
  40290c:	af02      	add	r7, sp, #8
  40290e:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  402910:	200c      	movs	r0, #12
  402912:	4b07      	ldr	r3, [pc, #28]	; (402930 <LED_init+0x28>)
  402914:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402916:	687a      	ldr	r2, [r7, #4]
  402918:	2300      	movs	r3, #0
  40291a:	9300      	str	r3, [sp, #0]
  40291c:	2300      	movs	r3, #0
  40291e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402922:	4804      	ldr	r0, [pc, #16]	; (402934 <LED_init+0x2c>)
  402924:	4c04      	ldr	r4, [pc, #16]	; (402938 <LED_init+0x30>)
  402926:	47a0      	blx	r4
	
};
  402928:	bf00      	nop
  40292a:	370c      	adds	r7, #12
  40292c:	46bd      	mov	sp, r7
  40292e:	bd90      	pop	{r4, r7, pc}
  402930:	00400dbd 	.word	0x00400dbd
  402934:	400e1200 	.word	0x400e1200
  402938:	004007cd 	.word	0x004007cd

0040293c <TC1_init>:

/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1) 
 * a cada 250 ms (4Hz)
 */
void TC1_init(void){   
  40293c:	b590      	push	{r4, r7, lr}
  40293e:	b087      	sub	sp, #28
  402940:	af02      	add	r7, sp, #8
    uint32_t ul_div;
    uint32_t ul_tcclks;
    uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402942:	4b19      	ldr	r3, [pc, #100]	; (4029a8 <TC1_init+0x6c>)
  402944:	4798      	blx	r3
  402946:	60f8      	str	r0, [r7, #12]
    
    uint32_t channel = 1;
  402948:	2301      	movs	r3, #1
  40294a:	60bb      	str	r3, [r7, #8]
    
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC1);    
  40294c:	2018      	movs	r0, #24
  40294e:	4b17      	ldr	r3, [pc, #92]	; (4029ac <TC1_init+0x70>)
  402950:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrupco no RC compare */
    tc_find_mck_divisor(4, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402952:	4639      	mov	r1, r7
  402954:	1d3a      	adds	r2, r7, #4
  402956:	68fb      	ldr	r3, [r7, #12]
  402958:	9300      	str	r3, [sp, #0]
  40295a:	460b      	mov	r3, r1
  40295c:	68f9      	ldr	r1, [r7, #12]
  40295e:	2004      	movs	r0, #4
  402960:	4c13      	ldr	r4, [pc, #76]	; (4029b0 <TC1_init+0x74>)
  402962:	47a0      	blx	r4
    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  402964:	683b      	ldr	r3, [r7, #0]
  402966:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  40296a:	461a      	mov	r2, r3
  40296c:	68b9      	ldr	r1, [r7, #8]
  40296e:	4811      	ldr	r0, [pc, #68]	; (4029b4 <TC1_init+0x78>)
  402970:	4b11      	ldr	r3, [pc, #68]	; (4029b8 <TC1_init+0x7c>)
  402972:	4798      	blx	r3
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / 4);
  402974:	687b      	ldr	r3, [r7, #4]
  402976:	68fa      	ldr	r2, [r7, #12]
  402978:	fbb2 f3f3 	udiv	r3, r2, r3
  40297c:	089b      	lsrs	r3, r3, #2
  40297e:	461a      	mov	r2, r3
  402980:	68b9      	ldr	r1, [r7, #8]
  402982:	480c      	ldr	r0, [pc, #48]	; (4029b4 <TC1_init+0x78>)
  402984:	4b0d      	ldr	r3, [pc, #52]	; (4029bc <TC1_init+0x80>)
  402986:	4798      	blx	r3

    /* Configura e ativa interrupco no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  402988:	2018      	movs	r0, #24
  40298a:	4b0d      	ldr	r3, [pc, #52]	; (4029c0 <TC1_init+0x84>)
  40298c:	4798      	blx	r3
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  40298e:	2210      	movs	r2, #16
  402990:	68b9      	ldr	r1, [r7, #8]
  402992:	4808      	ldr	r0, [pc, #32]	; (4029b4 <TC1_init+0x78>)
  402994:	4b0b      	ldr	r3, [pc, #44]	; (4029c4 <TC1_init+0x88>)
  402996:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  402998:	68b9      	ldr	r1, [r7, #8]
  40299a:	4806      	ldr	r0, [pc, #24]	; (4029b4 <TC1_init+0x78>)
  40299c:	4b0a      	ldr	r3, [pc, #40]	; (4029c8 <TC1_init+0x8c>)
  40299e:	4798      	blx	r3
}
  4029a0:	bf00      	nop
  4029a2:	3714      	adds	r7, #20
  4029a4:	46bd      	mov	sp, r7
  4029a6:	bd90      	pop	{r4, r7, pc}
  4029a8:	004021ad 	.word	0x004021ad
  4029ac:	00400dbd 	.word	0x00400dbd
  4029b0:	004017b9 	.word	0x004017b9
  4029b4:	4000c000 	.word	0x4000c000
  4029b8:	004016e5 	.word	0x004016e5
  4029bc:	00401745 	.word	0x00401745
  4029c0:	00401fa1 	.word	0x00401fa1
  4029c4:	0040176d 	.word	0x0040176d
  4029c8:	00401721 	.word	0x00401721

004029cc <RTC_init>:

/**
 * Configura o RTC para funcionar com interrupcao de alarme
 */
void RTC_init(){
  4029cc:	b590      	push	{r4, r7, lr}
  4029ce:	b083      	sub	sp, #12
  4029d0:	af02      	add	r7, sp, #8
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_RTC);
  4029d2:	2002      	movs	r0, #2
  4029d4:	4b19      	ldr	r3, [pc, #100]	; (402a3c <RTC_init+0x70>)
  4029d6:	4798      	blx	r3
        
    /* Default RTC configuration, 24-hour mode */
    rtc_set_hour_mode(RTC, 0);
  4029d8:	2100      	movs	r1, #0
  4029da:	4819      	ldr	r0, [pc, #100]	; (402a40 <RTC_init+0x74>)
  4029dc:	4b19      	ldr	r3, [pc, #100]	; (402a44 <RTC_init+0x78>)
  4029de:	4798      	blx	r3

    /* Configura data e hora manualmente */
    rtc_set_date(RTC, YEAR, MONTH, DAY, WEEK);
  4029e0:	230d      	movs	r3, #13
  4029e2:	9300      	str	r3, [sp, #0]
  4029e4:	231b      	movs	r3, #27
  4029e6:	2203      	movs	r2, #3
  4029e8:	f240 71e1 	movw	r1, #2017	; 0x7e1
  4029ec:	4814      	ldr	r0, [pc, #80]	; (402a40 <RTC_init+0x74>)
  4029ee:	4c16      	ldr	r4, [pc, #88]	; (402a48 <RTC_init+0x7c>)
  4029f0:	47a0      	blx	r4
    rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  4029f2:	2300      	movs	r3, #0
  4029f4:	2205      	movs	r2, #5
  4029f6:	2109      	movs	r1, #9
  4029f8:	4811      	ldr	r0, [pc, #68]	; (402a40 <RTC_init+0x74>)
  4029fa:	4c14      	ldr	r4, [pc, #80]	; (402a4c <RTC_init+0x80>)
  4029fc:	47a0      	blx	r4
	
	rtt_init(RTT, 32768);
  4029fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  402a02:	4813      	ldr	r0, [pc, #76]	; (402a50 <RTC_init+0x84>)
  402a04:	4b13      	ldr	r3, [pc, #76]	; (402a54 <RTC_init+0x88>)
  402a06:	4798      	blx	r3

    /* Configure RTC interrupts */
    NVIC_DisableIRQ(RTC_IRQn);
  402a08:	2002      	movs	r0, #2
  402a0a:	4b13      	ldr	r3, [pc, #76]	; (402a58 <RTC_init+0x8c>)
  402a0c:	4798      	blx	r3
    NVIC_ClearPendingIRQ(RTC_IRQn);
  402a0e:	2002      	movs	r0, #2
  402a10:	4b12      	ldr	r3, [pc, #72]	; (402a5c <RTC_init+0x90>)
  402a12:	4798      	blx	r3
    NVIC_SetPriority(RTC_IRQn, 0);
  402a14:	2100      	movs	r1, #0
  402a16:	2002      	movs	r0, #2
  402a18:	4b11      	ldr	r3, [pc, #68]	; (402a60 <RTC_init+0x94>)
  402a1a:	4798      	blx	r3
    NVIC_EnableIRQ(RTC_IRQn);
  402a1c:	2002      	movs	r0, #2
  402a1e:	4b11      	ldr	r3, [pc, #68]	; (402a64 <RTC_init+0x98>)
  402a20:	4798      	blx	r3
    
    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN); 
  402a22:	2102      	movs	r1, #2
  402a24:	4806      	ldr	r0, [pc, #24]	; (402a40 <RTC_init+0x74>)
  402a26:	4b10      	ldr	r3, [pc, #64]	; (402a68 <RTC_init+0x9c>)
  402a28:	4798      	blx	r3
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  402a2a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  402a2e:	4808      	ldr	r0, [pc, #32]	; (402a50 <RTC_init+0x84>)
  402a30:	4b0e      	ldr	r3, [pc, #56]	; (402a6c <RTC_init+0xa0>)
  402a32:	4798      	blx	r3
    
}
  402a34:	bf00      	nop
  402a36:	3704      	adds	r7, #4
  402a38:	46bd      	mov	sp, r7
  402a3a:	bd90      	pop	{r4, r7, pc}
  402a3c:	00400dbd 	.word	0x00400dbd
  402a40:	400e1860 	.word	0x400e1860
  402a44:	004012b1 	.word	0x004012b1
  402a48:	0040140d 	.word	0x0040140d
  402a4c:	00401305 	.word	0x00401305
  402a50:	400e1830 	.word	0x400e1830
  402a54:	0040157d 	.word	0x0040157d
  402a58:	00401fd5 	.word	0x00401fd5
  402a5c:	00402009 	.word	0x00402009
  402a60:	0040203d 	.word	0x0040203d
  402a64:	00401fa1 	.word	0x00401fa1
  402a68:	004012e9 	.word	0x004012e9
  402a6c:	004015ad 	.word	0x004015ad

00402a70 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  402a70:	b580      	push	{r7, lr}
  402a72:	b086      	sub	sp, #24
  402a74:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  402a76:	200b      	movs	r0, #11
  402a78:	4b1a      	ldr	r3, [pc, #104]	; (402ae4 <USART1_init+0x74>)
  402a7a:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  402a7c:	200a      	movs	r0, #10
  402a7e:	4b19      	ldr	r3, [pc, #100]	; (402ae4 <USART1_init+0x74>)
  402a80:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402a82:	2210      	movs	r2, #16
  402a84:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402a88:	4817      	ldr	r0, [pc, #92]	; (402ae8 <USART1_init+0x78>)
  402a8a:	4b18      	ldr	r3, [pc, #96]	; (402aec <USART1_init+0x7c>)
  402a8c:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402a8e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402a92:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402a96:	4816      	ldr	r0, [pc, #88]	; (402af0 <USART1_init+0x80>)
  402a98:	4b14      	ldr	r3, [pc, #80]	; (402aec <USART1_init+0x7c>)
  402a9a:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402a9c:	4a15      	ldr	r2, [pc, #84]	; (402af4 <USART1_init+0x84>)
  402a9e:	4b15      	ldr	r3, [pc, #84]	; (402af4 <USART1_init+0x84>)
  402aa0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402aa4:	f043 0310 	orr.w	r3, r3, #16
  402aa8:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  402aac:	463b      	mov	r3, r7
  402aae:	2200      	movs	r2, #0
  402ab0:	601a      	str	r2, [r3, #0]
  402ab2:	605a      	str	r2, [r3, #4]
  402ab4:	609a      	str	r2, [r3, #8]
  402ab6:	60da      	str	r2, [r3, #12]
  402ab8:	611a      	str	r2, [r3, #16]
  402aba:	615a      	str	r2, [r3, #20]
  402abc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402ac0:	603b      	str	r3, [r7, #0]
  402ac2:	23c0      	movs	r3, #192	; 0xc0
  402ac4:	607b      	str	r3, [r7, #4]
  402ac6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402aca:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID); 
  402acc:	200e      	movs	r0, #14
  402ace:	4b05      	ldr	r3, [pc, #20]	; (402ae4 <USART1_init+0x74>)
  402ad0:	4798      	blx	r3
 	stdio_serial_init(CONF_UART, &usart_settings);
  402ad2:	463b      	mov	r3, r7
  402ad4:	4619      	mov	r1, r3
  402ad6:	4808      	ldr	r0, [pc, #32]	; (402af8 <USART1_init+0x88>)
  402ad8:	4b08      	ldr	r3, [pc, #32]	; (402afc <USART1_init+0x8c>)
  402ada:	4798      	blx	r3

 }
  402adc:	bf00      	nop
  402ade:	3718      	adds	r7, #24
  402ae0:	46bd      	mov	sp, r7
  402ae2:	bd80      	pop	{r7, pc}
  402ae4:	004021d5 	.word	0x004021d5
  402ae8:	400e1000 	.word	0x400e1000
  402aec:	0040063d 	.word	0x0040063d
  402af0:	400e0e00 	.word	0x400e0e00
  402af4:	40088000 	.word	0x40088000
  402af8:	40028000 	.word	0x40028000
  402afc:	00402745 	.word	0x00402745

00402b00 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b04:	b083      	sub	sp, #12
  402b06:	af00      	add	r7, sp, #0
	enum sleepmgr_mode current_sleep_mode = SLEEPMGR_ACTIVE;
  402b08:	2300      	movs	r3, #0
  402b0a:	71fb      	strb	r3, [r7, #7]
	/* Initialize the SAM system */
	sysclk_init();
  402b0c:	4b3e      	ldr	r3, [pc, #248]	; (402c08 <main+0x108>)
  402b0e:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402b10:	4b3e      	ldr	r3, [pc, #248]	; (402c0c <main+0x10c>)
  402b12:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402b16:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(0);
  402b18:	2000      	movs	r0, #0
  402b1a:	4b3d      	ldr	r3, [pc, #244]	; (402c10 <main+0x110>)
  402b1c:	4798      	blx	r3
  ioport_set_pin_level(LED_PIN, 0);
  402b1e:	2100      	movs	r1, #0
  402b20:	200d      	movs	r0, #13
  402b22:	4b3c      	ldr	r3, [pc, #240]	; (402c14 <main+0x114>)
  402b24:	4798      	blx	r3
	
	/* Configura os botes */
	BUT_init();    
  402b26:	4b3c      	ldr	r3, [pc, #240]	; (402c18 <main+0x118>)
  402b28:	4798      	blx	r3
    
  /** Configura timer 0 */
  TC1_init();
  402b2a:	4b3c      	ldr	r3, [pc, #240]	; (402c1c <main+0x11c>)
  402b2c:	4798      	blx	r3
    
  /** Configura RTC */
  RTC_init();
  402b2e:	4b3c      	ldr	r3, [pc, #240]	; (402c20 <main+0x120>)
  402b30:	4798      	blx	r3
  
  /** Inicializa USART como printf */
  USART1_init();
  402b32:	4b3c      	ldr	r3, [pc, #240]	; (402c24 <main+0x124>)
  402b34:	4798      	blx	r3
  
  sleepmgr_init();
  402b36:	4b3c      	ldr	r3, [pc, #240]	; (402c28 <main+0x128>)
  402b38:	4798      	blx	r3
  sleepmgr_lock_mode(current_sleep_mode);
  402b3a:	79fb      	ldrb	r3, [r7, #7]
  402b3c:	4618      	mov	r0, r3
  402b3e:	4b3b      	ldr	r3, [pc, #236]	; (402c2c <main+0x12c>)
  402b40:	4798      	blx	r3
  pmc_set_fast_startup_input(PMC_FSMR_RTTAL);
  402b42:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  402b46:	4b3a      	ldr	r3, [pc, #232]	; (402c30 <main+0x130>)
  402b48:	4798      	blx	r3
  #if (!(SAMG51 || SAMG53 || SAMG54))
	supc_set_wakeup_mode(SUPC, SUPC_WUMR_RTTEN_ENABLE);
  402b4a:	2104      	movs	r1, #4
  402b4c:	4839      	ldr	r0, [pc, #228]	; (402c34 <main+0x134>)
  402b4e:	4b3a      	ldr	r3, [pc, #232]	; (402c38 <main+0x138>)
  402b50:	4798      	blx	r3
  #endif
  
	while (1) {
		rtt_write_alarm_time(RTT, rtt_read_timer_value(RTT) + SLEEP_TIME);
  402b52:	483a      	ldr	r0, [pc, #232]	; (402c3c <main+0x13c>)
  402b54:	4b3a      	ldr	r3, [pc, #232]	; (402c40 <main+0x140>)
  402b56:	4798      	blx	r3
  402b58:	4603      	mov	r3, r0
  402b5a:	3305      	adds	r3, #5
  402b5c:	4619      	mov	r1, r3
  402b5e:	4837      	ldr	r0, [pc, #220]	; (402c3c <main+0x13c>)
  402b60:	4b38      	ldr	r3, [pc, #224]	; (402c44 <main+0x144>)
  402b62:	4798      	blx	r3
		//LED_init(1);
		ioport_set_pin_level(LED_PIN, 1);
  402b64:	2101      	movs	r1, #1
  402b66:	200d      	movs	r0, #13
  402b68:	4b2a      	ldr	r3, [pc, #168]	; (402c14 <main+0x114>)
  402b6a:	4798      	blx	r3
		sleepmgr_enter_sleep();
  402b6c:	4b36      	ldr	r3, [pc, #216]	; (402c48 <main+0x148>)
  402b6e:	4798      	blx	r3
		//LED_init(0);
		ioport_set_pin_level(LED_PIN, 0);
  402b70:	2100      	movs	r1, #0
  402b72:	200d      	movs	r0, #13
  402b74:	4b27      	ldr	r3, [pc, #156]	; (402c14 <main+0x114>)
  402b76:	4798      	blx	r3
		sleepmgr_unlock_mode(current_sleep_mode);
  402b78:	79fb      	ldrb	r3, [r7, #7]
  402b7a:	4618      	mov	r0, r3
  402b7c:	4b33      	ldr	r3, [pc, #204]	; (402c4c <main+0x14c>)
  402b7e:	4798      	blx	r3
		delay_s(ACTIVE_TIME);
  402b80:	4b33      	ldr	r3, [pc, #204]	; (402c50 <main+0x150>)
  402b82:	4798      	blx	r3
  402b84:	4603      	mov	r3, r0
  402b86:	4618      	mov	r0, r3
  402b88:	f04f 0100 	mov.w	r1, #0
  402b8c:	4602      	mov	r2, r0
  402b8e:	460b      	mov	r3, r1
  402b90:	ea4f 0983 	mov.w	r9, r3, lsl #2
  402b94:	ea49 7992 	orr.w	r9, r9, r2, lsr #30
  402b98:	ea4f 0882 	mov.w	r8, r2, lsl #2
  402b9c:	4642      	mov	r2, r8
  402b9e:	464b      	mov	r3, r9
  402ba0:	015d      	lsls	r5, r3, #5
  402ba2:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  402ba6:	0154      	lsls	r4, r2, #5
  402ba8:	1aa4      	subs	r4, r4, r2
  402baa:	eb65 0503 	sbc.w	r5, r5, r3
  402bae:	1824      	adds	r4, r4, r0
  402bb0:	eb45 0501 	adc.w	r5, r5, r1
  402bb4:	ea4f 0bc5 	mov.w	fp, r5, lsl #3
  402bb8:	ea4b 7b54 	orr.w	fp, fp, r4, lsr #29
  402bbc:	ea4f 0ac4 	mov.w	sl, r4, lsl #3
  402bc0:	4654      	mov	r4, sl
  402bc2:	465d      	mov	r5, fp
  402bc4:	4620      	mov	r0, r4
  402bc6:	4629      	mov	r1, r5
  402bc8:	f241 722b 	movw	r2, #5931	; 0x172b
  402bcc:	f04f 0300 	mov.w	r3, #0
  402bd0:	1880      	adds	r0, r0, r2
  402bd2:	eb41 0103 	adc.w	r1, r1, r3
  402bd6:	4e1f      	ldr	r6, [pc, #124]	; (402c54 <main+0x154>)
  402bd8:	f241 722c 	movw	r2, #5932	; 0x172c
  402bdc:	f04f 0300 	mov.w	r3, #0
  402be0:	47b0      	blx	r6
  402be2:	4602      	mov	r2, r0
  402be4:	460b      	mov	r3, r1
  402be6:	4613      	mov	r3, r2
  402be8:	4618      	mov	r0, r3
  402bea:	4b1b      	ldr	r3, [pc, #108]	; (402c58 <main+0x158>)
  402bec:	4798      	blx	r3
		++current_sleep_mode;
  402bee:	79fb      	ldrb	r3, [r7, #7]
  402bf0:	3301      	adds	r3, #1
  402bf2:	71fb      	strb	r3, [r7, #7]
		if ((current_sleep_mode >= SLEEPMGR_NR_OF_MODES)) {
  402bf4:	79fb      	ldrb	r3, [r7, #7]
  402bf6:	2b05      	cmp	r3, #5
  402bf8:	d901      	bls.n	402bfe <main+0xfe>
			current_sleep_mode = SLEEPMGR_ACTIVE;
  402bfa:	2300      	movs	r3, #0
  402bfc:	71fb      	strb	r3, [r7, #7]
		}

		sleepmgr_lock_mode(current_sleep_mode);
  402bfe:	79fb      	ldrb	r3, [r7, #7]
  402c00:	4618      	mov	r0, r3
  402c02:	4b0a      	ldr	r3, [pc, #40]	; (402c2c <main+0x12c>)
  402c04:	4798      	blx	r3
		
		//pmc_sleep(SLEEPMGR_SLEEP_WFI);
	}
  402c06:	e7a4      	b.n	402b52 <main+0x52>
  402c08:	0040049d 	.word	0x0040049d
  402c0c:	400e1850 	.word	0x400e1850
  402c10:	00402909 	.word	0x00402909
  402c14:	004021f1 	.word	0x004021f1
  402c18:	0040289d 	.word	0x0040289d
  402c1c:	0040293d 	.word	0x0040293d
  402c20:	004029cd 	.word	0x004029cd
  402c24:	00402a71 	.word	0x00402a71
  402c28:	0040228d 	.word	0x0040228d
  402c2c:	004022c5 	.word	0x004022c5
  402c30:	00400e41 	.word	0x00400e41
  402c34:	400e1810 	.word	0x400e1810
  402c38:	004016c9 	.word	0x004016c9
  402c3c:	400e1830 	.word	0x400e1830
  402c40:	00401625 	.word	0x00401625
  402c44:	0040166d 	.word	0x0040166d
  402c48:	00402385 	.word	0x00402385
  402c4c:	00402309 	.word	0x00402309
  402c50:	004021ad 	.word	0x004021ad
  402c54:	00402c5d 	.word	0x00402c5d
  402c58:	20400001 	.word	0x20400001

00402c5c <__aeabi_uldivmod>:
  402c5c:	b953      	cbnz	r3, 402c74 <__aeabi_uldivmod+0x18>
  402c5e:	b94a      	cbnz	r2, 402c74 <__aeabi_uldivmod+0x18>
  402c60:	2900      	cmp	r1, #0
  402c62:	bf08      	it	eq
  402c64:	2800      	cmpeq	r0, #0
  402c66:	bf1c      	itt	ne
  402c68:	f04f 31ff 	movne.w	r1, #4294967295
  402c6c:	f04f 30ff 	movne.w	r0, #4294967295
  402c70:	f000 b97e 	b.w	402f70 <__aeabi_idiv0>
  402c74:	f1ad 0c08 	sub.w	ip, sp, #8
  402c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402c7c:	f000 f806 	bl	402c8c <__udivmoddi4>
  402c80:	f8dd e004 	ldr.w	lr, [sp, #4]
  402c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402c88:	b004      	add	sp, #16
  402c8a:	4770      	bx	lr

00402c8c <__udivmoddi4>:
  402c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402c90:	468c      	mov	ip, r1
  402c92:	460e      	mov	r6, r1
  402c94:	4604      	mov	r4, r0
  402c96:	9d08      	ldr	r5, [sp, #32]
  402c98:	2b00      	cmp	r3, #0
  402c9a:	d150      	bne.n	402d3e <__udivmoddi4+0xb2>
  402c9c:	428a      	cmp	r2, r1
  402c9e:	4617      	mov	r7, r2
  402ca0:	d96c      	bls.n	402d7c <__udivmoddi4+0xf0>
  402ca2:	fab2 fe82 	clz	lr, r2
  402ca6:	f1be 0f00 	cmp.w	lr, #0
  402caa:	d00b      	beq.n	402cc4 <__udivmoddi4+0x38>
  402cac:	f1ce 0420 	rsb	r4, lr, #32
  402cb0:	fa20 f404 	lsr.w	r4, r0, r4
  402cb4:	fa01 f60e 	lsl.w	r6, r1, lr
  402cb8:	ea44 0c06 	orr.w	ip, r4, r6
  402cbc:	fa02 f70e 	lsl.w	r7, r2, lr
  402cc0:	fa00 f40e 	lsl.w	r4, r0, lr
  402cc4:	ea4f 4917 	mov.w	r9, r7, lsr #16
  402cc8:	0c22      	lsrs	r2, r4, #16
  402cca:	fbbc f0f9 	udiv	r0, ip, r9
  402cce:	fa1f f887 	uxth.w	r8, r7
  402cd2:	fb09 c610 	mls	r6, r9, r0, ip
  402cd6:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  402cda:	fb00 f308 	mul.w	r3, r0, r8
  402cde:	42b3      	cmp	r3, r6
  402ce0:	d909      	bls.n	402cf6 <__udivmoddi4+0x6a>
  402ce2:	19f6      	adds	r6, r6, r7
  402ce4:	f100 32ff 	add.w	r2, r0, #4294967295
  402ce8:	f080 8122 	bcs.w	402f30 <__udivmoddi4+0x2a4>
  402cec:	42b3      	cmp	r3, r6
  402cee:	f240 811f 	bls.w	402f30 <__udivmoddi4+0x2a4>
  402cf2:	3802      	subs	r0, #2
  402cf4:	443e      	add	r6, r7
  402cf6:	1af6      	subs	r6, r6, r3
  402cf8:	b2a2      	uxth	r2, r4
  402cfa:	fbb6 f3f9 	udiv	r3, r6, r9
  402cfe:	fb09 6613 	mls	r6, r9, r3, r6
  402d02:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  402d06:	fb03 f808 	mul.w	r8, r3, r8
  402d0a:	45a0      	cmp	r8, r4
  402d0c:	d909      	bls.n	402d22 <__udivmoddi4+0x96>
  402d0e:	19e4      	adds	r4, r4, r7
  402d10:	f103 32ff 	add.w	r2, r3, #4294967295
  402d14:	f080 810a 	bcs.w	402f2c <__udivmoddi4+0x2a0>
  402d18:	45a0      	cmp	r8, r4
  402d1a:	f240 8107 	bls.w	402f2c <__udivmoddi4+0x2a0>
  402d1e:	3b02      	subs	r3, #2
  402d20:	443c      	add	r4, r7
  402d22:	ebc8 0404 	rsb	r4, r8, r4
  402d26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  402d2a:	2100      	movs	r1, #0
  402d2c:	2d00      	cmp	r5, #0
  402d2e:	d062      	beq.n	402df6 <__udivmoddi4+0x16a>
  402d30:	fa24 f40e 	lsr.w	r4, r4, lr
  402d34:	2300      	movs	r3, #0
  402d36:	602c      	str	r4, [r5, #0]
  402d38:	606b      	str	r3, [r5, #4]
  402d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402d3e:	428b      	cmp	r3, r1
  402d40:	d907      	bls.n	402d52 <__udivmoddi4+0xc6>
  402d42:	2d00      	cmp	r5, #0
  402d44:	d055      	beq.n	402df2 <__udivmoddi4+0x166>
  402d46:	2100      	movs	r1, #0
  402d48:	e885 0041 	stmia.w	r5, {r0, r6}
  402d4c:	4608      	mov	r0, r1
  402d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402d52:	fab3 f183 	clz	r1, r3
  402d56:	2900      	cmp	r1, #0
  402d58:	f040 8090 	bne.w	402e7c <__udivmoddi4+0x1f0>
  402d5c:	42b3      	cmp	r3, r6
  402d5e:	d302      	bcc.n	402d66 <__udivmoddi4+0xda>
  402d60:	4282      	cmp	r2, r0
  402d62:	f200 80f8 	bhi.w	402f56 <__udivmoddi4+0x2ca>
  402d66:	1a84      	subs	r4, r0, r2
  402d68:	eb66 0603 	sbc.w	r6, r6, r3
  402d6c:	2001      	movs	r0, #1
  402d6e:	46b4      	mov	ip, r6
  402d70:	2d00      	cmp	r5, #0
  402d72:	d040      	beq.n	402df6 <__udivmoddi4+0x16a>
  402d74:	e885 1010 	stmia.w	r5, {r4, ip}
  402d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402d7c:	b912      	cbnz	r2, 402d84 <__udivmoddi4+0xf8>
  402d7e:	2701      	movs	r7, #1
  402d80:	fbb7 f7f2 	udiv	r7, r7, r2
  402d84:	fab7 fe87 	clz	lr, r7
  402d88:	f1be 0f00 	cmp.w	lr, #0
  402d8c:	d135      	bne.n	402dfa <__udivmoddi4+0x16e>
  402d8e:	1bf3      	subs	r3, r6, r7
  402d90:	ea4f 4817 	mov.w	r8, r7, lsr #16
  402d94:	fa1f fc87 	uxth.w	ip, r7
  402d98:	2101      	movs	r1, #1
  402d9a:	fbb3 f0f8 	udiv	r0, r3, r8
  402d9e:	0c22      	lsrs	r2, r4, #16
  402da0:	fb08 3610 	mls	r6, r8, r0, r3
  402da4:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  402da8:	fb0c f300 	mul.w	r3, ip, r0
  402dac:	42b3      	cmp	r3, r6
  402dae:	d907      	bls.n	402dc0 <__udivmoddi4+0x134>
  402db0:	19f6      	adds	r6, r6, r7
  402db2:	f100 32ff 	add.w	r2, r0, #4294967295
  402db6:	d202      	bcs.n	402dbe <__udivmoddi4+0x132>
  402db8:	42b3      	cmp	r3, r6
  402dba:	f200 80ce 	bhi.w	402f5a <__udivmoddi4+0x2ce>
  402dbe:	4610      	mov	r0, r2
  402dc0:	1af6      	subs	r6, r6, r3
  402dc2:	b2a2      	uxth	r2, r4
  402dc4:	fbb6 f3f8 	udiv	r3, r6, r8
  402dc8:	fb08 6613 	mls	r6, r8, r3, r6
  402dcc:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  402dd0:	fb0c fc03 	mul.w	ip, ip, r3
  402dd4:	45a4      	cmp	ip, r4
  402dd6:	d907      	bls.n	402de8 <__udivmoddi4+0x15c>
  402dd8:	19e4      	adds	r4, r4, r7
  402dda:	f103 32ff 	add.w	r2, r3, #4294967295
  402dde:	d202      	bcs.n	402de6 <__udivmoddi4+0x15a>
  402de0:	45a4      	cmp	ip, r4
  402de2:	f200 80b5 	bhi.w	402f50 <__udivmoddi4+0x2c4>
  402de6:	4613      	mov	r3, r2
  402de8:	ebcc 0404 	rsb	r4, ip, r4
  402dec:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  402df0:	e79c      	b.n	402d2c <__udivmoddi4+0xa0>
  402df2:	4629      	mov	r1, r5
  402df4:	4628      	mov	r0, r5
  402df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402dfa:	f1ce 0120 	rsb	r1, lr, #32
  402dfe:	fa06 f30e 	lsl.w	r3, r6, lr
  402e02:	fa07 f70e 	lsl.w	r7, r7, lr
  402e06:	fa20 f901 	lsr.w	r9, r0, r1
  402e0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
  402e0e:	40ce      	lsrs	r6, r1
  402e10:	ea49 0903 	orr.w	r9, r9, r3
  402e14:	fbb6 faf8 	udiv	sl, r6, r8
  402e18:	ea4f 4419 	mov.w	r4, r9, lsr #16
  402e1c:	fb08 661a 	mls	r6, r8, sl, r6
  402e20:	fa1f fc87 	uxth.w	ip, r7
  402e24:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  402e28:	fb0a f20c 	mul.w	r2, sl, ip
  402e2c:	429a      	cmp	r2, r3
  402e2e:	fa00 f40e 	lsl.w	r4, r0, lr
  402e32:	d90a      	bls.n	402e4a <__udivmoddi4+0x1be>
  402e34:	19db      	adds	r3, r3, r7
  402e36:	f10a 31ff 	add.w	r1, sl, #4294967295
  402e3a:	f080 8087 	bcs.w	402f4c <__udivmoddi4+0x2c0>
  402e3e:	429a      	cmp	r2, r3
  402e40:	f240 8084 	bls.w	402f4c <__udivmoddi4+0x2c0>
  402e44:	f1aa 0a02 	sub.w	sl, sl, #2
  402e48:	443b      	add	r3, r7
  402e4a:	1a9b      	subs	r3, r3, r2
  402e4c:	fa1f f989 	uxth.w	r9, r9
  402e50:	fbb3 f1f8 	udiv	r1, r3, r8
  402e54:	fb08 3311 	mls	r3, r8, r1, r3
  402e58:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  402e5c:	fb01 f60c 	mul.w	r6, r1, ip
  402e60:	429e      	cmp	r6, r3
  402e62:	d907      	bls.n	402e74 <__udivmoddi4+0x1e8>
  402e64:	19db      	adds	r3, r3, r7
  402e66:	f101 32ff 	add.w	r2, r1, #4294967295
  402e6a:	d26b      	bcs.n	402f44 <__udivmoddi4+0x2b8>
  402e6c:	429e      	cmp	r6, r3
  402e6e:	d969      	bls.n	402f44 <__udivmoddi4+0x2b8>
  402e70:	3902      	subs	r1, #2
  402e72:	443b      	add	r3, r7
  402e74:	1b9b      	subs	r3, r3, r6
  402e76:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  402e7a:	e78e      	b.n	402d9a <__udivmoddi4+0x10e>
  402e7c:	f1c1 0e20 	rsb	lr, r1, #32
  402e80:	fa22 f40e 	lsr.w	r4, r2, lr
  402e84:	408b      	lsls	r3, r1
  402e86:	4323      	orrs	r3, r4
  402e88:	fa20 f70e 	lsr.w	r7, r0, lr
  402e8c:	fa06 f401 	lsl.w	r4, r6, r1
  402e90:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402e94:	fa26 f60e 	lsr.w	r6, r6, lr
  402e98:	433c      	orrs	r4, r7
  402e9a:	fbb6 f9fc 	udiv	r9, r6, ip
  402e9e:	0c27      	lsrs	r7, r4, #16
  402ea0:	fb0c 6619 	mls	r6, ip, r9, r6
  402ea4:	fa1f f883 	uxth.w	r8, r3
  402ea8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  402eac:	fb09 f708 	mul.w	r7, r9, r8
  402eb0:	42b7      	cmp	r7, r6
  402eb2:	fa02 f201 	lsl.w	r2, r2, r1
  402eb6:	fa00 fa01 	lsl.w	sl, r0, r1
  402eba:	d908      	bls.n	402ece <__udivmoddi4+0x242>
  402ebc:	18f6      	adds	r6, r6, r3
  402ebe:	f109 30ff 	add.w	r0, r9, #4294967295
  402ec2:	d241      	bcs.n	402f48 <__udivmoddi4+0x2bc>
  402ec4:	42b7      	cmp	r7, r6
  402ec6:	d93f      	bls.n	402f48 <__udivmoddi4+0x2bc>
  402ec8:	f1a9 0902 	sub.w	r9, r9, #2
  402ecc:	441e      	add	r6, r3
  402ece:	1bf6      	subs	r6, r6, r7
  402ed0:	b2a0      	uxth	r0, r4
  402ed2:	fbb6 f4fc 	udiv	r4, r6, ip
  402ed6:	fb0c 6614 	mls	r6, ip, r4, r6
  402eda:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  402ede:	fb04 f808 	mul.w	r8, r4, r8
  402ee2:	45b8      	cmp	r8, r7
  402ee4:	d907      	bls.n	402ef6 <__udivmoddi4+0x26a>
  402ee6:	18ff      	adds	r7, r7, r3
  402ee8:	f104 30ff 	add.w	r0, r4, #4294967295
  402eec:	d228      	bcs.n	402f40 <__udivmoddi4+0x2b4>
  402eee:	45b8      	cmp	r8, r7
  402ef0:	d926      	bls.n	402f40 <__udivmoddi4+0x2b4>
  402ef2:	3c02      	subs	r4, #2
  402ef4:	441f      	add	r7, r3
  402ef6:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  402efa:	ebc8 0707 	rsb	r7, r8, r7
  402efe:	fba0 8902 	umull	r8, r9, r0, r2
  402f02:	454f      	cmp	r7, r9
  402f04:	4644      	mov	r4, r8
  402f06:	464e      	mov	r6, r9
  402f08:	d314      	bcc.n	402f34 <__udivmoddi4+0x2a8>
  402f0a:	d029      	beq.n	402f60 <__udivmoddi4+0x2d4>
  402f0c:	b365      	cbz	r5, 402f68 <__udivmoddi4+0x2dc>
  402f0e:	ebba 0304 	subs.w	r3, sl, r4
  402f12:	eb67 0706 	sbc.w	r7, r7, r6
  402f16:	fa07 fe0e 	lsl.w	lr, r7, lr
  402f1a:	40cb      	lsrs	r3, r1
  402f1c:	40cf      	lsrs	r7, r1
  402f1e:	ea4e 0303 	orr.w	r3, lr, r3
  402f22:	e885 0088 	stmia.w	r5, {r3, r7}
  402f26:	2100      	movs	r1, #0
  402f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402f2c:	4613      	mov	r3, r2
  402f2e:	e6f8      	b.n	402d22 <__udivmoddi4+0x96>
  402f30:	4610      	mov	r0, r2
  402f32:	e6e0      	b.n	402cf6 <__udivmoddi4+0x6a>
  402f34:	ebb8 0402 	subs.w	r4, r8, r2
  402f38:	eb69 0603 	sbc.w	r6, r9, r3
  402f3c:	3801      	subs	r0, #1
  402f3e:	e7e5      	b.n	402f0c <__udivmoddi4+0x280>
  402f40:	4604      	mov	r4, r0
  402f42:	e7d8      	b.n	402ef6 <__udivmoddi4+0x26a>
  402f44:	4611      	mov	r1, r2
  402f46:	e795      	b.n	402e74 <__udivmoddi4+0x1e8>
  402f48:	4681      	mov	r9, r0
  402f4a:	e7c0      	b.n	402ece <__udivmoddi4+0x242>
  402f4c:	468a      	mov	sl, r1
  402f4e:	e77c      	b.n	402e4a <__udivmoddi4+0x1be>
  402f50:	3b02      	subs	r3, #2
  402f52:	443c      	add	r4, r7
  402f54:	e748      	b.n	402de8 <__udivmoddi4+0x15c>
  402f56:	4608      	mov	r0, r1
  402f58:	e70a      	b.n	402d70 <__udivmoddi4+0xe4>
  402f5a:	3802      	subs	r0, #2
  402f5c:	443e      	add	r6, r7
  402f5e:	e72f      	b.n	402dc0 <__udivmoddi4+0x134>
  402f60:	45c2      	cmp	sl, r8
  402f62:	d3e7      	bcc.n	402f34 <__udivmoddi4+0x2a8>
  402f64:	463e      	mov	r6, r7
  402f66:	e7d1      	b.n	402f0c <__udivmoddi4+0x280>
  402f68:	4629      	mov	r1, r5
  402f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402f6e:	bf00      	nop

00402f70 <__aeabi_idiv0>:
  402f70:	4770      	bx	lr
  402f72:	bf00      	nop

00402f74 <__libc_init_array>:
  402f74:	b570      	push	{r4, r5, r6, lr}
  402f76:	4e0f      	ldr	r6, [pc, #60]	; (402fb4 <__libc_init_array+0x40>)
  402f78:	4d0f      	ldr	r5, [pc, #60]	; (402fb8 <__libc_init_array+0x44>)
  402f7a:	1b76      	subs	r6, r6, r5
  402f7c:	10b6      	asrs	r6, r6, #2
  402f7e:	bf18      	it	ne
  402f80:	2400      	movne	r4, #0
  402f82:	d005      	beq.n	402f90 <__libc_init_array+0x1c>
  402f84:	3401      	adds	r4, #1
  402f86:	f855 3b04 	ldr.w	r3, [r5], #4
  402f8a:	4798      	blx	r3
  402f8c:	42a6      	cmp	r6, r4
  402f8e:	d1f9      	bne.n	402f84 <__libc_init_array+0x10>
  402f90:	4e0a      	ldr	r6, [pc, #40]	; (402fbc <__libc_init_array+0x48>)
  402f92:	4d0b      	ldr	r5, [pc, #44]	; (402fc0 <__libc_init_array+0x4c>)
  402f94:	1b76      	subs	r6, r6, r5
  402f96:	f001 f823 	bl	403fe0 <_init>
  402f9a:	10b6      	asrs	r6, r6, #2
  402f9c:	bf18      	it	ne
  402f9e:	2400      	movne	r4, #0
  402fa0:	d006      	beq.n	402fb0 <__libc_init_array+0x3c>
  402fa2:	3401      	adds	r4, #1
  402fa4:	f855 3b04 	ldr.w	r3, [r5], #4
  402fa8:	4798      	blx	r3
  402faa:	42a6      	cmp	r6, r4
  402fac:	d1f9      	bne.n	402fa2 <__libc_init_array+0x2e>
  402fae:	bd70      	pop	{r4, r5, r6, pc}
  402fb0:	bd70      	pop	{r4, r5, r6, pc}
  402fb2:	bf00      	nop
  402fb4:	00403fec 	.word	0x00403fec
  402fb8:	00403fec 	.word	0x00403fec
  402fbc:	00403ff4 	.word	0x00403ff4
  402fc0:	00403fec 	.word	0x00403fec

00402fc4 <memset>:
  402fc4:	b470      	push	{r4, r5, r6}
  402fc6:	0784      	lsls	r4, r0, #30
  402fc8:	d046      	beq.n	403058 <memset+0x94>
  402fca:	1e54      	subs	r4, r2, #1
  402fcc:	2a00      	cmp	r2, #0
  402fce:	d041      	beq.n	403054 <memset+0x90>
  402fd0:	b2cd      	uxtb	r5, r1
  402fd2:	4603      	mov	r3, r0
  402fd4:	e002      	b.n	402fdc <memset+0x18>
  402fd6:	1e62      	subs	r2, r4, #1
  402fd8:	b3e4      	cbz	r4, 403054 <memset+0x90>
  402fda:	4614      	mov	r4, r2
  402fdc:	f803 5b01 	strb.w	r5, [r3], #1
  402fe0:	079a      	lsls	r2, r3, #30
  402fe2:	d1f8      	bne.n	402fd6 <memset+0x12>
  402fe4:	2c03      	cmp	r4, #3
  402fe6:	d92e      	bls.n	403046 <memset+0x82>
  402fe8:	b2cd      	uxtb	r5, r1
  402fea:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402fee:	2c0f      	cmp	r4, #15
  402ff0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402ff4:	d919      	bls.n	40302a <memset+0x66>
  402ff6:	f103 0210 	add.w	r2, r3, #16
  402ffa:	4626      	mov	r6, r4
  402ffc:	3e10      	subs	r6, #16
  402ffe:	2e0f      	cmp	r6, #15
  403000:	f842 5c10 	str.w	r5, [r2, #-16]
  403004:	f842 5c0c 	str.w	r5, [r2, #-12]
  403008:	f842 5c08 	str.w	r5, [r2, #-8]
  40300c:	f842 5c04 	str.w	r5, [r2, #-4]
  403010:	f102 0210 	add.w	r2, r2, #16
  403014:	d8f2      	bhi.n	402ffc <memset+0x38>
  403016:	f1a4 0210 	sub.w	r2, r4, #16
  40301a:	f022 020f 	bic.w	r2, r2, #15
  40301e:	f004 040f 	and.w	r4, r4, #15
  403022:	3210      	adds	r2, #16
  403024:	2c03      	cmp	r4, #3
  403026:	4413      	add	r3, r2
  403028:	d90d      	bls.n	403046 <memset+0x82>
  40302a:	461e      	mov	r6, r3
  40302c:	4622      	mov	r2, r4
  40302e:	3a04      	subs	r2, #4
  403030:	2a03      	cmp	r2, #3
  403032:	f846 5b04 	str.w	r5, [r6], #4
  403036:	d8fa      	bhi.n	40302e <memset+0x6a>
  403038:	1f22      	subs	r2, r4, #4
  40303a:	f022 0203 	bic.w	r2, r2, #3
  40303e:	3204      	adds	r2, #4
  403040:	4413      	add	r3, r2
  403042:	f004 0403 	and.w	r4, r4, #3
  403046:	b12c      	cbz	r4, 403054 <memset+0x90>
  403048:	b2c9      	uxtb	r1, r1
  40304a:	441c      	add	r4, r3
  40304c:	f803 1b01 	strb.w	r1, [r3], #1
  403050:	42a3      	cmp	r3, r4
  403052:	d1fb      	bne.n	40304c <memset+0x88>
  403054:	bc70      	pop	{r4, r5, r6}
  403056:	4770      	bx	lr
  403058:	4614      	mov	r4, r2
  40305a:	4603      	mov	r3, r0
  40305c:	e7c2      	b.n	402fe4 <memset+0x20>
  40305e:	bf00      	nop

00403060 <setbuf>:
  403060:	2900      	cmp	r1, #0
  403062:	bf0c      	ite	eq
  403064:	2202      	moveq	r2, #2
  403066:	2200      	movne	r2, #0
  403068:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40306c:	f000 b800 	b.w	403070 <setvbuf>

00403070 <setvbuf>:
  403070:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403074:	4c51      	ldr	r4, [pc, #324]	; (4031bc <setvbuf+0x14c>)
  403076:	6825      	ldr	r5, [r4, #0]
  403078:	b083      	sub	sp, #12
  40307a:	4604      	mov	r4, r0
  40307c:	460f      	mov	r7, r1
  40307e:	4690      	mov	r8, r2
  403080:	461e      	mov	r6, r3
  403082:	b115      	cbz	r5, 40308a <setvbuf+0x1a>
  403084:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403086:	2b00      	cmp	r3, #0
  403088:	d079      	beq.n	40317e <setvbuf+0x10e>
  40308a:	f1b8 0f02 	cmp.w	r8, #2
  40308e:	d004      	beq.n	40309a <setvbuf+0x2a>
  403090:	f1b8 0f01 	cmp.w	r8, #1
  403094:	d87f      	bhi.n	403196 <setvbuf+0x126>
  403096:	2e00      	cmp	r6, #0
  403098:	db7d      	blt.n	403196 <setvbuf+0x126>
  40309a:	4621      	mov	r1, r4
  40309c:	4628      	mov	r0, r5
  40309e:	f000 f943 	bl	403328 <_fflush_r>
  4030a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4030a4:	b141      	cbz	r1, 4030b8 <setvbuf+0x48>
  4030a6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4030aa:	4299      	cmp	r1, r3
  4030ac:	d002      	beq.n	4030b4 <setvbuf+0x44>
  4030ae:	4628      	mov	r0, r5
  4030b0:	f000 fa3a 	bl	403528 <_free_r>
  4030b4:	2300      	movs	r3, #0
  4030b6:	6323      	str	r3, [r4, #48]	; 0x30
  4030b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030bc:	2200      	movs	r2, #0
  4030be:	61a2      	str	r2, [r4, #24]
  4030c0:	6062      	str	r2, [r4, #4]
  4030c2:	061a      	lsls	r2, r3, #24
  4030c4:	d454      	bmi.n	403170 <setvbuf+0x100>
  4030c6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4030ca:	f023 0303 	bic.w	r3, r3, #3
  4030ce:	f1b8 0f02 	cmp.w	r8, #2
  4030d2:	81a3      	strh	r3, [r4, #12]
  4030d4:	d039      	beq.n	40314a <setvbuf+0xda>
  4030d6:	ab01      	add	r3, sp, #4
  4030d8:	466a      	mov	r2, sp
  4030da:	4621      	mov	r1, r4
  4030dc:	4628      	mov	r0, r5
  4030de:	f000 fb35 	bl	40374c <__swhatbuf_r>
  4030e2:	89a3      	ldrh	r3, [r4, #12]
  4030e4:	4318      	orrs	r0, r3
  4030e6:	81a0      	strh	r0, [r4, #12]
  4030e8:	b326      	cbz	r6, 403134 <setvbuf+0xc4>
  4030ea:	b327      	cbz	r7, 403136 <setvbuf+0xc6>
  4030ec:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4030ee:	2b00      	cmp	r3, #0
  4030f0:	d04d      	beq.n	40318e <setvbuf+0x11e>
  4030f2:	9b00      	ldr	r3, [sp, #0]
  4030f4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4030f8:	6027      	str	r7, [r4, #0]
  4030fa:	429e      	cmp	r6, r3
  4030fc:	bf1c      	itt	ne
  4030fe:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  403102:	81a0      	strhne	r0, [r4, #12]
  403104:	f1b8 0f01 	cmp.w	r8, #1
  403108:	bf08      	it	eq
  40310a:	f040 0001 	orreq.w	r0, r0, #1
  40310e:	b283      	uxth	r3, r0
  403110:	bf08      	it	eq
  403112:	81a0      	strheq	r0, [r4, #12]
  403114:	f003 0008 	and.w	r0, r3, #8
  403118:	b280      	uxth	r0, r0
  40311a:	6127      	str	r7, [r4, #16]
  40311c:	6166      	str	r6, [r4, #20]
  40311e:	b318      	cbz	r0, 403168 <setvbuf+0xf8>
  403120:	f013 0001 	ands.w	r0, r3, #1
  403124:	d02f      	beq.n	403186 <setvbuf+0x116>
  403126:	2000      	movs	r0, #0
  403128:	4276      	negs	r6, r6
  40312a:	61a6      	str	r6, [r4, #24]
  40312c:	60a0      	str	r0, [r4, #8]
  40312e:	b003      	add	sp, #12
  403130:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403134:	9e00      	ldr	r6, [sp, #0]
  403136:	4630      	mov	r0, r6
  403138:	f000 fb38 	bl	4037ac <malloc>
  40313c:	4607      	mov	r7, r0
  40313e:	b368      	cbz	r0, 40319c <setvbuf+0x12c>
  403140:	89a3      	ldrh	r3, [r4, #12]
  403142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403146:	81a3      	strh	r3, [r4, #12]
  403148:	e7d0      	b.n	4030ec <setvbuf+0x7c>
  40314a:	2000      	movs	r0, #0
  40314c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403150:	f043 0302 	orr.w	r3, r3, #2
  403154:	2500      	movs	r5, #0
  403156:	2101      	movs	r1, #1
  403158:	81a3      	strh	r3, [r4, #12]
  40315a:	60a5      	str	r5, [r4, #8]
  40315c:	6022      	str	r2, [r4, #0]
  40315e:	6122      	str	r2, [r4, #16]
  403160:	6161      	str	r1, [r4, #20]
  403162:	b003      	add	sp, #12
  403164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403168:	60a0      	str	r0, [r4, #8]
  40316a:	b003      	add	sp, #12
  40316c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403170:	6921      	ldr	r1, [r4, #16]
  403172:	4628      	mov	r0, r5
  403174:	f000 f9d8 	bl	403528 <_free_r>
  403178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40317c:	e7a3      	b.n	4030c6 <setvbuf+0x56>
  40317e:	4628      	mov	r0, r5
  403180:	f000 f966 	bl	403450 <__sinit>
  403184:	e781      	b.n	40308a <setvbuf+0x1a>
  403186:	60a6      	str	r6, [r4, #8]
  403188:	b003      	add	sp, #12
  40318a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40318e:	4628      	mov	r0, r5
  403190:	f000 f95e 	bl	403450 <__sinit>
  403194:	e7ad      	b.n	4030f2 <setvbuf+0x82>
  403196:	f04f 30ff 	mov.w	r0, #4294967295
  40319a:	e7e2      	b.n	403162 <setvbuf+0xf2>
  40319c:	f8dd 9000 	ldr.w	r9, [sp]
  4031a0:	45b1      	cmp	r9, r6
  4031a2:	d006      	beq.n	4031b2 <setvbuf+0x142>
  4031a4:	4648      	mov	r0, r9
  4031a6:	f000 fb01 	bl	4037ac <malloc>
  4031aa:	4607      	mov	r7, r0
  4031ac:	b108      	cbz	r0, 4031b2 <setvbuf+0x142>
  4031ae:	464e      	mov	r6, r9
  4031b0:	e7c6      	b.n	403140 <setvbuf+0xd0>
  4031b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031b6:	f04f 30ff 	mov.w	r0, #4294967295
  4031ba:	e7c7      	b.n	40314c <setvbuf+0xdc>
  4031bc:	20400440 	.word	0x20400440

004031c0 <register_fini>:
  4031c0:	4b02      	ldr	r3, [pc, #8]	; (4031cc <register_fini+0xc>)
  4031c2:	b113      	cbz	r3, 4031ca <register_fini+0xa>
  4031c4:	4802      	ldr	r0, [pc, #8]	; (4031d0 <register_fini+0x10>)
  4031c6:	f000 b805 	b.w	4031d4 <atexit>
  4031ca:	4770      	bx	lr
  4031cc:	00000000 	.word	0x00000000
  4031d0:	00403465 	.word	0x00403465

004031d4 <atexit>:
  4031d4:	2300      	movs	r3, #0
  4031d6:	4601      	mov	r1, r0
  4031d8:	461a      	mov	r2, r3
  4031da:	4618      	mov	r0, r3
  4031dc:	f000 be16 	b.w	403e0c <__register_exitproc>

004031e0 <__sflush_r>:
  4031e0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4031e4:	b29a      	uxth	r2, r3
  4031e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4031ea:	460d      	mov	r5, r1
  4031ec:	0711      	lsls	r1, r2, #28
  4031ee:	4680      	mov	r8, r0
  4031f0:	d43c      	bmi.n	40326c <__sflush_r+0x8c>
  4031f2:	686a      	ldr	r2, [r5, #4]
  4031f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4031f8:	2a00      	cmp	r2, #0
  4031fa:	81ab      	strh	r3, [r5, #12]
  4031fc:	dd73      	ble.n	4032e6 <__sflush_r+0x106>
  4031fe:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403200:	2c00      	cmp	r4, #0
  403202:	d04b      	beq.n	40329c <__sflush_r+0xbc>
  403204:	b29b      	uxth	r3, r3
  403206:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40320a:	2100      	movs	r1, #0
  40320c:	b292      	uxth	r2, r2
  40320e:	f8d8 6000 	ldr.w	r6, [r8]
  403212:	f8c8 1000 	str.w	r1, [r8]
  403216:	2a00      	cmp	r2, #0
  403218:	d069      	beq.n	4032ee <__sflush_r+0x10e>
  40321a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40321c:	075f      	lsls	r7, r3, #29
  40321e:	d505      	bpl.n	40322c <__sflush_r+0x4c>
  403220:	6869      	ldr	r1, [r5, #4]
  403222:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403224:	1a52      	subs	r2, r2, r1
  403226:	b10b      	cbz	r3, 40322c <__sflush_r+0x4c>
  403228:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40322a:	1ad2      	subs	r2, r2, r3
  40322c:	2300      	movs	r3, #0
  40322e:	69e9      	ldr	r1, [r5, #28]
  403230:	4640      	mov	r0, r8
  403232:	47a0      	blx	r4
  403234:	1c44      	adds	r4, r0, #1
  403236:	d03c      	beq.n	4032b2 <__sflush_r+0xd2>
  403238:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40323c:	692a      	ldr	r2, [r5, #16]
  40323e:	602a      	str	r2, [r5, #0]
  403240:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403244:	2200      	movs	r2, #0
  403246:	81ab      	strh	r3, [r5, #12]
  403248:	04db      	lsls	r3, r3, #19
  40324a:	606a      	str	r2, [r5, #4]
  40324c:	d449      	bmi.n	4032e2 <__sflush_r+0x102>
  40324e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403250:	f8c8 6000 	str.w	r6, [r8]
  403254:	b311      	cbz	r1, 40329c <__sflush_r+0xbc>
  403256:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40325a:	4299      	cmp	r1, r3
  40325c:	d002      	beq.n	403264 <__sflush_r+0x84>
  40325e:	4640      	mov	r0, r8
  403260:	f000 f962 	bl	403528 <_free_r>
  403264:	2000      	movs	r0, #0
  403266:	6328      	str	r0, [r5, #48]	; 0x30
  403268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40326c:	692e      	ldr	r6, [r5, #16]
  40326e:	b1ae      	cbz	r6, 40329c <__sflush_r+0xbc>
  403270:	682c      	ldr	r4, [r5, #0]
  403272:	602e      	str	r6, [r5, #0]
  403274:	0790      	lsls	r0, r2, #30
  403276:	bf0c      	ite	eq
  403278:	696b      	ldreq	r3, [r5, #20]
  40327a:	2300      	movne	r3, #0
  40327c:	1ba4      	subs	r4, r4, r6
  40327e:	60ab      	str	r3, [r5, #8]
  403280:	e00a      	b.n	403298 <__sflush_r+0xb8>
  403282:	4623      	mov	r3, r4
  403284:	4632      	mov	r2, r6
  403286:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403288:	69e9      	ldr	r1, [r5, #28]
  40328a:	4640      	mov	r0, r8
  40328c:	47b8      	blx	r7
  40328e:	2800      	cmp	r0, #0
  403290:	eba4 0400 	sub.w	r4, r4, r0
  403294:	4406      	add	r6, r0
  403296:	dd04      	ble.n	4032a2 <__sflush_r+0xc2>
  403298:	2c00      	cmp	r4, #0
  40329a:	dcf2      	bgt.n	403282 <__sflush_r+0xa2>
  40329c:	2000      	movs	r0, #0
  40329e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032a2:	89ab      	ldrh	r3, [r5, #12]
  4032a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4032a8:	81ab      	strh	r3, [r5, #12]
  4032aa:	f04f 30ff 	mov.w	r0, #4294967295
  4032ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032b2:	f8d8 2000 	ldr.w	r2, [r8]
  4032b6:	2a1d      	cmp	r2, #29
  4032b8:	d8f3      	bhi.n	4032a2 <__sflush_r+0xc2>
  4032ba:	4b1a      	ldr	r3, [pc, #104]	; (403324 <__sflush_r+0x144>)
  4032bc:	40d3      	lsrs	r3, r2
  4032be:	f003 0301 	and.w	r3, r3, #1
  4032c2:	f083 0401 	eor.w	r4, r3, #1
  4032c6:	2b00      	cmp	r3, #0
  4032c8:	d0eb      	beq.n	4032a2 <__sflush_r+0xc2>
  4032ca:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4032ce:	6929      	ldr	r1, [r5, #16]
  4032d0:	6029      	str	r1, [r5, #0]
  4032d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4032d6:	04d9      	lsls	r1, r3, #19
  4032d8:	606c      	str	r4, [r5, #4]
  4032da:	81ab      	strh	r3, [r5, #12]
  4032dc:	d5b7      	bpl.n	40324e <__sflush_r+0x6e>
  4032de:	2a00      	cmp	r2, #0
  4032e0:	d1b5      	bne.n	40324e <__sflush_r+0x6e>
  4032e2:	6528      	str	r0, [r5, #80]	; 0x50
  4032e4:	e7b3      	b.n	40324e <__sflush_r+0x6e>
  4032e6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4032e8:	2a00      	cmp	r2, #0
  4032ea:	dc88      	bgt.n	4031fe <__sflush_r+0x1e>
  4032ec:	e7d6      	b.n	40329c <__sflush_r+0xbc>
  4032ee:	2301      	movs	r3, #1
  4032f0:	69e9      	ldr	r1, [r5, #28]
  4032f2:	4640      	mov	r0, r8
  4032f4:	47a0      	blx	r4
  4032f6:	1c43      	adds	r3, r0, #1
  4032f8:	4602      	mov	r2, r0
  4032fa:	d002      	beq.n	403302 <__sflush_r+0x122>
  4032fc:	89ab      	ldrh	r3, [r5, #12]
  4032fe:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403300:	e78c      	b.n	40321c <__sflush_r+0x3c>
  403302:	f8d8 3000 	ldr.w	r3, [r8]
  403306:	2b00      	cmp	r3, #0
  403308:	d0f8      	beq.n	4032fc <__sflush_r+0x11c>
  40330a:	2b1d      	cmp	r3, #29
  40330c:	d001      	beq.n	403312 <__sflush_r+0x132>
  40330e:	2b16      	cmp	r3, #22
  403310:	d102      	bne.n	403318 <__sflush_r+0x138>
  403312:	f8c8 6000 	str.w	r6, [r8]
  403316:	e7c1      	b.n	40329c <__sflush_r+0xbc>
  403318:	89ab      	ldrh	r3, [r5, #12]
  40331a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40331e:	81ab      	strh	r3, [r5, #12]
  403320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403324:	20400001 	.word	0x20400001

00403328 <_fflush_r>:
  403328:	b510      	push	{r4, lr}
  40332a:	4604      	mov	r4, r0
  40332c:	b082      	sub	sp, #8
  40332e:	b108      	cbz	r0, 403334 <_fflush_r+0xc>
  403330:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403332:	b153      	cbz	r3, 40334a <_fflush_r+0x22>
  403334:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403338:	b908      	cbnz	r0, 40333e <_fflush_r+0x16>
  40333a:	b002      	add	sp, #8
  40333c:	bd10      	pop	{r4, pc}
  40333e:	4620      	mov	r0, r4
  403340:	b002      	add	sp, #8
  403342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403346:	f7ff bf4b 	b.w	4031e0 <__sflush_r>
  40334a:	9101      	str	r1, [sp, #4]
  40334c:	f000 f880 	bl	403450 <__sinit>
  403350:	9901      	ldr	r1, [sp, #4]
  403352:	e7ef      	b.n	403334 <_fflush_r+0xc>

00403354 <_cleanup_r>:
  403354:	4901      	ldr	r1, [pc, #4]	; (40335c <_cleanup_r+0x8>)
  403356:	f000 b9cf 	b.w	4036f8 <_fwalk_reent>
  40335a:	bf00      	nop
  40335c:	00403ed5 	.word	0x00403ed5

00403360 <__sinit.part.1>:
  403360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403364:	4b35      	ldr	r3, [pc, #212]	; (40343c <__sinit.part.1+0xdc>)
  403366:	6845      	ldr	r5, [r0, #4]
  403368:	63c3      	str	r3, [r0, #60]	; 0x3c
  40336a:	2400      	movs	r4, #0
  40336c:	4607      	mov	r7, r0
  40336e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403372:	2304      	movs	r3, #4
  403374:	2103      	movs	r1, #3
  403376:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40337a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40337e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403382:	b083      	sub	sp, #12
  403384:	602c      	str	r4, [r5, #0]
  403386:	606c      	str	r4, [r5, #4]
  403388:	60ac      	str	r4, [r5, #8]
  40338a:	666c      	str	r4, [r5, #100]	; 0x64
  40338c:	81ec      	strh	r4, [r5, #14]
  40338e:	612c      	str	r4, [r5, #16]
  403390:	616c      	str	r4, [r5, #20]
  403392:	61ac      	str	r4, [r5, #24]
  403394:	81ab      	strh	r3, [r5, #12]
  403396:	4621      	mov	r1, r4
  403398:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40339c:	2208      	movs	r2, #8
  40339e:	f7ff fe11 	bl	402fc4 <memset>
  4033a2:	68be      	ldr	r6, [r7, #8]
  4033a4:	f8df b098 	ldr.w	fp, [pc, #152]	; 403440 <__sinit.part.1+0xe0>
  4033a8:	f8df a098 	ldr.w	sl, [pc, #152]	; 403444 <__sinit.part.1+0xe4>
  4033ac:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403448 <__sinit.part.1+0xe8>
  4033b0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40344c <__sinit.part.1+0xec>
  4033b4:	f8c5 b020 	str.w	fp, [r5, #32]
  4033b8:	2301      	movs	r3, #1
  4033ba:	2209      	movs	r2, #9
  4033bc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4033c0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4033c4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4033c8:	61ed      	str	r5, [r5, #28]
  4033ca:	4621      	mov	r1, r4
  4033cc:	81f3      	strh	r3, [r6, #14]
  4033ce:	81b2      	strh	r2, [r6, #12]
  4033d0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4033d4:	6034      	str	r4, [r6, #0]
  4033d6:	6074      	str	r4, [r6, #4]
  4033d8:	60b4      	str	r4, [r6, #8]
  4033da:	6674      	str	r4, [r6, #100]	; 0x64
  4033dc:	6134      	str	r4, [r6, #16]
  4033de:	6174      	str	r4, [r6, #20]
  4033e0:	61b4      	str	r4, [r6, #24]
  4033e2:	2208      	movs	r2, #8
  4033e4:	9301      	str	r3, [sp, #4]
  4033e6:	f7ff fded 	bl	402fc4 <memset>
  4033ea:	68fd      	ldr	r5, [r7, #12]
  4033ec:	61f6      	str	r6, [r6, #28]
  4033ee:	2012      	movs	r0, #18
  4033f0:	2202      	movs	r2, #2
  4033f2:	f8c6 b020 	str.w	fp, [r6, #32]
  4033f6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4033fa:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4033fe:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  403402:	4621      	mov	r1, r4
  403404:	81a8      	strh	r0, [r5, #12]
  403406:	81ea      	strh	r2, [r5, #14]
  403408:	602c      	str	r4, [r5, #0]
  40340a:	606c      	str	r4, [r5, #4]
  40340c:	60ac      	str	r4, [r5, #8]
  40340e:	666c      	str	r4, [r5, #100]	; 0x64
  403410:	612c      	str	r4, [r5, #16]
  403412:	616c      	str	r4, [r5, #20]
  403414:	61ac      	str	r4, [r5, #24]
  403416:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40341a:	2208      	movs	r2, #8
  40341c:	f7ff fdd2 	bl	402fc4 <memset>
  403420:	9b01      	ldr	r3, [sp, #4]
  403422:	61ed      	str	r5, [r5, #28]
  403424:	f8c5 b020 	str.w	fp, [r5, #32]
  403428:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40342c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403430:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403434:	63bb      	str	r3, [r7, #56]	; 0x38
  403436:	b003      	add	sp, #12
  403438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40343c:	00403355 	.word	0x00403355
  403440:	00403d59 	.word	0x00403d59
  403444:	00403d7d 	.word	0x00403d7d
  403448:	00403db9 	.word	0x00403db9
  40344c:	00403dd9 	.word	0x00403dd9

00403450 <__sinit>:
  403450:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403452:	b103      	cbz	r3, 403456 <__sinit+0x6>
  403454:	4770      	bx	lr
  403456:	f7ff bf83 	b.w	403360 <__sinit.part.1>
  40345a:	bf00      	nop

0040345c <__sfp_lock_acquire>:
  40345c:	4770      	bx	lr
  40345e:	bf00      	nop

00403460 <__sfp_lock_release>:
  403460:	4770      	bx	lr
  403462:	bf00      	nop

00403464 <__libc_fini_array>:
  403464:	b538      	push	{r3, r4, r5, lr}
  403466:	4d07      	ldr	r5, [pc, #28]	; (403484 <__libc_fini_array+0x20>)
  403468:	4c07      	ldr	r4, [pc, #28]	; (403488 <__libc_fini_array+0x24>)
  40346a:	1b2c      	subs	r4, r5, r4
  40346c:	10a4      	asrs	r4, r4, #2
  40346e:	d005      	beq.n	40347c <__libc_fini_array+0x18>
  403470:	3c01      	subs	r4, #1
  403472:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403476:	4798      	blx	r3
  403478:	2c00      	cmp	r4, #0
  40347a:	d1f9      	bne.n	403470 <__libc_fini_array+0xc>
  40347c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403480:	f000 bdb8 	b.w	403ff4 <_fini>
  403484:	00404004 	.word	0x00404004
  403488:	00404000 	.word	0x00404000

0040348c <_malloc_trim_r>:
  40348c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40348e:	4f23      	ldr	r7, [pc, #140]	; (40351c <_malloc_trim_r+0x90>)
  403490:	460c      	mov	r4, r1
  403492:	4606      	mov	r6, r0
  403494:	f000 fc4a 	bl	403d2c <__malloc_lock>
  403498:	68bb      	ldr	r3, [r7, #8]
  40349a:	685d      	ldr	r5, [r3, #4]
  40349c:	f025 0503 	bic.w	r5, r5, #3
  4034a0:	1b29      	subs	r1, r5, r4
  4034a2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4034a6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4034aa:	f021 010f 	bic.w	r1, r1, #15
  4034ae:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4034b2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4034b6:	db07      	blt.n	4034c8 <_malloc_trim_r+0x3c>
  4034b8:	2100      	movs	r1, #0
  4034ba:	4630      	mov	r0, r6
  4034bc:	f000 fc3a 	bl	403d34 <_sbrk_r>
  4034c0:	68bb      	ldr	r3, [r7, #8]
  4034c2:	442b      	add	r3, r5
  4034c4:	4298      	cmp	r0, r3
  4034c6:	d004      	beq.n	4034d2 <_malloc_trim_r+0x46>
  4034c8:	4630      	mov	r0, r6
  4034ca:	f000 fc31 	bl	403d30 <__malloc_unlock>
  4034ce:	2000      	movs	r0, #0
  4034d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4034d2:	4261      	negs	r1, r4
  4034d4:	4630      	mov	r0, r6
  4034d6:	f000 fc2d 	bl	403d34 <_sbrk_r>
  4034da:	3001      	adds	r0, #1
  4034dc:	d00d      	beq.n	4034fa <_malloc_trim_r+0x6e>
  4034de:	4b10      	ldr	r3, [pc, #64]	; (403520 <_malloc_trim_r+0x94>)
  4034e0:	68ba      	ldr	r2, [r7, #8]
  4034e2:	6819      	ldr	r1, [r3, #0]
  4034e4:	1b2d      	subs	r5, r5, r4
  4034e6:	f045 0501 	orr.w	r5, r5, #1
  4034ea:	4630      	mov	r0, r6
  4034ec:	1b09      	subs	r1, r1, r4
  4034ee:	6055      	str	r5, [r2, #4]
  4034f0:	6019      	str	r1, [r3, #0]
  4034f2:	f000 fc1d 	bl	403d30 <__malloc_unlock>
  4034f6:	2001      	movs	r0, #1
  4034f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4034fa:	2100      	movs	r1, #0
  4034fc:	4630      	mov	r0, r6
  4034fe:	f000 fc19 	bl	403d34 <_sbrk_r>
  403502:	68ba      	ldr	r2, [r7, #8]
  403504:	1a83      	subs	r3, r0, r2
  403506:	2b0f      	cmp	r3, #15
  403508:	ddde      	ble.n	4034c8 <_malloc_trim_r+0x3c>
  40350a:	4c06      	ldr	r4, [pc, #24]	; (403524 <_malloc_trim_r+0x98>)
  40350c:	4904      	ldr	r1, [pc, #16]	; (403520 <_malloc_trim_r+0x94>)
  40350e:	6824      	ldr	r4, [r4, #0]
  403510:	f043 0301 	orr.w	r3, r3, #1
  403514:	1b00      	subs	r0, r0, r4
  403516:	6053      	str	r3, [r2, #4]
  403518:	6008      	str	r0, [r1, #0]
  40351a:	e7d5      	b.n	4034c8 <_malloc_trim_r+0x3c>
  40351c:	20400444 	.word	0x20400444
  403520:	20400904 	.word	0x20400904
  403524:	20400850 	.word	0x20400850

00403528 <_free_r>:
  403528:	2900      	cmp	r1, #0
  40352a:	d045      	beq.n	4035b8 <_free_r+0x90>
  40352c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403530:	460d      	mov	r5, r1
  403532:	4680      	mov	r8, r0
  403534:	f000 fbfa 	bl	403d2c <__malloc_lock>
  403538:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40353c:	496a      	ldr	r1, [pc, #424]	; (4036e8 <_free_r+0x1c0>)
  40353e:	f027 0301 	bic.w	r3, r7, #1
  403542:	f1a5 0408 	sub.w	r4, r5, #8
  403546:	18e2      	adds	r2, r4, r3
  403548:	688e      	ldr	r6, [r1, #8]
  40354a:	6850      	ldr	r0, [r2, #4]
  40354c:	42b2      	cmp	r2, r6
  40354e:	f020 0003 	bic.w	r0, r0, #3
  403552:	d062      	beq.n	40361a <_free_r+0xf2>
  403554:	07fe      	lsls	r6, r7, #31
  403556:	6050      	str	r0, [r2, #4]
  403558:	d40b      	bmi.n	403572 <_free_r+0x4a>
  40355a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40355e:	1be4      	subs	r4, r4, r7
  403560:	f101 0e08 	add.w	lr, r1, #8
  403564:	68a5      	ldr	r5, [r4, #8]
  403566:	4575      	cmp	r5, lr
  403568:	443b      	add	r3, r7
  40356a:	d06f      	beq.n	40364c <_free_r+0x124>
  40356c:	68e7      	ldr	r7, [r4, #12]
  40356e:	60ef      	str	r7, [r5, #12]
  403570:	60bd      	str	r5, [r7, #8]
  403572:	1815      	adds	r5, r2, r0
  403574:	686d      	ldr	r5, [r5, #4]
  403576:	07ed      	lsls	r5, r5, #31
  403578:	d542      	bpl.n	403600 <_free_r+0xd8>
  40357a:	f043 0201 	orr.w	r2, r3, #1
  40357e:	6062      	str	r2, [r4, #4]
  403580:	50e3      	str	r3, [r4, r3]
  403582:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403586:	d218      	bcs.n	4035ba <_free_r+0x92>
  403588:	08db      	lsrs	r3, r3, #3
  40358a:	1c5a      	adds	r2, r3, #1
  40358c:	684d      	ldr	r5, [r1, #4]
  40358e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  403592:	60a7      	str	r7, [r4, #8]
  403594:	2001      	movs	r0, #1
  403596:	109b      	asrs	r3, r3, #2
  403598:	fa00 f303 	lsl.w	r3, r0, r3
  40359c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  4035a0:	431d      	orrs	r5, r3
  4035a2:	3808      	subs	r0, #8
  4035a4:	60e0      	str	r0, [r4, #12]
  4035a6:	604d      	str	r5, [r1, #4]
  4035a8:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4035ac:	60fc      	str	r4, [r7, #12]
  4035ae:	4640      	mov	r0, r8
  4035b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4035b4:	f000 bbbc 	b.w	403d30 <__malloc_unlock>
  4035b8:	4770      	bx	lr
  4035ba:	0a5a      	lsrs	r2, r3, #9
  4035bc:	2a04      	cmp	r2, #4
  4035be:	d853      	bhi.n	403668 <_free_r+0x140>
  4035c0:	099a      	lsrs	r2, r3, #6
  4035c2:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4035c6:	007f      	lsls	r7, r7, #1
  4035c8:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4035cc:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4035d0:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4035d4:	4944      	ldr	r1, [pc, #272]	; (4036e8 <_free_r+0x1c0>)
  4035d6:	3808      	subs	r0, #8
  4035d8:	4290      	cmp	r0, r2
  4035da:	d04d      	beq.n	403678 <_free_r+0x150>
  4035dc:	6851      	ldr	r1, [r2, #4]
  4035de:	f021 0103 	bic.w	r1, r1, #3
  4035e2:	428b      	cmp	r3, r1
  4035e4:	d202      	bcs.n	4035ec <_free_r+0xc4>
  4035e6:	6892      	ldr	r2, [r2, #8]
  4035e8:	4290      	cmp	r0, r2
  4035ea:	d1f7      	bne.n	4035dc <_free_r+0xb4>
  4035ec:	68d0      	ldr	r0, [r2, #12]
  4035ee:	60e0      	str	r0, [r4, #12]
  4035f0:	60a2      	str	r2, [r4, #8]
  4035f2:	6084      	str	r4, [r0, #8]
  4035f4:	60d4      	str	r4, [r2, #12]
  4035f6:	4640      	mov	r0, r8
  4035f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4035fc:	f000 bb98 	b.w	403d30 <__malloc_unlock>
  403600:	6895      	ldr	r5, [r2, #8]
  403602:	4f3a      	ldr	r7, [pc, #232]	; (4036ec <_free_r+0x1c4>)
  403604:	42bd      	cmp	r5, r7
  403606:	4403      	add	r3, r0
  403608:	d03f      	beq.n	40368a <_free_r+0x162>
  40360a:	68d0      	ldr	r0, [r2, #12]
  40360c:	60e8      	str	r0, [r5, #12]
  40360e:	f043 0201 	orr.w	r2, r3, #1
  403612:	6085      	str	r5, [r0, #8]
  403614:	6062      	str	r2, [r4, #4]
  403616:	50e3      	str	r3, [r4, r3]
  403618:	e7b3      	b.n	403582 <_free_r+0x5a>
  40361a:	07ff      	lsls	r7, r7, #31
  40361c:	4403      	add	r3, r0
  40361e:	d407      	bmi.n	403630 <_free_r+0x108>
  403620:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403624:	1aa4      	subs	r4, r4, r2
  403626:	4413      	add	r3, r2
  403628:	68a0      	ldr	r0, [r4, #8]
  40362a:	68e2      	ldr	r2, [r4, #12]
  40362c:	60c2      	str	r2, [r0, #12]
  40362e:	6090      	str	r0, [r2, #8]
  403630:	4a2f      	ldr	r2, [pc, #188]	; (4036f0 <_free_r+0x1c8>)
  403632:	6812      	ldr	r2, [r2, #0]
  403634:	f043 0001 	orr.w	r0, r3, #1
  403638:	4293      	cmp	r3, r2
  40363a:	6060      	str	r0, [r4, #4]
  40363c:	608c      	str	r4, [r1, #8]
  40363e:	d3b6      	bcc.n	4035ae <_free_r+0x86>
  403640:	4b2c      	ldr	r3, [pc, #176]	; (4036f4 <_free_r+0x1cc>)
  403642:	4640      	mov	r0, r8
  403644:	6819      	ldr	r1, [r3, #0]
  403646:	f7ff ff21 	bl	40348c <_malloc_trim_r>
  40364a:	e7b0      	b.n	4035ae <_free_r+0x86>
  40364c:	1811      	adds	r1, r2, r0
  40364e:	6849      	ldr	r1, [r1, #4]
  403650:	07c9      	lsls	r1, r1, #31
  403652:	d444      	bmi.n	4036de <_free_r+0x1b6>
  403654:	6891      	ldr	r1, [r2, #8]
  403656:	68d2      	ldr	r2, [r2, #12]
  403658:	60ca      	str	r2, [r1, #12]
  40365a:	4403      	add	r3, r0
  40365c:	f043 0001 	orr.w	r0, r3, #1
  403660:	6091      	str	r1, [r2, #8]
  403662:	6060      	str	r0, [r4, #4]
  403664:	50e3      	str	r3, [r4, r3]
  403666:	e7a2      	b.n	4035ae <_free_r+0x86>
  403668:	2a14      	cmp	r2, #20
  40366a:	d817      	bhi.n	40369c <_free_r+0x174>
  40366c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403670:	007f      	lsls	r7, r7, #1
  403672:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403676:	e7a9      	b.n	4035cc <_free_r+0xa4>
  403678:	10aa      	asrs	r2, r5, #2
  40367a:	684b      	ldr	r3, [r1, #4]
  40367c:	2501      	movs	r5, #1
  40367e:	fa05 f202 	lsl.w	r2, r5, r2
  403682:	4313      	orrs	r3, r2
  403684:	604b      	str	r3, [r1, #4]
  403686:	4602      	mov	r2, r0
  403688:	e7b1      	b.n	4035ee <_free_r+0xc6>
  40368a:	f043 0201 	orr.w	r2, r3, #1
  40368e:	614c      	str	r4, [r1, #20]
  403690:	610c      	str	r4, [r1, #16]
  403692:	60e5      	str	r5, [r4, #12]
  403694:	60a5      	str	r5, [r4, #8]
  403696:	6062      	str	r2, [r4, #4]
  403698:	50e3      	str	r3, [r4, r3]
  40369a:	e788      	b.n	4035ae <_free_r+0x86>
  40369c:	2a54      	cmp	r2, #84	; 0x54
  40369e:	d806      	bhi.n	4036ae <_free_r+0x186>
  4036a0:	0b1a      	lsrs	r2, r3, #12
  4036a2:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4036a6:	007f      	lsls	r7, r7, #1
  4036a8:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4036ac:	e78e      	b.n	4035cc <_free_r+0xa4>
  4036ae:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4036b2:	d806      	bhi.n	4036c2 <_free_r+0x19a>
  4036b4:	0bda      	lsrs	r2, r3, #15
  4036b6:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4036ba:	007f      	lsls	r7, r7, #1
  4036bc:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4036c0:	e784      	b.n	4035cc <_free_r+0xa4>
  4036c2:	f240 5054 	movw	r0, #1364	; 0x554
  4036c6:	4282      	cmp	r2, r0
  4036c8:	d806      	bhi.n	4036d8 <_free_r+0x1b0>
  4036ca:	0c9a      	lsrs	r2, r3, #18
  4036cc:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4036d0:	007f      	lsls	r7, r7, #1
  4036d2:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4036d6:	e779      	b.n	4035cc <_free_r+0xa4>
  4036d8:	27fe      	movs	r7, #254	; 0xfe
  4036da:	257e      	movs	r5, #126	; 0x7e
  4036dc:	e776      	b.n	4035cc <_free_r+0xa4>
  4036de:	f043 0201 	orr.w	r2, r3, #1
  4036e2:	6062      	str	r2, [r4, #4]
  4036e4:	50e3      	str	r3, [r4, r3]
  4036e6:	e762      	b.n	4035ae <_free_r+0x86>
  4036e8:	20400444 	.word	0x20400444
  4036ec:	2040044c 	.word	0x2040044c
  4036f0:	2040084c 	.word	0x2040084c
  4036f4:	20400900 	.word	0x20400900

004036f8 <_fwalk_reent>:
  4036f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4036fc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403700:	d01f      	beq.n	403742 <_fwalk_reent+0x4a>
  403702:	4688      	mov	r8, r1
  403704:	4606      	mov	r6, r0
  403706:	f04f 0900 	mov.w	r9, #0
  40370a:	687d      	ldr	r5, [r7, #4]
  40370c:	68bc      	ldr	r4, [r7, #8]
  40370e:	3d01      	subs	r5, #1
  403710:	d411      	bmi.n	403736 <_fwalk_reent+0x3e>
  403712:	89a3      	ldrh	r3, [r4, #12]
  403714:	2b01      	cmp	r3, #1
  403716:	f105 35ff 	add.w	r5, r5, #4294967295
  40371a:	d908      	bls.n	40372e <_fwalk_reent+0x36>
  40371c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403720:	3301      	adds	r3, #1
  403722:	4621      	mov	r1, r4
  403724:	4630      	mov	r0, r6
  403726:	d002      	beq.n	40372e <_fwalk_reent+0x36>
  403728:	47c0      	blx	r8
  40372a:	ea49 0900 	orr.w	r9, r9, r0
  40372e:	1c6b      	adds	r3, r5, #1
  403730:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403734:	d1ed      	bne.n	403712 <_fwalk_reent+0x1a>
  403736:	683f      	ldr	r7, [r7, #0]
  403738:	2f00      	cmp	r7, #0
  40373a:	d1e6      	bne.n	40370a <_fwalk_reent+0x12>
  40373c:	4648      	mov	r0, r9
  40373e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403742:	46b9      	mov	r9, r7
  403744:	4648      	mov	r0, r9
  403746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40374a:	bf00      	nop

0040374c <__swhatbuf_r>:
  40374c:	b570      	push	{r4, r5, r6, lr}
  40374e:	460d      	mov	r5, r1
  403750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403754:	2900      	cmp	r1, #0
  403756:	b090      	sub	sp, #64	; 0x40
  403758:	4614      	mov	r4, r2
  40375a:	461e      	mov	r6, r3
  40375c:	db14      	blt.n	403788 <__swhatbuf_r+0x3c>
  40375e:	aa01      	add	r2, sp, #4
  403760:	f000 fbfa 	bl	403f58 <_fstat_r>
  403764:	2800      	cmp	r0, #0
  403766:	db0f      	blt.n	403788 <__swhatbuf_r+0x3c>
  403768:	9a02      	ldr	r2, [sp, #8]
  40376a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40376e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403772:	fab2 f282 	clz	r2, r2
  403776:	0952      	lsrs	r2, r2, #5
  403778:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40377c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403780:	6032      	str	r2, [r6, #0]
  403782:	6023      	str	r3, [r4, #0]
  403784:	b010      	add	sp, #64	; 0x40
  403786:	bd70      	pop	{r4, r5, r6, pc}
  403788:	89a8      	ldrh	r0, [r5, #12]
  40378a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  40378e:	b282      	uxth	r2, r0
  403790:	2000      	movs	r0, #0
  403792:	6030      	str	r0, [r6, #0]
  403794:	b11a      	cbz	r2, 40379e <__swhatbuf_r+0x52>
  403796:	2340      	movs	r3, #64	; 0x40
  403798:	6023      	str	r3, [r4, #0]
  40379a:	b010      	add	sp, #64	; 0x40
  40379c:	bd70      	pop	{r4, r5, r6, pc}
  40379e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4037a2:	4610      	mov	r0, r2
  4037a4:	6023      	str	r3, [r4, #0]
  4037a6:	b010      	add	sp, #64	; 0x40
  4037a8:	bd70      	pop	{r4, r5, r6, pc}
  4037aa:	bf00      	nop

004037ac <malloc>:
  4037ac:	4b02      	ldr	r3, [pc, #8]	; (4037b8 <malloc+0xc>)
  4037ae:	4601      	mov	r1, r0
  4037b0:	6818      	ldr	r0, [r3, #0]
  4037b2:	f000 b803 	b.w	4037bc <_malloc_r>
  4037b6:	bf00      	nop
  4037b8:	20400440 	.word	0x20400440

004037bc <_malloc_r>:
  4037bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037c0:	f101 050b 	add.w	r5, r1, #11
  4037c4:	2d16      	cmp	r5, #22
  4037c6:	b083      	sub	sp, #12
  4037c8:	4606      	mov	r6, r0
  4037ca:	f240 809f 	bls.w	40390c <_malloc_r+0x150>
  4037ce:	f035 0507 	bics.w	r5, r5, #7
  4037d2:	f100 80bf 	bmi.w	403954 <_malloc_r+0x198>
  4037d6:	42a9      	cmp	r1, r5
  4037d8:	f200 80bc 	bhi.w	403954 <_malloc_r+0x198>
  4037dc:	f000 faa6 	bl	403d2c <__malloc_lock>
  4037e0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4037e4:	f0c0 829c 	bcc.w	403d20 <_malloc_r+0x564>
  4037e8:	0a6b      	lsrs	r3, r5, #9
  4037ea:	f000 80ba 	beq.w	403962 <_malloc_r+0x1a6>
  4037ee:	2b04      	cmp	r3, #4
  4037f0:	f200 8183 	bhi.w	403afa <_malloc_r+0x33e>
  4037f4:	09a8      	lsrs	r0, r5, #6
  4037f6:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4037fa:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4037fe:	3038      	adds	r0, #56	; 0x38
  403800:	4fc4      	ldr	r7, [pc, #784]	; (403b14 <_malloc_r+0x358>)
  403802:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403806:	f1a3 0108 	sub.w	r1, r3, #8
  40380a:	685c      	ldr	r4, [r3, #4]
  40380c:	42a1      	cmp	r1, r4
  40380e:	d107      	bne.n	403820 <_malloc_r+0x64>
  403810:	e0ac      	b.n	40396c <_malloc_r+0x1b0>
  403812:	2a00      	cmp	r2, #0
  403814:	f280 80ac 	bge.w	403970 <_malloc_r+0x1b4>
  403818:	68e4      	ldr	r4, [r4, #12]
  40381a:	42a1      	cmp	r1, r4
  40381c:	f000 80a6 	beq.w	40396c <_malloc_r+0x1b0>
  403820:	6863      	ldr	r3, [r4, #4]
  403822:	f023 0303 	bic.w	r3, r3, #3
  403826:	1b5a      	subs	r2, r3, r5
  403828:	2a0f      	cmp	r2, #15
  40382a:	ddf2      	ble.n	403812 <_malloc_r+0x56>
  40382c:	49b9      	ldr	r1, [pc, #740]	; (403b14 <_malloc_r+0x358>)
  40382e:	693c      	ldr	r4, [r7, #16]
  403830:	f101 0e08 	add.w	lr, r1, #8
  403834:	4574      	cmp	r4, lr
  403836:	f000 81b3 	beq.w	403ba0 <_malloc_r+0x3e4>
  40383a:	6863      	ldr	r3, [r4, #4]
  40383c:	f023 0303 	bic.w	r3, r3, #3
  403840:	1b5a      	subs	r2, r3, r5
  403842:	2a0f      	cmp	r2, #15
  403844:	f300 8199 	bgt.w	403b7a <_malloc_r+0x3be>
  403848:	2a00      	cmp	r2, #0
  40384a:	f8c1 e014 	str.w	lr, [r1, #20]
  40384e:	f8c1 e010 	str.w	lr, [r1, #16]
  403852:	f280 809e 	bge.w	403992 <_malloc_r+0x1d6>
  403856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40385a:	f080 8167 	bcs.w	403b2c <_malloc_r+0x370>
  40385e:	08db      	lsrs	r3, r3, #3
  403860:	f103 0c01 	add.w	ip, r3, #1
  403864:	2201      	movs	r2, #1
  403866:	109b      	asrs	r3, r3, #2
  403868:	fa02 f303 	lsl.w	r3, r2, r3
  40386c:	684a      	ldr	r2, [r1, #4]
  40386e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  403872:	f8c4 8008 	str.w	r8, [r4, #8]
  403876:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40387a:	431a      	orrs	r2, r3
  40387c:	f1a9 0308 	sub.w	r3, r9, #8
  403880:	60e3      	str	r3, [r4, #12]
  403882:	604a      	str	r2, [r1, #4]
  403884:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  403888:	f8c8 400c 	str.w	r4, [r8, #12]
  40388c:	1083      	asrs	r3, r0, #2
  40388e:	2401      	movs	r4, #1
  403890:	409c      	lsls	r4, r3
  403892:	4294      	cmp	r4, r2
  403894:	f200 808a 	bhi.w	4039ac <_malloc_r+0x1f0>
  403898:	4214      	tst	r4, r2
  40389a:	d106      	bne.n	4038aa <_malloc_r+0xee>
  40389c:	f020 0003 	bic.w	r0, r0, #3
  4038a0:	0064      	lsls	r4, r4, #1
  4038a2:	4214      	tst	r4, r2
  4038a4:	f100 0004 	add.w	r0, r0, #4
  4038a8:	d0fa      	beq.n	4038a0 <_malloc_r+0xe4>
  4038aa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4038ae:	46cc      	mov	ip, r9
  4038b0:	4680      	mov	r8, r0
  4038b2:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4038b6:	458c      	cmp	ip, r1
  4038b8:	d107      	bne.n	4038ca <_malloc_r+0x10e>
  4038ba:	e173      	b.n	403ba4 <_malloc_r+0x3e8>
  4038bc:	2a00      	cmp	r2, #0
  4038be:	f280 8181 	bge.w	403bc4 <_malloc_r+0x408>
  4038c2:	68c9      	ldr	r1, [r1, #12]
  4038c4:	458c      	cmp	ip, r1
  4038c6:	f000 816d 	beq.w	403ba4 <_malloc_r+0x3e8>
  4038ca:	684b      	ldr	r3, [r1, #4]
  4038cc:	f023 0303 	bic.w	r3, r3, #3
  4038d0:	1b5a      	subs	r2, r3, r5
  4038d2:	2a0f      	cmp	r2, #15
  4038d4:	ddf2      	ble.n	4038bc <_malloc_r+0x100>
  4038d6:	460c      	mov	r4, r1
  4038d8:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4038dc:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4038e0:	194b      	adds	r3, r1, r5
  4038e2:	f045 0501 	orr.w	r5, r5, #1
  4038e6:	604d      	str	r5, [r1, #4]
  4038e8:	f042 0101 	orr.w	r1, r2, #1
  4038ec:	f8c8 c00c 	str.w	ip, [r8, #12]
  4038f0:	4630      	mov	r0, r6
  4038f2:	f8cc 8008 	str.w	r8, [ip, #8]
  4038f6:	617b      	str	r3, [r7, #20]
  4038f8:	613b      	str	r3, [r7, #16]
  4038fa:	f8c3 e00c 	str.w	lr, [r3, #12]
  4038fe:	f8c3 e008 	str.w	lr, [r3, #8]
  403902:	6059      	str	r1, [r3, #4]
  403904:	509a      	str	r2, [r3, r2]
  403906:	f000 fa13 	bl	403d30 <__malloc_unlock>
  40390a:	e01f      	b.n	40394c <_malloc_r+0x190>
  40390c:	2910      	cmp	r1, #16
  40390e:	d821      	bhi.n	403954 <_malloc_r+0x198>
  403910:	f000 fa0c 	bl	403d2c <__malloc_lock>
  403914:	2510      	movs	r5, #16
  403916:	2306      	movs	r3, #6
  403918:	2002      	movs	r0, #2
  40391a:	4f7e      	ldr	r7, [pc, #504]	; (403b14 <_malloc_r+0x358>)
  40391c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403920:	f1a3 0208 	sub.w	r2, r3, #8
  403924:	685c      	ldr	r4, [r3, #4]
  403926:	4294      	cmp	r4, r2
  403928:	f000 8145 	beq.w	403bb6 <_malloc_r+0x3fa>
  40392c:	6863      	ldr	r3, [r4, #4]
  40392e:	68e1      	ldr	r1, [r4, #12]
  403930:	68a5      	ldr	r5, [r4, #8]
  403932:	f023 0303 	bic.w	r3, r3, #3
  403936:	4423      	add	r3, r4
  403938:	4630      	mov	r0, r6
  40393a:	685a      	ldr	r2, [r3, #4]
  40393c:	60e9      	str	r1, [r5, #12]
  40393e:	f042 0201 	orr.w	r2, r2, #1
  403942:	608d      	str	r5, [r1, #8]
  403944:	605a      	str	r2, [r3, #4]
  403946:	f000 f9f3 	bl	403d30 <__malloc_unlock>
  40394a:	3408      	adds	r4, #8
  40394c:	4620      	mov	r0, r4
  40394e:	b003      	add	sp, #12
  403950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403954:	2400      	movs	r4, #0
  403956:	230c      	movs	r3, #12
  403958:	4620      	mov	r0, r4
  40395a:	6033      	str	r3, [r6, #0]
  40395c:	b003      	add	sp, #12
  40395e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403962:	2380      	movs	r3, #128	; 0x80
  403964:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403968:	203f      	movs	r0, #63	; 0x3f
  40396a:	e749      	b.n	403800 <_malloc_r+0x44>
  40396c:	4670      	mov	r0, lr
  40396e:	e75d      	b.n	40382c <_malloc_r+0x70>
  403970:	4423      	add	r3, r4
  403972:	68e1      	ldr	r1, [r4, #12]
  403974:	685a      	ldr	r2, [r3, #4]
  403976:	68a5      	ldr	r5, [r4, #8]
  403978:	f042 0201 	orr.w	r2, r2, #1
  40397c:	60e9      	str	r1, [r5, #12]
  40397e:	4630      	mov	r0, r6
  403980:	608d      	str	r5, [r1, #8]
  403982:	605a      	str	r2, [r3, #4]
  403984:	f000 f9d4 	bl	403d30 <__malloc_unlock>
  403988:	3408      	adds	r4, #8
  40398a:	4620      	mov	r0, r4
  40398c:	b003      	add	sp, #12
  40398e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403992:	4423      	add	r3, r4
  403994:	4630      	mov	r0, r6
  403996:	685a      	ldr	r2, [r3, #4]
  403998:	f042 0201 	orr.w	r2, r2, #1
  40399c:	605a      	str	r2, [r3, #4]
  40399e:	f000 f9c7 	bl	403d30 <__malloc_unlock>
  4039a2:	3408      	adds	r4, #8
  4039a4:	4620      	mov	r0, r4
  4039a6:	b003      	add	sp, #12
  4039a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039ac:	68bc      	ldr	r4, [r7, #8]
  4039ae:	6863      	ldr	r3, [r4, #4]
  4039b0:	f023 0803 	bic.w	r8, r3, #3
  4039b4:	45a8      	cmp	r8, r5
  4039b6:	d304      	bcc.n	4039c2 <_malloc_r+0x206>
  4039b8:	ebc5 0308 	rsb	r3, r5, r8
  4039bc:	2b0f      	cmp	r3, #15
  4039be:	f300 808c 	bgt.w	403ada <_malloc_r+0x31e>
  4039c2:	4b55      	ldr	r3, [pc, #340]	; (403b18 <_malloc_r+0x35c>)
  4039c4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403b28 <_malloc_r+0x36c>
  4039c8:	681a      	ldr	r2, [r3, #0]
  4039ca:	f8d9 3000 	ldr.w	r3, [r9]
  4039ce:	3301      	adds	r3, #1
  4039d0:	442a      	add	r2, r5
  4039d2:	eb04 0a08 	add.w	sl, r4, r8
  4039d6:	f000 8160 	beq.w	403c9a <_malloc_r+0x4de>
  4039da:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4039de:	320f      	adds	r2, #15
  4039e0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4039e4:	f022 020f 	bic.w	r2, r2, #15
  4039e8:	4611      	mov	r1, r2
  4039ea:	4630      	mov	r0, r6
  4039ec:	9201      	str	r2, [sp, #4]
  4039ee:	f000 f9a1 	bl	403d34 <_sbrk_r>
  4039f2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4039f6:	4683      	mov	fp, r0
  4039f8:	9a01      	ldr	r2, [sp, #4]
  4039fa:	f000 8158 	beq.w	403cae <_malloc_r+0x4f2>
  4039fe:	4582      	cmp	sl, r0
  403a00:	f200 80fc 	bhi.w	403bfc <_malloc_r+0x440>
  403a04:	4b45      	ldr	r3, [pc, #276]	; (403b1c <_malloc_r+0x360>)
  403a06:	6819      	ldr	r1, [r3, #0]
  403a08:	45da      	cmp	sl, fp
  403a0a:	4411      	add	r1, r2
  403a0c:	6019      	str	r1, [r3, #0]
  403a0e:	f000 8153 	beq.w	403cb8 <_malloc_r+0x4fc>
  403a12:	f8d9 0000 	ldr.w	r0, [r9]
  403a16:	f8df e110 	ldr.w	lr, [pc, #272]	; 403b28 <_malloc_r+0x36c>
  403a1a:	3001      	adds	r0, #1
  403a1c:	bf1b      	ittet	ne
  403a1e:	ebca 0a0b 	rsbne	sl, sl, fp
  403a22:	4451      	addne	r1, sl
  403a24:	f8ce b000 	streq.w	fp, [lr]
  403a28:	6019      	strne	r1, [r3, #0]
  403a2a:	f01b 0107 	ands.w	r1, fp, #7
  403a2e:	f000 8117 	beq.w	403c60 <_malloc_r+0x4a4>
  403a32:	f1c1 0008 	rsb	r0, r1, #8
  403a36:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403a3a:	4483      	add	fp, r0
  403a3c:	3108      	adds	r1, #8
  403a3e:	445a      	add	r2, fp
  403a40:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403a44:	ebc2 0901 	rsb	r9, r2, r1
  403a48:	4649      	mov	r1, r9
  403a4a:	4630      	mov	r0, r6
  403a4c:	9301      	str	r3, [sp, #4]
  403a4e:	f000 f971 	bl	403d34 <_sbrk_r>
  403a52:	1c43      	adds	r3, r0, #1
  403a54:	9b01      	ldr	r3, [sp, #4]
  403a56:	f000 813f 	beq.w	403cd8 <_malloc_r+0x51c>
  403a5a:	ebcb 0200 	rsb	r2, fp, r0
  403a5e:	444a      	add	r2, r9
  403a60:	f042 0201 	orr.w	r2, r2, #1
  403a64:	6819      	ldr	r1, [r3, #0]
  403a66:	f8c7 b008 	str.w	fp, [r7, #8]
  403a6a:	4449      	add	r1, r9
  403a6c:	42bc      	cmp	r4, r7
  403a6e:	f8cb 2004 	str.w	r2, [fp, #4]
  403a72:	6019      	str	r1, [r3, #0]
  403a74:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403b1c <_malloc_r+0x360>
  403a78:	d016      	beq.n	403aa8 <_malloc_r+0x2ec>
  403a7a:	f1b8 0f0f 	cmp.w	r8, #15
  403a7e:	f240 80fd 	bls.w	403c7c <_malloc_r+0x4c0>
  403a82:	6862      	ldr	r2, [r4, #4]
  403a84:	f1a8 030c 	sub.w	r3, r8, #12
  403a88:	f023 0307 	bic.w	r3, r3, #7
  403a8c:	18e0      	adds	r0, r4, r3
  403a8e:	f002 0201 	and.w	r2, r2, #1
  403a92:	f04f 0e05 	mov.w	lr, #5
  403a96:	431a      	orrs	r2, r3
  403a98:	2b0f      	cmp	r3, #15
  403a9a:	6062      	str	r2, [r4, #4]
  403a9c:	f8c0 e004 	str.w	lr, [r0, #4]
  403aa0:	f8c0 e008 	str.w	lr, [r0, #8]
  403aa4:	f200 811c 	bhi.w	403ce0 <_malloc_r+0x524>
  403aa8:	4b1d      	ldr	r3, [pc, #116]	; (403b20 <_malloc_r+0x364>)
  403aaa:	68bc      	ldr	r4, [r7, #8]
  403aac:	681a      	ldr	r2, [r3, #0]
  403aae:	4291      	cmp	r1, r2
  403ab0:	bf88      	it	hi
  403ab2:	6019      	strhi	r1, [r3, #0]
  403ab4:	4b1b      	ldr	r3, [pc, #108]	; (403b24 <_malloc_r+0x368>)
  403ab6:	681a      	ldr	r2, [r3, #0]
  403ab8:	4291      	cmp	r1, r2
  403aba:	6862      	ldr	r2, [r4, #4]
  403abc:	bf88      	it	hi
  403abe:	6019      	strhi	r1, [r3, #0]
  403ac0:	f022 0203 	bic.w	r2, r2, #3
  403ac4:	4295      	cmp	r5, r2
  403ac6:	eba2 0305 	sub.w	r3, r2, r5
  403aca:	d801      	bhi.n	403ad0 <_malloc_r+0x314>
  403acc:	2b0f      	cmp	r3, #15
  403ace:	dc04      	bgt.n	403ada <_malloc_r+0x31e>
  403ad0:	4630      	mov	r0, r6
  403ad2:	f000 f92d 	bl	403d30 <__malloc_unlock>
  403ad6:	2400      	movs	r4, #0
  403ad8:	e738      	b.n	40394c <_malloc_r+0x190>
  403ada:	1962      	adds	r2, r4, r5
  403adc:	f043 0301 	orr.w	r3, r3, #1
  403ae0:	f045 0501 	orr.w	r5, r5, #1
  403ae4:	6065      	str	r5, [r4, #4]
  403ae6:	4630      	mov	r0, r6
  403ae8:	60ba      	str	r2, [r7, #8]
  403aea:	6053      	str	r3, [r2, #4]
  403aec:	f000 f920 	bl	403d30 <__malloc_unlock>
  403af0:	3408      	adds	r4, #8
  403af2:	4620      	mov	r0, r4
  403af4:	b003      	add	sp, #12
  403af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403afa:	2b14      	cmp	r3, #20
  403afc:	d971      	bls.n	403be2 <_malloc_r+0x426>
  403afe:	2b54      	cmp	r3, #84	; 0x54
  403b00:	f200 80a4 	bhi.w	403c4c <_malloc_r+0x490>
  403b04:	0b28      	lsrs	r0, r5, #12
  403b06:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  403b0a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403b0e:	306e      	adds	r0, #110	; 0x6e
  403b10:	e676      	b.n	403800 <_malloc_r+0x44>
  403b12:	bf00      	nop
  403b14:	20400444 	.word	0x20400444
  403b18:	20400900 	.word	0x20400900
  403b1c:	20400904 	.word	0x20400904
  403b20:	204008fc 	.word	0x204008fc
  403b24:	204008f8 	.word	0x204008f8
  403b28:	20400850 	.word	0x20400850
  403b2c:	0a5a      	lsrs	r2, r3, #9
  403b2e:	2a04      	cmp	r2, #4
  403b30:	d95e      	bls.n	403bf0 <_malloc_r+0x434>
  403b32:	2a14      	cmp	r2, #20
  403b34:	f200 80b3 	bhi.w	403c9e <_malloc_r+0x4e2>
  403b38:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403b3c:	0049      	lsls	r1, r1, #1
  403b3e:	325b      	adds	r2, #91	; 0x5b
  403b40:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  403b44:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  403b48:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403d28 <_malloc_r+0x56c>
  403b4c:	f1ac 0c08 	sub.w	ip, ip, #8
  403b50:	458c      	cmp	ip, r1
  403b52:	f000 8088 	beq.w	403c66 <_malloc_r+0x4aa>
  403b56:	684a      	ldr	r2, [r1, #4]
  403b58:	f022 0203 	bic.w	r2, r2, #3
  403b5c:	4293      	cmp	r3, r2
  403b5e:	d202      	bcs.n	403b66 <_malloc_r+0x3aa>
  403b60:	6889      	ldr	r1, [r1, #8]
  403b62:	458c      	cmp	ip, r1
  403b64:	d1f7      	bne.n	403b56 <_malloc_r+0x39a>
  403b66:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403b6a:	687a      	ldr	r2, [r7, #4]
  403b6c:	f8c4 c00c 	str.w	ip, [r4, #12]
  403b70:	60a1      	str	r1, [r4, #8]
  403b72:	f8cc 4008 	str.w	r4, [ip, #8]
  403b76:	60cc      	str	r4, [r1, #12]
  403b78:	e688      	b.n	40388c <_malloc_r+0xd0>
  403b7a:	1963      	adds	r3, r4, r5
  403b7c:	f042 0701 	orr.w	r7, r2, #1
  403b80:	f045 0501 	orr.w	r5, r5, #1
  403b84:	6065      	str	r5, [r4, #4]
  403b86:	4630      	mov	r0, r6
  403b88:	614b      	str	r3, [r1, #20]
  403b8a:	610b      	str	r3, [r1, #16]
  403b8c:	f8c3 e00c 	str.w	lr, [r3, #12]
  403b90:	f8c3 e008 	str.w	lr, [r3, #8]
  403b94:	605f      	str	r7, [r3, #4]
  403b96:	509a      	str	r2, [r3, r2]
  403b98:	3408      	adds	r4, #8
  403b9a:	f000 f8c9 	bl	403d30 <__malloc_unlock>
  403b9e:	e6d5      	b.n	40394c <_malloc_r+0x190>
  403ba0:	684a      	ldr	r2, [r1, #4]
  403ba2:	e673      	b.n	40388c <_malloc_r+0xd0>
  403ba4:	f108 0801 	add.w	r8, r8, #1
  403ba8:	f018 0f03 	tst.w	r8, #3
  403bac:	f10c 0c08 	add.w	ip, ip, #8
  403bb0:	f47f ae7f 	bne.w	4038b2 <_malloc_r+0xf6>
  403bb4:	e030      	b.n	403c18 <_malloc_r+0x45c>
  403bb6:	68dc      	ldr	r4, [r3, #12]
  403bb8:	42a3      	cmp	r3, r4
  403bba:	bf08      	it	eq
  403bbc:	3002      	addeq	r0, #2
  403bbe:	f43f ae35 	beq.w	40382c <_malloc_r+0x70>
  403bc2:	e6b3      	b.n	40392c <_malloc_r+0x170>
  403bc4:	440b      	add	r3, r1
  403bc6:	460c      	mov	r4, r1
  403bc8:	685a      	ldr	r2, [r3, #4]
  403bca:	68c9      	ldr	r1, [r1, #12]
  403bcc:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403bd0:	f042 0201 	orr.w	r2, r2, #1
  403bd4:	605a      	str	r2, [r3, #4]
  403bd6:	4630      	mov	r0, r6
  403bd8:	60e9      	str	r1, [r5, #12]
  403bda:	608d      	str	r5, [r1, #8]
  403bdc:	f000 f8a8 	bl	403d30 <__malloc_unlock>
  403be0:	e6b4      	b.n	40394c <_malloc_r+0x190>
  403be2:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403be6:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  403bea:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403bee:	e607      	b.n	403800 <_malloc_r+0x44>
  403bf0:	099a      	lsrs	r2, r3, #6
  403bf2:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403bf6:	0049      	lsls	r1, r1, #1
  403bf8:	3238      	adds	r2, #56	; 0x38
  403bfa:	e7a1      	b.n	403b40 <_malloc_r+0x384>
  403bfc:	42bc      	cmp	r4, r7
  403bfe:	4b4a      	ldr	r3, [pc, #296]	; (403d28 <_malloc_r+0x56c>)
  403c00:	f43f af00 	beq.w	403a04 <_malloc_r+0x248>
  403c04:	689c      	ldr	r4, [r3, #8]
  403c06:	6862      	ldr	r2, [r4, #4]
  403c08:	f022 0203 	bic.w	r2, r2, #3
  403c0c:	e75a      	b.n	403ac4 <_malloc_r+0x308>
  403c0e:	f859 3908 	ldr.w	r3, [r9], #-8
  403c12:	4599      	cmp	r9, r3
  403c14:	f040 8082 	bne.w	403d1c <_malloc_r+0x560>
  403c18:	f010 0f03 	tst.w	r0, #3
  403c1c:	f100 30ff 	add.w	r0, r0, #4294967295
  403c20:	d1f5      	bne.n	403c0e <_malloc_r+0x452>
  403c22:	687b      	ldr	r3, [r7, #4]
  403c24:	ea23 0304 	bic.w	r3, r3, r4
  403c28:	607b      	str	r3, [r7, #4]
  403c2a:	0064      	lsls	r4, r4, #1
  403c2c:	429c      	cmp	r4, r3
  403c2e:	f63f aebd 	bhi.w	4039ac <_malloc_r+0x1f0>
  403c32:	2c00      	cmp	r4, #0
  403c34:	f43f aeba 	beq.w	4039ac <_malloc_r+0x1f0>
  403c38:	421c      	tst	r4, r3
  403c3a:	4640      	mov	r0, r8
  403c3c:	f47f ae35 	bne.w	4038aa <_malloc_r+0xee>
  403c40:	0064      	lsls	r4, r4, #1
  403c42:	421c      	tst	r4, r3
  403c44:	f100 0004 	add.w	r0, r0, #4
  403c48:	d0fa      	beq.n	403c40 <_malloc_r+0x484>
  403c4a:	e62e      	b.n	4038aa <_malloc_r+0xee>
  403c4c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403c50:	d818      	bhi.n	403c84 <_malloc_r+0x4c8>
  403c52:	0be8      	lsrs	r0, r5, #15
  403c54:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  403c58:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403c5c:	3077      	adds	r0, #119	; 0x77
  403c5e:	e5cf      	b.n	403800 <_malloc_r+0x44>
  403c60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403c64:	e6eb      	b.n	403a3e <_malloc_r+0x282>
  403c66:	2101      	movs	r1, #1
  403c68:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403c6c:	1092      	asrs	r2, r2, #2
  403c6e:	fa01 f202 	lsl.w	r2, r1, r2
  403c72:	431a      	orrs	r2, r3
  403c74:	f8c8 2004 	str.w	r2, [r8, #4]
  403c78:	4661      	mov	r1, ip
  403c7a:	e777      	b.n	403b6c <_malloc_r+0x3b0>
  403c7c:	2301      	movs	r3, #1
  403c7e:	f8cb 3004 	str.w	r3, [fp, #4]
  403c82:	e725      	b.n	403ad0 <_malloc_r+0x314>
  403c84:	f240 5254 	movw	r2, #1364	; 0x554
  403c88:	4293      	cmp	r3, r2
  403c8a:	d820      	bhi.n	403cce <_malloc_r+0x512>
  403c8c:	0ca8      	lsrs	r0, r5, #18
  403c8e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  403c92:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403c96:	307c      	adds	r0, #124	; 0x7c
  403c98:	e5b2      	b.n	403800 <_malloc_r+0x44>
  403c9a:	3210      	adds	r2, #16
  403c9c:	e6a4      	b.n	4039e8 <_malloc_r+0x22c>
  403c9e:	2a54      	cmp	r2, #84	; 0x54
  403ca0:	d826      	bhi.n	403cf0 <_malloc_r+0x534>
  403ca2:	0b1a      	lsrs	r2, r3, #12
  403ca4:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403ca8:	0049      	lsls	r1, r1, #1
  403caa:	326e      	adds	r2, #110	; 0x6e
  403cac:	e748      	b.n	403b40 <_malloc_r+0x384>
  403cae:	68bc      	ldr	r4, [r7, #8]
  403cb0:	6862      	ldr	r2, [r4, #4]
  403cb2:	f022 0203 	bic.w	r2, r2, #3
  403cb6:	e705      	b.n	403ac4 <_malloc_r+0x308>
  403cb8:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403cbc:	2800      	cmp	r0, #0
  403cbe:	f47f aea8 	bne.w	403a12 <_malloc_r+0x256>
  403cc2:	4442      	add	r2, r8
  403cc4:	68bb      	ldr	r3, [r7, #8]
  403cc6:	f042 0201 	orr.w	r2, r2, #1
  403cca:	605a      	str	r2, [r3, #4]
  403ccc:	e6ec      	b.n	403aa8 <_malloc_r+0x2ec>
  403cce:	23fe      	movs	r3, #254	; 0xfe
  403cd0:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  403cd4:	207e      	movs	r0, #126	; 0x7e
  403cd6:	e593      	b.n	403800 <_malloc_r+0x44>
  403cd8:	2201      	movs	r2, #1
  403cda:	f04f 0900 	mov.w	r9, #0
  403cde:	e6c1      	b.n	403a64 <_malloc_r+0x2a8>
  403ce0:	f104 0108 	add.w	r1, r4, #8
  403ce4:	4630      	mov	r0, r6
  403ce6:	f7ff fc1f 	bl	403528 <_free_r>
  403cea:	f8d9 1000 	ldr.w	r1, [r9]
  403cee:	e6db      	b.n	403aa8 <_malloc_r+0x2ec>
  403cf0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403cf4:	d805      	bhi.n	403d02 <_malloc_r+0x546>
  403cf6:	0bda      	lsrs	r2, r3, #15
  403cf8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403cfc:	0049      	lsls	r1, r1, #1
  403cfe:	3277      	adds	r2, #119	; 0x77
  403d00:	e71e      	b.n	403b40 <_malloc_r+0x384>
  403d02:	f240 5154 	movw	r1, #1364	; 0x554
  403d06:	428a      	cmp	r2, r1
  403d08:	d805      	bhi.n	403d16 <_malloc_r+0x55a>
  403d0a:	0c9a      	lsrs	r2, r3, #18
  403d0c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403d10:	0049      	lsls	r1, r1, #1
  403d12:	327c      	adds	r2, #124	; 0x7c
  403d14:	e714      	b.n	403b40 <_malloc_r+0x384>
  403d16:	21fe      	movs	r1, #254	; 0xfe
  403d18:	227e      	movs	r2, #126	; 0x7e
  403d1a:	e711      	b.n	403b40 <_malloc_r+0x384>
  403d1c:	687b      	ldr	r3, [r7, #4]
  403d1e:	e784      	b.n	403c2a <_malloc_r+0x46e>
  403d20:	08e8      	lsrs	r0, r5, #3
  403d22:	1c43      	adds	r3, r0, #1
  403d24:	005b      	lsls	r3, r3, #1
  403d26:	e5f8      	b.n	40391a <_malloc_r+0x15e>
  403d28:	20400444 	.word	0x20400444

00403d2c <__malloc_lock>:
  403d2c:	4770      	bx	lr
  403d2e:	bf00      	nop

00403d30 <__malloc_unlock>:
  403d30:	4770      	bx	lr
  403d32:	bf00      	nop

00403d34 <_sbrk_r>:
  403d34:	b538      	push	{r3, r4, r5, lr}
  403d36:	4c07      	ldr	r4, [pc, #28]	; (403d54 <_sbrk_r+0x20>)
  403d38:	2300      	movs	r3, #0
  403d3a:	4605      	mov	r5, r0
  403d3c:	4608      	mov	r0, r1
  403d3e:	6023      	str	r3, [r4, #0]
  403d40:	f7fe f8d8 	bl	401ef4 <_sbrk>
  403d44:	1c43      	adds	r3, r0, #1
  403d46:	d000      	beq.n	403d4a <_sbrk_r+0x16>
  403d48:	bd38      	pop	{r3, r4, r5, pc}
  403d4a:	6823      	ldr	r3, [r4, #0]
  403d4c:	2b00      	cmp	r3, #0
  403d4e:	d0fb      	beq.n	403d48 <_sbrk_r+0x14>
  403d50:	602b      	str	r3, [r5, #0]
  403d52:	bd38      	pop	{r3, r4, r5, pc}
  403d54:	20400940 	.word	0x20400940

00403d58 <__sread>:
  403d58:	b510      	push	{r4, lr}
  403d5a:	460c      	mov	r4, r1
  403d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d60:	f000 f924 	bl	403fac <_read_r>
  403d64:	2800      	cmp	r0, #0
  403d66:	db03      	blt.n	403d70 <__sread+0x18>
  403d68:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403d6a:	4403      	add	r3, r0
  403d6c:	6523      	str	r3, [r4, #80]	; 0x50
  403d6e:	bd10      	pop	{r4, pc}
  403d70:	89a3      	ldrh	r3, [r4, #12]
  403d72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403d76:	81a3      	strh	r3, [r4, #12]
  403d78:	bd10      	pop	{r4, pc}
  403d7a:	bf00      	nop

00403d7c <__swrite>:
  403d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d80:	4616      	mov	r6, r2
  403d82:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403d86:	461f      	mov	r7, r3
  403d88:	05d3      	lsls	r3, r2, #23
  403d8a:	460c      	mov	r4, r1
  403d8c:	4605      	mov	r5, r0
  403d8e:	d507      	bpl.n	403da0 <__swrite+0x24>
  403d90:	2200      	movs	r2, #0
  403d92:	2302      	movs	r3, #2
  403d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d98:	f000 f8f2 	bl	403f80 <_lseek_r>
  403d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403da0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403da4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403da8:	81a2      	strh	r2, [r4, #12]
  403daa:	463b      	mov	r3, r7
  403dac:	4632      	mov	r2, r6
  403dae:	4628      	mov	r0, r5
  403db0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403db4:	f000 b814 	b.w	403de0 <_write_r>

00403db8 <__sseek>:
  403db8:	b510      	push	{r4, lr}
  403dba:	460c      	mov	r4, r1
  403dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403dc0:	f000 f8de 	bl	403f80 <_lseek_r>
  403dc4:	89a3      	ldrh	r3, [r4, #12]
  403dc6:	1c42      	adds	r2, r0, #1
  403dc8:	bf0e      	itee	eq
  403dca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403dce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403dd2:	6520      	strne	r0, [r4, #80]	; 0x50
  403dd4:	81a3      	strh	r3, [r4, #12]
  403dd6:	bd10      	pop	{r4, pc}

00403dd8 <__sclose>:
  403dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ddc:	f000 b868 	b.w	403eb0 <_close_r>

00403de0 <_write_r>:
  403de0:	b570      	push	{r4, r5, r6, lr}
  403de2:	460d      	mov	r5, r1
  403de4:	4c08      	ldr	r4, [pc, #32]	; (403e08 <_write_r+0x28>)
  403de6:	4611      	mov	r1, r2
  403de8:	4606      	mov	r6, r0
  403dea:	461a      	mov	r2, r3
  403dec:	4628      	mov	r0, r5
  403dee:	2300      	movs	r3, #0
  403df0:	6023      	str	r3, [r4, #0]
  403df2:	f7fc fbbb 	bl	40056c <_write>
  403df6:	1c43      	adds	r3, r0, #1
  403df8:	d000      	beq.n	403dfc <_write_r+0x1c>
  403dfa:	bd70      	pop	{r4, r5, r6, pc}
  403dfc:	6823      	ldr	r3, [r4, #0]
  403dfe:	2b00      	cmp	r3, #0
  403e00:	d0fb      	beq.n	403dfa <_write_r+0x1a>
  403e02:	6033      	str	r3, [r6, #0]
  403e04:	bd70      	pop	{r4, r5, r6, pc}
  403e06:	bf00      	nop
  403e08:	20400940 	.word	0x20400940

00403e0c <__register_exitproc>:
  403e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e10:	4c25      	ldr	r4, [pc, #148]	; (403ea8 <__register_exitproc+0x9c>)
  403e12:	6825      	ldr	r5, [r4, #0]
  403e14:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403e18:	4606      	mov	r6, r0
  403e1a:	4688      	mov	r8, r1
  403e1c:	4692      	mov	sl, r2
  403e1e:	4699      	mov	r9, r3
  403e20:	b3c4      	cbz	r4, 403e94 <__register_exitproc+0x88>
  403e22:	6860      	ldr	r0, [r4, #4]
  403e24:	281f      	cmp	r0, #31
  403e26:	dc17      	bgt.n	403e58 <__register_exitproc+0x4c>
  403e28:	1c43      	adds	r3, r0, #1
  403e2a:	b176      	cbz	r6, 403e4a <__register_exitproc+0x3e>
  403e2c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403e30:	2201      	movs	r2, #1
  403e32:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403e36:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403e3a:	4082      	lsls	r2, r0
  403e3c:	4311      	orrs	r1, r2
  403e3e:	2e02      	cmp	r6, #2
  403e40:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403e44:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403e48:	d01e      	beq.n	403e88 <__register_exitproc+0x7c>
  403e4a:	3002      	adds	r0, #2
  403e4c:	6063      	str	r3, [r4, #4]
  403e4e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403e52:	2000      	movs	r0, #0
  403e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e58:	4b14      	ldr	r3, [pc, #80]	; (403eac <__register_exitproc+0xa0>)
  403e5a:	b303      	cbz	r3, 403e9e <__register_exitproc+0x92>
  403e5c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403e60:	f7ff fca4 	bl	4037ac <malloc>
  403e64:	4604      	mov	r4, r0
  403e66:	b1d0      	cbz	r0, 403e9e <__register_exitproc+0x92>
  403e68:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403e6c:	2700      	movs	r7, #0
  403e6e:	e880 0088 	stmia.w	r0, {r3, r7}
  403e72:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403e76:	4638      	mov	r0, r7
  403e78:	2301      	movs	r3, #1
  403e7a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403e7e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403e82:	2e00      	cmp	r6, #0
  403e84:	d0e1      	beq.n	403e4a <__register_exitproc+0x3e>
  403e86:	e7d1      	b.n	403e2c <__register_exitproc+0x20>
  403e88:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403e8c:	430a      	orrs	r2, r1
  403e8e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403e92:	e7da      	b.n	403e4a <__register_exitproc+0x3e>
  403e94:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403e98:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403e9c:	e7c1      	b.n	403e22 <__register_exitproc+0x16>
  403e9e:	f04f 30ff 	mov.w	r0, #4294967295
  403ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ea6:	bf00      	nop
  403ea8:	00403fdc 	.word	0x00403fdc
  403eac:	004037ad 	.word	0x004037ad

00403eb0 <_close_r>:
  403eb0:	b538      	push	{r3, r4, r5, lr}
  403eb2:	4c07      	ldr	r4, [pc, #28]	; (403ed0 <_close_r+0x20>)
  403eb4:	2300      	movs	r3, #0
  403eb6:	4605      	mov	r5, r0
  403eb8:	4608      	mov	r0, r1
  403eba:	6023      	str	r3, [r4, #0]
  403ebc:	f7fe f846 	bl	401f4c <_close>
  403ec0:	1c43      	adds	r3, r0, #1
  403ec2:	d000      	beq.n	403ec6 <_close_r+0x16>
  403ec4:	bd38      	pop	{r3, r4, r5, pc}
  403ec6:	6823      	ldr	r3, [r4, #0]
  403ec8:	2b00      	cmp	r3, #0
  403eca:	d0fb      	beq.n	403ec4 <_close_r+0x14>
  403ecc:	602b      	str	r3, [r5, #0]
  403ece:	bd38      	pop	{r3, r4, r5, pc}
  403ed0:	20400940 	.word	0x20400940

00403ed4 <_fclose_r>:
  403ed4:	2900      	cmp	r1, #0
  403ed6:	d03d      	beq.n	403f54 <_fclose_r+0x80>
  403ed8:	b570      	push	{r4, r5, r6, lr}
  403eda:	4605      	mov	r5, r0
  403edc:	460c      	mov	r4, r1
  403ede:	b108      	cbz	r0, 403ee4 <_fclose_r+0x10>
  403ee0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ee2:	b37b      	cbz	r3, 403f44 <_fclose_r+0x70>
  403ee4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ee8:	b90b      	cbnz	r3, 403eee <_fclose_r+0x1a>
  403eea:	2000      	movs	r0, #0
  403eec:	bd70      	pop	{r4, r5, r6, pc}
  403eee:	4621      	mov	r1, r4
  403ef0:	4628      	mov	r0, r5
  403ef2:	f7ff f975 	bl	4031e0 <__sflush_r>
  403ef6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403ef8:	4606      	mov	r6, r0
  403efa:	b133      	cbz	r3, 403f0a <_fclose_r+0x36>
  403efc:	69e1      	ldr	r1, [r4, #28]
  403efe:	4628      	mov	r0, r5
  403f00:	4798      	blx	r3
  403f02:	2800      	cmp	r0, #0
  403f04:	bfb8      	it	lt
  403f06:	f04f 36ff 	movlt.w	r6, #4294967295
  403f0a:	89a3      	ldrh	r3, [r4, #12]
  403f0c:	061b      	lsls	r3, r3, #24
  403f0e:	d41c      	bmi.n	403f4a <_fclose_r+0x76>
  403f10:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403f12:	b141      	cbz	r1, 403f26 <_fclose_r+0x52>
  403f14:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403f18:	4299      	cmp	r1, r3
  403f1a:	d002      	beq.n	403f22 <_fclose_r+0x4e>
  403f1c:	4628      	mov	r0, r5
  403f1e:	f7ff fb03 	bl	403528 <_free_r>
  403f22:	2300      	movs	r3, #0
  403f24:	6323      	str	r3, [r4, #48]	; 0x30
  403f26:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403f28:	b121      	cbz	r1, 403f34 <_fclose_r+0x60>
  403f2a:	4628      	mov	r0, r5
  403f2c:	f7ff fafc 	bl	403528 <_free_r>
  403f30:	2300      	movs	r3, #0
  403f32:	6463      	str	r3, [r4, #68]	; 0x44
  403f34:	f7ff fa92 	bl	40345c <__sfp_lock_acquire>
  403f38:	2300      	movs	r3, #0
  403f3a:	81a3      	strh	r3, [r4, #12]
  403f3c:	f7ff fa90 	bl	403460 <__sfp_lock_release>
  403f40:	4630      	mov	r0, r6
  403f42:	bd70      	pop	{r4, r5, r6, pc}
  403f44:	f7ff fa84 	bl	403450 <__sinit>
  403f48:	e7cc      	b.n	403ee4 <_fclose_r+0x10>
  403f4a:	6921      	ldr	r1, [r4, #16]
  403f4c:	4628      	mov	r0, r5
  403f4e:	f7ff faeb 	bl	403528 <_free_r>
  403f52:	e7dd      	b.n	403f10 <_fclose_r+0x3c>
  403f54:	2000      	movs	r0, #0
  403f56:	4770      	bx	lr

00403f58 <_fstat_r>:
  403f58:	b538      	push	{r3, r4, r5, lr}
  403f5a:	460b      	mov	r3, r1
  403f5c:	4c07      	ldr	r4, [pc, #28]	; (403f7c <_fstat_r+0x24>)
  403f5e:	4605      	mov	r5, r0
  403f60:	4611      	mov	r1, r2
  403f62:	4618      	mov	r0, r3
  403f64:	2300      	movs	r3, #0
  403f66:	6023      	str	r3, [r4, #0]
  403f68:	f7fd fffc 	bl	401f64 <_fstat>
  403f6c:	1c43      	adds	r3, r0, #1
  403f6e:	d000      	beq.n	403f72 <_fstat_r+0x1a>
  403f70:	bd38      	pop	{r3, r4, r5, pc}
  403f72:	6823      	ldr	r3, [r4, #0]
  403f74:	2b00      	cmp	r3, #0
  403f76:	d0fb      	beq.n	403f70 <_fstat_r+0x18>
  403f78:	602b      	str	r3, [r5, #0]
  403f7a:	bd38      	pop	{r3, r4, r5, pc}
  403f7c:	20400940 	.word	0x20400940

00403f80 <_lseek_r>:
  403f80:	b570      	push	{r4, r5, r6, lr}
  403f82:	460d      	mov	r5, r1
  403f84:	4c08      	ldr	r4, [pc, #32]	; (403fa8 <_lseek_r+0x28>)
  403f86:	4611      	mov	r1, r2
  403f88:	4606      	mov	r6, r0
  403f8a:	461a      	mov	r2, r3
  403f8c:	4628      	mov	r0, r5
  403f8e:	2300      	movs	r3, #0
  403f90:	6023      	str	r3, [r4, #0]
  403f92:	f7fd fff7 	bl	401f84 <_lseek>
  403f96:	1c43      	adds	r3, r0, #1
  403f98:	d000      	beq.n	403f9c <_lseek_r+0x1c>
  403f9a:	bd70      	pop	{r4, r5, r6, pc}
  403f9c:	6823      	ldr	r3, [r4, #0]
  403f9e:	2b00      	cmp	r3, #0
  403fa0:	d0fb      	beq.n	403f9a <_lseek_r+0x1a>
  403fa2:	6033      	str	r3, [r6, #0]
  403fa4:	bd70      	pop	{r4, r5, r6, pc}
  403fa6:	bf00      	nop
  403fa8:	20400940 	.word	0x20400940

00403fac <_read_r>:
  403fac:	b570      	push	{r4, r5, r6, lr}
  403fae:	460d      	mov	r5, r1
  403fb0:	4c08      	ldr	r4, [pc, #32]	; (403fd4 <_read_r+0x28>)
  403fb2:	4611      	mov	r1, r2
  403fb4:	4606      	mov	r6, r0
  403fb6:	461a      	mov	r2, r3
  403fb8:	4628      	mov	r0, r5
  403fba:	2300      	movs	r3, #0
  403fbc:	6023      	str	r3, [r4, #0]
  403fbe:	f7fc faab 	bl	400518 <_read>
  403fc2:	1c43      	adds	r3, r0, #1
  403fc4:	d000      	beq.n	403fc8 <_read_r+0x1c>
  403fc6:	bd70      	pop	{r4, r5, r6, pc}
  403fc8:	6823      	ldr	r3, [r4, #0]
  403fca:	2b00      	cmp	r3, #0
  403fcc:	d0fb      	beq.n	403fc6 <_read_r+0x1a>
  403fce:	6033      	str	r3, [r6, #0]
  403fd0:	bd70      	pop	{r4, r5, r6, pc}
  403fd2:	bf00      	nop
  403fd4:	20400940 	.word	0x20400940
  403fd8:	00000043 	.word	0x00000043

00403fdc <_global_impure_ptr>:
  403fdc:	20400018                                ..@ 

00403fe0 <_init>:
  403fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403fe2:	bf00      	nop
  403fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403fe6:	bc08      	pop	{r3}
  403fe8:	469e      	mov	lr, r3
  403fea:	4770      	bx	lr

00403fec <__init_array_start>:
  403fec:	004031c1 	.word	0x004031c1

00403ff0 <__frame_dummy_init_array_entry>:
  403ff0:	00400165                                e.@.

00403ff4 <_fini>:
  403ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403ff6:	bf00      	nop
  403ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403ffa:	bc08      	pop	{r3}
  403ffc:	469e      	mov	lr, r3
  403ffe:	4770      	bx	lr

00404000 <__fini_array_start>:
  404000:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <ul_flash_in_wait_mode>:
20400010:	0000 0020                                   .. .

20400014 <SystemCoreClock>:
20400014:	0900 003d                                   ..=.

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	3fd8 0040 0000 0000 0000 0000 0000 0000     .?@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <__malloc_av_>:
	...
2040044c:	0444 2040 0444 2040 044c 2040 044c 2040     D.@ D.@ L.@ L.@ 
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__malloc_sbrk_base>:
20400850:	ffff ffff                                   ....
