
FreeRTOS_SecureIOToggle_TrustZone_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004908  08040200  08040200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08044b08  08044b08  00014b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08044c20  08044c20  00018028  2**0
                  CONTENTS
  4 .ARM          00000000  08044c20  08044c20  00018028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08044c20  08044c20  00018028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08044c20  08044c20  00014c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08044c28  08044c28  00014c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20018000  08044c30  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003770  20018028  08044c58  00018028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001b798  08044c58  0001b798  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00018028  2**0
                  CONTENTS, READONLY
 12 .debug_line   0001240b  00000000  00000000  0001805e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00019a0f  00000000  00000000  0002a469  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00002e69  00000000  00000000  00043e78  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001488  00000000  00000000  00046ce8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    001132c0  00000000  00000000  00048170  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001310  00000000  00000000  0015b430  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  000296e0  00000000  00000000  0015c740  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00185e20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053d4  00000000  00000000  00185e9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	; (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	; (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	; (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	e000      	b.n	8040212 <__do_global_dtors_aux+0x12>
 8040210:	bf00      	nop
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	20018028 	.word	0x20018028
 804021c:	00000000 	.word	0x00000000
 8040220:	08044a5c 	.word	0x08044a5c

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	; (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	; (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	; (804023c <frame_dummy+0x18>)
 804022e:	e000      	b.n	8040232 <frame_dummy+0xe>
 8040230:	bf00      	nop
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	2001802c 	.word	0x2001802c
 804023c:	08044a5c 	.word	0x08044a5c

08040240 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8040240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8040278 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8040244:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8040246:	e003      	b.n	8040250 <LoopCopyDataInit>

08040248 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8040248:	4b0c      	ldr	r3, [pc, #48]	; (804027c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 804024a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 804024c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 804024e:	3104      	adds	r1, #4

08040250 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8040250:	480b      	ldr	r0, [pc, #44]	; (8040280 <LoopForever+0xa>)
	ldr	r3, =_edata
 8040252:	4b0c      	ldr	r3, [pc, #48]	; (8040284 <LoopForever+0xe>)
	adds	r2, r0, r1
 8040254:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8040256:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8040258:	d3f6      	bcc.n	8040248 <CopyDataInit>
	ldr	r2, =_sbss
 804025a:	4a0b      	ldr	r2, [pc, #44]	; (8040288 <LoopForever+0x12>)
	b	LoopFillZerobss
 804025c:	e002      	b.n	8040264 <LoopFillZerobss>

0804025e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 804025e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8040260:	f842 3b04 	str.w	r3, [r2], #4

08040264 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8040264:	4b09      	ldr	r3, [pc, #36]	; (804028c <LoopForever+0x16>)
	cmp	r2, r3
 8040266:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8040268:	d3f9      	bcc.n	804025e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 804026a:	f000 fa45 	bl	80406f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 804026e:	f004 fbbd 	bl	80449ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8040272:	f000 f84f 	bl	8040314 <main>

08040276 <LoopForever>:

LoopForever:
    b LoopForever
 8040276:	e7fe      	b.n	8040276 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8040278:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 804027c:	08044c30 	.word	0x08044c30
	ldr	r0, =_sdata
 8040280:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 8040284:	20018028 	.word	0x20018028
	ldr	r2, =_sbss
 8040288:	20018028 	.word	0x20018028
	ldr	r3, = _ebss
 804028c:	2001b798 	.word	0x2001b798

08040290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8040290:	e7fe      	b.n	8040290 <ADC1_2_IRQHandler>

08040292 <work>:
#define HERZSCHLAG_BRADYKARDIE 500			//the heartbeat is too slow

void sinuatrial_node(int mode);				//the green LED lights up, simulates normal heartbeat
void pacemaker(void);						//the red LED lights up, simulates pacemaker triggered heartbeat

int work(void){
 8040292:	b580      	push	{r7, lr}
 8040294:	b082      	sub	sp, #8
 8040296:	af00      	add	r7, sp, #0
	//pacemaker();
	/*Test der verschiedenen Modi*/
	sinuatrial_node(2);
 8040298:	2002      	movs	r0, #2
 804029a:	f000 f813 	bl	80402c4 <sinuatrial_node>
	for(int i = 0; i < 20; ++i){
 804029e:	2300      	movs	r3, #0
 80402a0:	607b      	str	r3, [r7, #4]
 80402a2:	e008      	b.n	80402b6 <work+0x24>
		osDelay(100);
 80402a4:	2064      	movs	r0, #100	; 0x64
 80402a6:	f002 f8d1 	bl	804244c <osDelay>
		sinuatrial_node(1);
 80402aa:	2001      	movs	r0, #1
 80402ac:	f000 f80a 	bl	80402c4 <sinuatrial_node>
	for(int i = 0; i < 20; ++i){
 80402b0:	687b      	ldr	r3, [r7, #4]
 80402b2:	3301      	adds	r3, #1
 80402b4:	607b      	str	r3, [r7, #4]
 80402b6:	687b      	ldr	r3, [r7, #4]
 80402b8:	2b13      	cmp	r3, #19
 80402ba:	ddf3      	ble.n	80402a4 <work+0x12>
	}
	sinuatrial_node(0);
 80402bc:	2000      	movs	r0, #0
 80402be:	f000 f801 	bl	80402c4 <sinuatrial_node>
	while(1){
 80402c2:	e7fe      	b.n	80402c2 <work+0x30>

080402c4 <sinuatrial_node>:
/* Idea: There are two modes:
 * 0: Heart beats without pacemaker, might be used for debugging purpose or for check by the pacemaker, works indefinitely
 * 1: Heart beats with pacemaker, beats only once to stabilize heartbeat
 * 2: Venticular Fibrillation*/

void sinuatrial_node(int mode){
 80402c4:	b580      	push	{r7, lr}
 80402c6:	b084      	sub	sp, #16
 80402c8:	af00      	add	r7, sp, #0
 80402ca:	6078      	str	r0, [r7, #4]
	if(mode == 0){
 80402cc:	687b      	ldr	r3, [r7, #4]
 80402ce:	2b00      	cmp	r3, #0
 80402d0:	d106      	bne.n	80402e0 <sinuatrial_node+0x1c>
		while(1){
			SECURE_LEDToggle();
 80402d2:	f004 fbe9 	bl	8044aa8 <__SECURE_LEDToggle_veneer>
			osDelay(750);
 80402d6:	f240 20ee 	movw	r0, #750	; 0x2ee
 80402da:	f002 f8b7 	bl	804244c <osDelay>
		while(1){
 80402de:	e7f8      	b.n	80402d2 <sinuatrial_node+0xe>
		}
	}
	if(mode == 1){
 80402e0:	687b      	ldr	r3, [r7, #4]
 80402e2:	2b01      	cmp	r3, #1
 80402e4:	d101      	bne.n	80402ea <sinuatrial_node+0x26>
		SECURE_LEDToggle();
 80402e6:	f004 fbdf 	bl	8044aa8 <__SECURE_LEDToggle_veneer>
	}
	if(mode == 2){
 80402ea:	687b      	ldr	r3, [r7, #4]
 80402ec:	2b02      	cmp	r3, #2
 80402ee:	d10d      	bne.n	804030c <sinuatrial_node+0x48>
		for(int i = 0; i < 100; ++i){
 80402f0:	2300      	movs	r3, #0
 80402f2:	60fb      	str	r3, [r7, #12]
 80402f4:	e007      	b.n	8040306 <sinuatrial_node+0x42>
			SECURE_LEDToggle();
 80402f6:	f004 fbd7 	bl	8044aa8 <__SECURE_LEDToggle_veneer>
			osDelay(120);
 80402fa:	2078      	movs	r0, #120	; 0x78
 80402fc:	f002 f8a6 	bl	804244c <osDelay>
		for(int i = 0; i < 100; ++i){
 8040300:	68fb      	ldr	r3, [r7, #12]
 8040302:	3301      	adds	r3, #1
 8040304:	60fb      	str	r3, [r7, #12]
 8040306:	68fb      	ldr	r3, [r7, #12]
 8040308:	2b63      	cmp	r3, #99	; 0x63
 804030a:	ddf4      	ble.n	80402f6 <sinuatrial_node+0x32>
		}
	}
}
 804030c:	bf00      	nop
 804030e:	3710      	adds	r7, #16
 8040310:	46bd      	mov	sp, r7
 8040312:	bd80      	pop	{r7, pc}

08040314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040314:	b580      	push	{r7, lr}
 8040316:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8040318:	f000 fa02 	bl	8040720 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 804031c:	f000 f840 	bl	80403a0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Register SecureFault callback defined in non-secure and to be called by secure handler */
  SECURE_RegisterCallback(SECURE_FAULT_CB_ID, (void *)SecureFault_Callback);
 8040320:	4914      	ldr	r1, [pc, #80]	; (8040374 <main+0x60>)
 8040322:	2000      	movs	r0, #0
 8040324:	f004 fbd0 	bl	8044ac8 <__SECURE_RegisterCallback_veneer>

  /* Register SecureError callback defined in non-secure and to be called by secure handler */
  SECURE_RegisterCallback(GTZC_ERROR_CB_ID, (void *)SecureError_Callback);
 8040328:	4913      	ldr	r1, [pc, #76]	; (8040378 <main+0x64>)
 804032a:	2001      	movs	r0, #1
 804032c:	f004 fbcc 	bl	8044ac8 <__SECURE_RegisterCallback_veneer>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_MBEDTLS_Init();
 8040330:	f000 f8d5 	bl	80404de <MX_MBEDTLS_Init>
  /* USER CODE BEGIN 2 */
  /* Initialize PA.09 to drive external LED (LED3) */
  BSP_LED_Init(LED3);
 8040334:	2002      	movs	r0, #2
 8040336:	f000 f967 	bl	8040608 <BSP_LED_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 804033a:	f001 ff77 	bl	804222c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Work_Thread */
  Work_ThreadHandle = osThreadNew(Start_Work, NULL, &Work_Thread_attributes);
 804033e:	4a0f      	ldr	r2, [pc, #60]	; (804037c <main+0x68>)
 8040340:	2100      	movs	r1, #0
 8040342:	480f      	ldr	r0, [pc, #60]	; (8040380 <main+0x6c>)
 8040344:	f001 ffdc 	bl	8042300 <osThreadNew>
 8040348:	4602      	mov	r2, r0
 804034a:	4b0e      	ldr	r3, [pc, #56]	; (8040384 <main+0x70>)
 804034c:	601a      	str	r2, [r3, #0]

  /* creation of server_Thread */
  server_ThreadHandle = osThreadNew(start_server, NULL, &server_Thread_attributes);
 804034e:	4a0e      	ldr	r2, [pc, #56]	; (8040388 <main+0x74>)
 8040350:	2100      	movs	r1, #0
 8040352:	480e      	ldr	r0, [pc, #56]	; (804038c <main+0x78>)
 8040354:	f001 ffd4 	bl	8042300 <osThreadNew>
 8040358:	4602      	mov	r2, r0
 804035a:	4b0d      	ldr	r3, [pc, #52]	; (8040390 <main+0x7c>)
 804035c:	601a      	str	r2, [r3, #0]

  /* creation of client_Thread */
  client_ThreadHandle = osThreadNew(start_client, NULL, &client_Thread_attributes);
 804035e:	4a0d      	ldr	r2, [pc, #52]	; (8040394 <main+0x80>)
 8040360:	2100      	movs	r1, #0
 8040362:	480d      	ldr	r0, [pc, #52]	; (8040398 <main+0x84>)
 8040364:	f001 ffcc 	bl	8042300 <osThreadNew>
 8040368:	4602      	mov	r2, r0
 804036a:	4b0c      	ldr	r3, [pc, #48]	; (804039c <main+0x88>)
 804036c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 804036e:	f001 ff91 	bl	8042294 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8040372:	e7fe      	b.n	8040372 <main+0x5e>
 8040374:	08040443 	.word	0x08040443
 8040378:	0804044f 	.word	0x0804044f
 804037c:	08044b5c 	.word	0x08044b5c
 8040380:	0804045b 	.word	0x0804045b
 8040384:	2001b6fc 	.word	0x2001b6fc
 8040388:	08044b80 	.word	0x08044b80
 804038c:	08040487 	.word	0x08040487
 8040390:	2001b700 	.word	0x2001b700
 8040394:	08044ba4 	.word	0x08044ba4
 8040398:	08040497 	.word	0x08040497
 804039c:	2001b6f8 	.word	0x2001b6f8

080403a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80403a0:	b580      	push	{r7, lr}
 80403a2:	b098      	sub	sp, #96	; 0x60
 80403a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80403a6:	f107 0318 	add.w	r3, r7, #24
 80403aa:	2248      	movs	r2, #72	; 0x48
 80403ac:	2100      	movs	r1, #0
 80403ae:	4618      	mov	r0, r3
 80403b0:	f004 fb4b 	bl	8044a4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80403b4:	1d3b      	adds	r3, r7, #4
 80403b6:	2200      	movs	r2, #0
 80403b8:	601a      	str	r2, [r3, #0]
 80403ba:	605a      	str	r2, [r3, #4]
 80403bc:	609a      	str	r2, [r3, #8]
 80403be:	60da      	str	r2, [r3, #12]
 80403c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 80403c2:	2000      	movs	r0, #0
 80403c4:	f000 fc86 	bl	8040cd4 <HAL_PWREx_ControlVoltageScaling>
 80403c8:	4603      	mov	r3, r0
 80403ca:	2b00      	cmp	r3, #0
 80403cc:	d001      	beq.n	80403d2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80403ce:	f000 f87d 	bl	80404cc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80403d2:	2310      	movs	r3, #16
 80403d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80403d6:	2301      	movs	r3, #1
 80403d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80403da:	2300      	movs	r3, #0
 80403dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80403de:	2360      	movs	r3, #96	; 0x60
 80403e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80403e2:	2302      	movs	r3, #2
 80403e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80403e6:	2301      	movs	r3, #1
 80403e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80403ea:	2301      	movs	r3, #1
 80403ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 80403ee:	2337      	movs	r3, #55	; 0x37
 80403f0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80403f2:	2307      	movs	r3, #7
 80403f4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80403f6:	2302      	movs	r3, #2
 80403f8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80403fa:	2302      	movs	r3, #2
 80403fc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80403fe:	f107 0318 	add.w	r3, r7, #24
 8040402:	4618      	mov	r0, r3
 8040404:	f000 fce6 	bl	8040dd4 <HAL_RCC_OscConfig>
 8040408:	4603      	mov	r3, r0
 804040a:	2b00      	cmp	r3, #0
 804040c:	d001      	beq.n	8040412 <SystemClock_Config+0x72>
  {
    Error_Handler();
 804040e:	f000 f85d 	bl	80404cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8040412:	230f      	movs	r3, #15
 8040414:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8040416:	2303      	movs	r3, #3
 8040418:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 804041a:	2300      	movs	r3, #0
 804041c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 804041e:	2300      	movs	r3, #0
 8040420:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8040422:	2300      	movs	r3, #0
 8040424:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8040426:	1d3b      	adds	r3, r7, #4
 8040428:	2105      	movs	r1, #5
 804042a:	4618      	mov	r0, r3
 804042c:	f001 f934 	bl	8041698 <HAL_RCC_ClockConfig>
 8040430:	4603      	mov	r3, r0
 8040432:	2b00      	cmp	r3, #0
 8040434:	d001      	beq.n	804043a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8040436:	f000 f849 	bl	80404cc <Error_Handler>
  }
}
 804043a:	bf00      	nop
 804043c:	3760      	adds	r7, #96	; 0x60
 804043e:	46bd      	mov	sp, r7
 8040440:	bd80      	pop	{r7, pc}

08040442 <SecureFault_Callback>:
  *         done by the non-secure application with non-secure callable API
  *         SECURE_RegisterCallback(SECURE_FAULT_CB_ID, (void *)SecureFault_Callback);
  * @retval None
  */
void SecureFault_Callback(void)
{
 8040442:	b580      	push	{r7, lr}
 8040444:	af00      	add	r7, sp, #0
  /* Go to error infinite loop when Secure fault generated by IDAU/SAU check */
  /* because of illegal access */
  Error_Handler();
 8040446:	f000 f841 	bl	80404cc <Error_Handler>
}
 804044a:	bf00      	nop
 804044c:	bd80      	pop	{r7, pc}

0804044e <SecureError_Callback>:
  *         done by the non-secure application with non-secure callable API
  *         SECURE_RegisterCallback(GTZC_ERROR_CB_ID, (void *)SecureError_Callback);
  * @retval None
  */
void SecureError_Callback(void)
{
 804044e:	b580      	push	{r7, lr}
 8040450:	af00      	add	r7, sp, #0
  /* Go to error infinite loop when Secure error generated by GTZC check */
  /* because of illegal access */
  Error_Handler();
 8040452:	f000 f83b 	bl	80404cc <Error_Handler>
}
 8040456:	bf00      	nop
 8040458:	bd80      	pop	{r7, pc}

0804045a <Start_Work>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Work */
void Start_Work(void *argument)
{
 804045a:	b580      	push	{r7, lr}
 804045c:	b084      	sub	sp, #16
 804045e:	af00      	add	r7, sp, #0
 8040460:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  (void) argument;
  
  portALLOCATE_SECURE_CONTEXT (configMINIMAL_SECURE_STACK_SIZE);
 8040462:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8040466:	f002 fcdf 	bl	8042e28 <vPortAllocateSecureContext>
  int error = work();
 804046a:	f7ff ff12 	bl	8040292 <work>
 804046e:	60f8      	str	r0, [r7, #12]
  /* Execution of thread shall never pass this point as work should
   * work indefinitely*/
  if(error){
 8040470:	68fb      	ldr	r3, [r7, #12]
 8040472:	2b00      	cmp	r3, #0
 8040474:	d001      	beq.n	804047a <Start_Work+0x20>
	  Error_Handler();
 8040476:	f000 f829 	bl	80404cc <Error_Handler>
  for (;;)
  {
    /* Toggle secure LED4 (LED_GREEN)
     * Toggling he secure LED is con-
     * sidered to be work*/
    SECURE_LEDToggle();					//against our previous assumptions LED1 cannot be toggled from non-secure area
 804047a:	f004 fb15 	bl	8044aa8 <__SECURE_LEDToggle_veneer>
    osDelay(200);
 804047e:	20c8      	movs	r0, #200	; 0xc8
 8040480:	f001 ffe4 	bl	804244c <osDelay>
    SECURE_LEDToggle();					//against our previous assumptions LED1 cannot be toggled from non-secure area
 8040484:	e7f9      	b.n	804047a <Start_Work+0x20>

08040486 <start_server>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_server */
void start_server(void *argument)
{
 8040486:	b580      	push	{r7, lr}
 8040488:	b082      	sub	sp, #8
 804048a:	af00      	add	r7, sp, #0
 804048c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_server */
  /* Infinite loop */
  // Code shall never pass this point as function will be executed in an endless loop
  for(;;)
  {
    osDelay(1);
 804048e:	2001      	movs	r0, #1
 8040490:	f001 ffdc 	bl	804244c <osDelay>
 8040494:	e7fb      	b.n	804048e <start_server+0x8>

08040496 <start_client>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_client */
void start_client(void *argument)
{
 8040496:	b580      	push	{r7, lr}
 8040498:	b082      	sub	sp, #8
 804049a:	af00      	add	r7, sp, #0
 804049c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_client */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 804049e:	2001      	movs	r0, #1
 80404a0:	f001 ffd4 	bl	804244c <osDelay>
 80404a4:	e7fb      	b.n	804049e <start_client+0x8>
	...

080404a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80404a8:	b580      	push	{r7, lr}
 80404aa:	b082      	sub	sp, #8
 80404ac:	af00      	add	r7, sp, #0
 80404ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80404b0:	687b      	ldr	r3, [r7, #4]
 80404b2:	681b      	ldr	r3, [r3, #0]
 80404b4:	4a04      	ldr	r2, [pc, #16]	; (80404c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80404b6:	4293      	cmp	r3, r2
 80404b8:	d101      	bne.n	80404be <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80404ba:	f000 f94b 	bl	8040754 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80404be:	bf00      	nop
 80404c0:	3708      	adds	r7, #8
 80404c2:	46bd      	mov	sp, r7
 80404c4:	bd80      	pop	{r7, pc}
 80404c6:	bf00      	nop
 80404c8:	40001000 	.word	0x40001000

080404cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80404cc:	b580      	push	{r7, lr}
 80404ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* LED3 on */
  /* Infinite loop */
  while (1)
  {
	  BSP_LED_Toggle(LED3);
 80404d0:	2002      	movs	r0, #2
 80404d2:	f000 f8f7 	bl	80406c4 <BSP_LED_Toggle>
	  osDelay(100);
 80404d6:	2064      	movs	r0, #100	; 0x64
 80404d8:	f001 ffb8 	bl	804244c <osDelay>
	  BSP_LED_Toggle(LED3);
 80404dc:	e7f8      	b.n	80404d0 <Error_Handler+0x4>

080404de <MX_MBEDTLS_Init>:

/* USER CODE END 2 */

/* MBEDTLS init function */
void MX_MBEDTLS_Init(void)
{
 80404de:	b480      	push	{r7}
 80404e0:	af00      	add	r7, sp, #0
  */
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */

}
 80404e2:	bf00      	nop
 80404e4:	46bd      	mov	sp, r7
 80404e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80404ea:	4770      	bx	lr

080404ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80404ec:	b580      	push	{r7, lr}
 80404ee:	b082      	sub	sp, #8
 80404f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80404f2:	4b11      	ldr	r3, [pc, #68]	; (8040538 <HAL_MspInit+0x4c>)
 80404f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80404f6:	4a10      	ldr	r2, [pc, #64]	; (8040538 <HAL_MspInit+0x4c>)
 80404f8:	f043 0301 	orr.w	r3, r3, #1
 80404fc:	6613      	str	r3, [r2, #96]	; 0x60
 80404fe:	4b0e      	ldr	r3, [pc, #56]	; (8040538 <HAL_MspInit+0x4c>)
 8040500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8040502:	f003 0301 	and.w	r3, r3, #1
 8040506:	607b      	str	r3, [r7, #4]
 8040508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 804050a:	4b0b      	ldr	r3, [pc, #44]	; (8040538 <HAL_MspInit+0x4c>)
 804050c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804050e:	4a0a      	ldr	r2, [pc, #40]	; (8040538 <HAL_MspInit+0x4c>)
 8040510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040514:	6593      	str	r3, [r2, #88]	; 0x58
 8040516:	4b08      	ldr	r3, [pc, #32]	; (8040538 <HAL_MspInit+0x4c>)
 8040518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804051a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804051e:	603b      	str	r3, [r7, #0]
 8040520:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 8040522:	2200      	movs	r2, #0
 8040524:	2107      	movs	r1, #7
 8040526:	f06f 0001 	mvn.w	r0, #1
 804052a:	f000 f9eb 	bl	8040904 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 804052e:	bf00      	nop
 8040530:	3708      	adds	r7, #8
 8040532:	46bd      	mov	sp, r7
 8040534:	bd80      	pop	{r7, pc}
 8040536:	bf00      	nop
 8040538:	40021000 	.word	0x40021000

0804053c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 804053c:	b580      	push	{r7, lr}
 804053e:	b08c      	sub	sp, #48	; 0x30
 8040540:	af00      	add	r7, sp, #0
 8040542:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8040544:	2300      	movs	r3, #0
 8040546:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8040548:	2300      	movs	r3, #0
 804054a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
 804054c:	2200      	movs	r2, #0
 804054e:	6879      	ldr	r1, [r7, #4]
 8040550:	2031      	movs	r0, #49	; 0x31
 8040552:	f000 f9d7 	bl	8040904 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8040556:	2031      	movs	r0, #49	; 0x31
 8040558:	f000 f9ee 	bl	8040938 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 804055c:	4b1e      	ldr	r3, [pc, #120]	; (80405d8 <HAL_InitTick+0x9c>)
 804055e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040560:	4a1d      	ldr	r2, [pc, #116]	; (80405d8 <HAL_InitTick+0x9c>)
 8040562:	f043 0310 	orr.w	r3, r3, #16
 8040566:	6593      	str	r3, [r2, #88]	; 0x58
 8040568:	4b1b      	ldr	r3, [pc, #108]	; (80405d8 <HAL_InitTick+0x9c>)
 804056a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804056c:	f003 0310 	and.w	r3, r3, #16
 8040570:	60fb      	str	r3, [r7, #12]
 8040572:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8040574:	f107 0210 	add.w	r2, r7, #16
 8040578:	f107 0314 	add.w	r3, r7, #20
 804057c:	4611      	mov	r1, r2
 804057e:	4618      	mov	r0, r3
 8040580:	f001 fa6c 	bl	8041a5c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8040584:	f001 fa56 	bl	8041a34 <HAL_RCC_GetPCLK1Freq>
 8040588:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 804058a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 804058c:	4a13      	ldr	r2, [pc, #76]	; (80405dc <HAL_InitTick+0xa0>)
 804058e:	fba2 2303 	umull	r2, r3, r2, r3
 8040592:	0c9b      	lsrs	r3, r3, #18
 8040594:	3b01      	subs	r3, #1
 8040596:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8040598:	4b11      	ldr	r3, [pc, #68]	; (80405e0 <HAL_InitTick+0xa4>)
 804059a:	4a12      	ldr	r2, [pc, #72]	; (80405e4 <HAL_InitTick+0xa8>)
 804059c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 804059e:	4b10      	ldr	r3, [pc, #64]	; (80405e0 <HAL_InitTick+0xa4>)
 80405a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80405a4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80405a6:	4a0e      	ldr	r2, [pc, #56]	; (80405e0 <HAL_InitTick+0xa4>)
 80405a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80405aa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80405ac:	4b0c      	ldr	r3, [pc, #48]	; (80405e0 <HAL_InitTick+0xa4>)
 80405ae:	2200      	movs	r2, #0
 80405b0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80405b2:	4b0b      	ldr	r3, [pc, #44]	; (80405e0 <HAL_InitTick+0xa4>)
 80405b4:	2200      	movs	r2, #0
 80405b6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80405b8:	4809      	ldr	r0, [pc, #36]	; (80405e0 <HAL_InitTick+0xa4>)
 80405ba:	f001 fb5d 	bl	8041c78 <HAL_TIM_Base_Init>
 80405be:	4603      	mov	r3, r0
 80405c0:	2b00      	cmp	r3, #0
 80405c2:	d104      	bne.n	80405ce <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80405c4:	4806      	ldr	r0, [pc, #24]	; (80405e0 <HAL_InitTick+0xa4>)
 80405c6:	f001 fbb9 	bl	8041d3c <HAL_TIM_Base_Start_IT>
 80405ca:	4603      	mov	r3, r0
 80405cc:	e000      	b.n	80405d0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80405ce:	2301      	movs	r3, #1
}
 80405d0:	4618      	mov	r0, r3
 80405d2:	3730      	adds	r7, #48	; 0x30
 80405d4:	46bd      	mov	sp, r7
 80405d6:	bd80      	pop	{r7, pc}
 80405d8:	40021000 	.word	0x40021000
 80405dc:	431bde83 	.word	0x431bde83
 80405e0:	2001b704 	.word	0x2001b704
 80405e4:	40001000 	.word	0x40001000

080405e8 <MemManage_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80405e8:	b480      	push	{r7}
 80405ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80405ec:	e7fe      	b.n	80405ec <MemManage_Handler+0x4>

080405ee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80405ee:	b480      	push	{r7}
 80405f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80405f2:	e7fe      	b.n	80405f2 <UsageFault_Handler+0x4>

080405f4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80405f4:	b580      	push	{r7, lr}
 80405f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80405f8:	4802      	ldr	r0, [pc, #8]	; (8040604 <TIM6_IRQHandler+0x10>)
 80405fa:	f001 fc0f 	bl	8041e1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80405fe:	bf00      	nop
 8040600:	bd80      	pop	{r7, pc}
 8040602:	bf00      	nop
 8040604:	2001b704 	.word	0x2001b704

08040608 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8040608:	b580      	push	{r7, lr}
 804060a:	b08a      	sub	sp, #40	; 0x28
 804060c:	af00      	add	r7, sp, #0
 804060e:	4603      	mov	r3, r0
 8040610:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED1)
 8040612:	79fb      	ldrb	r3, [r7, #7]
 8040614:	2b00      	cmp	r3, #0
 8040616:	d10c      	bne.n	8040632 <BSP_LED_Init+0x2a>
  {
    LED1_GPIO_CLK_ENABLE();
 8040618:	4b27      	ldr	r3, [pc, #156]	; (80406b8 <BSP_LED_Init+0xb0>)
 804061a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804061c:	4a26      	ldr	r2, [pc, #152]	; (80406b8 <BSP_LED_Init+0xb0>)
 804061e:	f043 0304 	orr.w	r3, r3, #4
 8040622:	64d3      	str	r3, [r2, #76]	; 0x4c
 8040624:	4b24      	ldr	r3, [pc, #144]	; (80406b8 <BSP_LED_Init+0xb0>)
 8040626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8040628:	f003 0304 	and.w	r3, r3, #4
 804062c:	613b      	str	r3, [r7, #16]
 804062e:	693b      	ldr	r3, [r7, #16]
 8040630:	e01b      	b.n	804066a <BSP_LED_Init+0x62>
  }
  else if (Led == LED2)
 8040632:	79fb      	ldrb	r3, [r7, #7]
 8040634:	2b01      	cmp	r3, #1
 8040636:	d10c      	bne.n	8040652 <BSP_LED_Init+0x4a>
  {
    LED2_GPIO_CLK_ENABLE();
 8040638:	4b1f      	ldr	r3, [pc, #124]	; (80406b8 <BSP_LED_Init+0xb0>)
 804063a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804063c:	4a1e      	ldr	r2, [pc, #120]	; (80406b8 <BSP_LED_Init+0xb0>)
 804063e:	f043 0302 	orr.w	r3, r3, #2
 8040642:	64d3      	str	r3, [r2, #76]	; 0x4c
 8040644:	4b1c      	ldr	r3, [pc, #112]	; (80406b8 <BSP_LED_Init+0xb0>)
 8040646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8040648:	f003 0302 	and.w	r3, r3, #2
 804064c:	60fb      	str	r3, [r7, #12]
 804064e:	68fb      	ldr	r3, [r7, #12]
 8040650:	e00b      	b.n	804066a <BSP_LED_Init+0x62>
  }
  else /* Led = LED3 */
  {
    LED3_GPIO_CLK_ENABLE();
 8040652:	4b19      	ldr	r3, [pc, #100]	; (80406b8 <BSP_LED_Init+0xb0>)
 8040654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8040656:	4a18      	ldr	r2, [pc, #96]	; (80406b8 <BSP_LED_Init+0xb0>)
 8040658:	f043 0301 	orr.w	r3, r3, #1
 804065c:	64d3      	str	r3, [r2, #76]	; 0x4c
 804065e:	4b16      	ldr	r3, [pc, #88]	; (80406b8 <BSP_LED_Init+0xb0>)
 8040660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8040662:	f003 0301 	and.w	r3, r3, #1
 8040666:	60bb      	str	r3, [r7, #8]
 8040668:	68bb      	ldr	r3, [r7, #8]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 804066a:	79fb      	ldrb	r3, [r7, #7]
 804066c:	4a13      	ldr	r2, [pc, #76]	; (80406bc <BSP_LED_Init+0xb4>)
 804066e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8040672:	617b      	str	r3, [r7, #20]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 8040674:	2301      	movs	r3, #1
 8040676:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8040678:	2301      	movs	r3, #1
 804067a:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804067c:	2303      	movs	r3, #3
 804067e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 8040680:	79fb      	ldrb	r3, [r7, #7]
 8040682:	4a0f      	ldr	r2, [pc, #60]	; (80406c0 <BSP_LED_Init+0xb8>)
 8040684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8040688:	f107 0214 	add.w	r2, r7, #20
 804068c:	4611      	mov	r1, r2
 804068e:	4618      	mov	r0, r3
 8040690:	f000 f960 	bl	8040954 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8040694:	79fb      	ldrb	r3, [r7, #7]
 8040696:	4a0a      	ldr	r2, [pc, #40]	; (80406c0 <BSP_LED_Init+0xb8>)
 8040698:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 804069c:	79fb      	ldrb	r3, [r7, #7]
 804069e:	4a07      	ldr	r2, [pc, #28]	; (80406bc <BSP_LED_Init+0xb4>)
 80406a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80406a4:	2200      	movs	r2, #0
 80406a6:	4619      	mov	r1, r3
 80406a8:	f000 fad4 	bl	8040c54 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80406ac:	2300      	movs	r3, #0
}
 80406ae:	4618      	mov	r0, r3
 80406b0:	3728      	adds	r7, #40	; 0x28
 80406b2:	46bd      	mov	sp, r7
 80406b4:	bd80      	pop	{r7, pc}
 80406b6:	bf00      	nop
 80406b8:	40021000 	.word	0x40021000
 80406bc:	20018000 	.word	0x20018000
 80406c0:	20018008 	.word	0x20018008

080406c4 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80406c4:	b580      	push	{r7, lr}
 80406c6:	b082      	sub	sp, #8
 80406c8:	af00      	add	r7, sp, #0
 80406ca:	4603      	mov	r3, r0
 80406cc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80406ce:	79fb      	ldrb	r3, [r7, #7]
 80406d0:	4a07      	ldr	r2, [pc, #28]	; (80406f0 <BSP_LED_Toggle+0x2c>)
 80406d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80406d6:	79fb      	ldrb	r3, [r7, #7]
 80406d8:	4a06      	ldr	r2, [pc, #24]	; (80406f4 <BSP_LED_Toggle+0x30>)
 80406da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80406de:	4619      	mov	r1, r3
 80406e0:	f000 fad0 	bl	8040c84 <HAL_GPIO_TogglePin>
  return BSP_ERROR_NONE;
 80406e4:	2300      	movs	r3, #0
}
 80406e6:	4618      	mov	r0, r3
 80406e8:	3708      	adds	r7, #8
 80406ea:	46bd      	mov	sp, r7
 80406ec:	bd80      	pop	{r7, pc}
 80406ee:	bf00      	nop
 80406f0:	20018008 	.word	0x20018008
 80406f4:	20018000 	.word	0x20018000

080406f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80406f8:	b480      	push	{r7}
 80406fa:	af00      	add	r7, sp, #0
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 80406fc:	bf00      	nop
 80406fe:	46bd      	mov	sp, r7
 8040700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040704:	4770      	bx	lr
	...

08040708 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8040708:	b580      	push	{r7, lr}
 804070a:	af00      	add	r7, sp, #0
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 804070c:	f004 f9c4 	bl	8044a98 <__SECURE_SystemCoreClockUpdate_veneer>
 8040710:	4602      	mov	r2, r0
 8040712:	4b02      	ldr	r3, [pc, #8]	; (804071c <SystemCoreClockUpdate+0x14>)
 8040714:	601a      	str	r2, [r3, #0]
}
 8040716:	bf00      	nop
 8040718:	bd80      	pop	{r7, pc}
 804071a:	bf00      	nop
 804071c:	20018014 	.word	0x20018014

08040720 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8040720:	b580      	push	{r7, lr}
 8040722:	b082      	sub	sp, #8
 8040724:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8040726:	2300      	movs	r3, #0
 8040728:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 804072a:	2004      	movs	r0, #4
 804072c:	f000 f8df 	bl	80408ee <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8040730:	f7ff ffea 	bl	8040708 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8040734:	2000      	movs	r0, #0
 8040736:	f7ff ff01 	bl	804053c <HAL_InitTick>
 804073a:	4603      	mov	r3, r0
 804073c:	2b00      	cmp	r3, #0
 804073e:	d002      	beq.n	8040746 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8040740:	2301      	movs	r3, #1
 8040742:	71fb      	strb	r3, [r7, #7]
 8040744:	e001      	b.n	804074a <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8040746:	f7ff fed1 	bl	80404ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 804074a:	79fb      	ldrb	r3, [r7, #7]
}
 804074c:	4618      	mov	r0, r3
 804074e:	3708      	adds	r7, #8
 8040750:	46bd      	mov	sp, r7
 8040752:	bd80      	pop	{r7, pc}

08040754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040754:	b480      	push	{r7}
 8040756:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8040758:	4b06      	ldr	r3, [pc, #24]	; (8040774 <HAL_IncTick+0x20>)
 804075a:	781b      	ldrb	r3, [r3, #0]
 804075c:	461a      	mov	r2, r3
 804075e:	4b06      	ldr	r3, [pc, #24]	; (8040778 <HAL_IncTick+0x24>)
 8040760:	681b      	ldr	r3, [r3, #0]
 8040762:	4413      	add	r3, r2
 8040764:	4a04      	ldr	r2, [pc, #16]	; (8040778 <HAL_IncTick+0x24>)
 8040766:	6013      	str	r3, [r2, #0]
}
 8040768:	bf00      	nop
 804076a:	46bd      	mov	sp, r7
 804076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040770:	4770      	bx	lr
 8040772:	bf00      	nop
 8040774:	2001801c 	.word	0x2001801c
 8040778:	2001b750 	.word	0x2001b750

0804077c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 804077c:	b480      	push	{r7}
 804077e:	af00      	add	r7, sp, #0
  return uwTick;
 8040780:	4b03      	ldr	r3, [pc, #12]	; (8040790 <HAL_GetTick+0x14>)
 8040782:	681b      	ldr	r3, [r3, #0]
}
 8040784:	4618      	mov	r0, r3
 8040786:	46bd      	mov	sp, r7
 8040788:	f85d 7b04 	ldr.w	r7, [sp], #4
 804078c:	4770      	bx	lr
 804078e:	bf00      	nop
 8040790:	2001b750 	.word	0x2001b750

08040794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040794:	b480      	push	{r7}
 8040796:	b085      	sub	sp, #20
 8040798:	af00      	add	r7, sp, #0
 804079a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 804079c:	687b      	ldr	r3, [r7, #4]
 804079e:	f003 0307 	and.w	r3, r3, #7
 80407a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80407a4:	4b0c      	ldr	r3, [pc, #48]	; (80407d8 <__NVIC_SetPriorityGrouping+0x44>)
 80407a6:	68db      	ldr	r3, [r3, #12]
 80407a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80407aa:	68ba      	ldr	r2, [r7, #8]
 80407ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80407b0:	4013      	ands	r3, r2
 80407b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80407b4:	68fb      	ldr	r3, [r7, #12]
 80407b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80407b8:	68bb      	ldr	r3, [r7, #8]
 80407ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80407bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80407c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80407c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80407c6:	4a04      	ldr	r2, [pc, #16]	; (80407d8 <__NVIC_SetPriorityGrouping+0x44>)
 80407c8:	68bb      	ldr	r3, [r7, #8]
 80407ca:	60d3      	str	r3, [r2, #12]
}
 80407cc:	bf00      	nop
 80407ce:	3714      	adds	r7, #20
 80407d0:	46bd      	mov	sp, r7
 80407d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80407d6:	4770      	bx	lr
 80407d8:	e000ed00 	.word	0xe000ed00

080407dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80407dc:	b480      	push	{r7}
 80407de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80407e0:	4b04      	ldr	r3, [pc, #16]	; (80407f4 <__NVIC_GetPriorityGrouping+0x18>)
 80407e2:	68db      	ldr	r3, [r3, #12]
 80407e4:	0a1b      	lsrs	r3, r3, #8
 80407e6:	f003 0307 	and.w	r3, r3, #7
}
 80407ea:	4618      	mov	r0, r3
 80407ec:	46bd      	mov	sp, r7
 80407ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80407f2:	4770      	bx	lr
 80407f4:	e000ed00 	.word	0xe000ed00

080407f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80407f8:	b480      	push	{r7}
 80407fa:	b083      	sub	sp, #12
 80407fc:	af00      	add	r7, sp, #0
 80407fe:	4603      	mov	r3, r0
 8040800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040806:	2b00      	cmp	r3, #0
 8040808:	db0b      	blt.n	8040822 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 804080a:	79fb      	ldrb	r3, [r7, #7]
 804080c:	f003 021f 	and.w	r2, r3, #31
 8040810:	4907      	ldr	r1, [pc, #28]	; (8040830 <__NVIC_EnableIRQ+0x38>)
 8040812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040816:	095b      	lsrs	r3, r3, #5
 8040818:	2001      	movs	r0, #1
 804081a:	fa00 f202 	lsl.w	r2, r0, r2
 804081e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8040822:	bf00      	nop
 8040824:	370c      	adds	r7, #12
 8040826:	46bd      	mov	sp, r7
 8040828:	f85d 7b04 	ldr.w	r7, [sp], #4
 804082c:	4770      	bx	lr
 804082e:	bf00      	nop
 8040830:	e000e100 	.word	0xe000e100

08040834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8040834:	b480      	push	{r7}
 8040836:	b083      	sub	sp, #12
 8040838:	af00      	add	r7, sp, #0
 804083a:	4603      	mov	r3, r0
 804083c:	6039      	str	r1, [r7, #0]
 804083e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040844:	2b00      	cmp	r3, #0
 8040846:	db0a      	blt.n	804085e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040848:	683b      	ldr	r3, [r7, #0]
 804084a:	b2da      	uxtb	r2, r3
 804084c:	490c      	ldr	r1, [pc, #48]	; (8040880 <__NVIC_SetPriority+0x4c>)
 804084e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040852:	0152      	lsls	r2, r2, #5
 8040854:	b2d2      	uxtb	r2, r2
 8040856:	440b      	add	r3, r1
 8040858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 804085c:	e00a      	b.n	8040874 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804085e:	683b      	ldr	r3, [r7, #0]
 8040860:	b2da      	uxtb	r2, r3
 8040862:	4908      	ldr	r1, [pc, #32]	; (8040884 <__NVIC_SetPriority+0x50>)
 8040864:	79fb      	ldrb	r3, [r7, #7]
 8040866:	f003 030f 	and.w	r3, r3, #15
 804086a:	3b04      	subs	r3, #4
 804086c:	0152      	lsls	r2, r2, #5
 804086e:	b2d2      	uxtb	r2, r2
 8040870:	440b      	add	r3, r1
 8040872:	761a      	strb	r2, [r3, #24]
}
 8040874:	bf00      	nop
 8040876:	370c      	adds	r7, #12
 8040878:	46bd      	mov	sp, r7
 804087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804087e:	4770      	bx	lr
 8040880:	e000e100 	.word	0xe000e100
 8040884:	e000ed00 	.word	0xe000ed00

08040888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040888:	b480      	push	{r7}
 804088a:	b089      	sub	sp, #36	; 0x24
 804088c:	af00      	add	r7, sp, #0
 804088e:	60f8      	str	r0, [r7, #12]
 8040890:	60b9      	str	r1, [r7, #8]
 8040892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8040894:	68fb      	ldr	r3, [r7, #12]
 8040896:	f003 0307 	and.w	r3, r3, #7
 804089a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 804089c:	69fb      	ldr	r3, [r7, #28]
 804089e:	f1c3 0307 	rsb	r3, r3, #7
 80408a2:	2b03      	cmp	r3, #3
 80408a4:	bf28      	it	cs
 80408a6:	2303      	movcs	r3, #3
 80408a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80408aa:	69fb      	ldr	r3, [r7, #28]
 80408ac:	3303      	adds	r3, #3
 80408ae:	2b06      	cmp	r3, #6
 80408b0:	d902      	bls.n	80408b8 <NVIC_EncodePriority+0x30>
 80408b2:	69fb      	ldr	r3, [r7, #28]
 80408b4:	3b04      	subs	r3, #4
 80408b6:	e000      	b.n	80408ba <NVIC_EncodePriority+0x32>
 80408b8:	2300      	movs	r3, #0
 80408ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80408bc:	f04f 32ff 	mov.w	r2, #4294967295
 80408c0:	69bb      	ldr	r3, [r7, #24]
 80408c2:	fa02 f303 	lsl.w	r3, r2, r3
 80408c6:	43da      	mvns	r2, r3
 80408c8:	68bb      	ldr	r3, [r7, #8]
 80408ca:	401a      	ands	r2, r3
 80408cc:	697b      	ldr	r3, [r7, #20]
 80408ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80408d0:	f04f 31ff 	mov.w	r1, #4294967295
 80408d4:	697b      	ldr	r3, [r7, #20]
 80408d6:	fa01 f303 	lsl.w	r3, r1, r3
 80408da:	43d9      	mvns	r1, r3
 80408dc:	687b      	ldr	r3, [r7, #4]
 80408de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80408e0:	4313      	orrs	r3, r2
         );
}
 80408e2:	4618      	mov	r0, r3
 80408e4:	3724      	adds	r7, #36	; 0x24
 80408e6:	46bd      	mov	sp, r7
 80408e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80408ec:	4770      	bx	lr

080408ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80408ee:	b580      	push	{r7, lr}
 80408f0:	b082      	sub	sp, #8
 80408f2:	af00      	add	r7, sp, #0
 80408f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80408f6:	6878      	ldr	r0, [r7, #4]
 80408f8:	f7ff ff4c 	bl	8040794 <__NVIC_SetPriorityGrouping>
}
 80408fc:	bf00      	nop
 80408fe:	3708      	adds	r7, #8
 8040900:	46bd      	mov	sp, r7
 8040902:	bd80      	pop	{r7, pc}

08040904 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040904:	b580      	push	{r7, lr}
 8040906:	b086      	sub	sp, #24
 8040908:	af00      	add	r7, sp, #0
 804090a:	4603      	mov	r3, r0
 804090c:	60b9      	str	r1, [r7, #8]
 804090e:	607a      	str	r2, [r7, #4]
 8040910:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8040912:	f7ff ff63 	bl	80407dc <__NVIC_GetPriorityGrouping>
 8040916:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8040918:	687a      	ldr	r2, [r7, #4]
 804091a:	68b9      	ldr	r1, [r7, #8]
 804091c:	6978      	ldr	r0, [r7, #20]
 804091e:	f7ff ffb3 	bl	8040888 <NVIC_EncodePriority>
 8040922:	4602      	mov	r2, r0
 8040924:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8040928:	4611      	mov	r1, r2
 804092a:	4618      	mov	r0, r3
 804092c:	f7ff ff82 	bl	8040834 <__NVIC_SetPriority>
}
 8040930:	bf00      	nop
 8040932:	3718      	adds	r7, #24
 8040934:	46bd      	mov	sp, r7
 8040936:	bd80      	pop	{r7, pc}

08040938 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8040938:	b580      	push	{r7, lr}
 804093a:	b082      	sub	sp, #8
 804093c:	af00      	add	r7, sp, #0
 804093e:	4603      	mov	r3, r0
 8040940:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8040942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040946:	4618      	mov	r0, r3
 8040948:	f7ff ff56 	bl	80407f8 <__NVIC_EnableIRQ>
}
 804094c:	bf00      	nop
 804094e:	3708      	adds	r7, #8
 8040950:	46bd      	mov	sp, r7
 8040952:	bd80      	pop	{r7, pc}

08040954 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8040954:	b480      	push	{r7}
 8040956:	b087      	sub	sp, #28
 8040958:	af00      	add	r7, sp, #0
 804095a:	6078      	str	r0, [r7, #4]
 804095c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 804095e:	2300      	movs	r3, #0
 8040960:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8040962:	e158      	b.n	8040c16 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8040964:	683b      	ldr	r3, [r7, #0]
 8040966:	681a      	ldr	r2, [r3, #0]
 8040968:	2101      	movs	r1, #1
 804096a:	697b      	ldr	r3, [r7, #20]
 804096c:	fa01 f303 	lsl.w	r3, r1, r3
 8040970:	4013      	ands	r3, r2
 8040972:	60fb      	str	r3, [r7, #12]

    if(iocurrent != 0U)
 8040974:	68fb      	ldr	r3, [r7, #12]
 8040976:	2b00      	cmp	r3, #0
 8040978:	f000 814a 	beq.w	8040c10 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 804097c:	683b      	ldr	r3, [r7, #0]
 804097e:	685b      	ldr	r3, [r3, #4]
 8040980:	2b01      	cmp	r3, #1
 8040982:	d00b      	beq.n	804099c <HAL_GPIO_Init+0x48>
 8040984:	683b      	ldr	r3, [r7, #0]
 8040986:	685b      	ldr	r3, [r3, #4]
 8040988:	2b02      	cmp	r3, #2
 804098a:	d007      	beq.n	804099c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 804098c:	683b      	ldr	r3, [r7, #0]
 804098e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8040990:	2b11      	cmp	r3, #17
 8040992:	d003      	beq.n	804099c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040994:	683b      	ldr	r3, [r7, #0]
 8040996:	685b      	ldr	r3, [r3, #4]
 8040998:	2b12      	cmp	r3, #18
 804099a:	d130      	bne.n	80409fe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 804099c:	687b      	ldr	r3, [r7, #4]
 804099e:	689b      	ldr	r3, [r3, #8]
 80409a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80409a2:	697b      	ldr	r3, [r7, #20]
 80409a4:	005b      	lsls	r3, r3, #1
 80409a6:	2203      	movs	r2, #3
 80409a8:	fa02 f303 	lsl.w	r3, r2, r3
 80409ac:	43db      	mvns	r3, r3
 80409ae:	693a      	ldr	r2, [r7, #16]
 80409b0:	4013      	ands	r3, r2
 80409b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80409b4:	683b      	ldr	r3, [r7, #0]
 80409b6:	68da      	ldr	r2, [r3, #12]
 80409b8:	697b      	ldr	r3, [r7, #20]
 80409ba:	005b      	lsls	r3, r3, #1
 80409bc:	fa02 f303 	lsl.w	r3, r2, r3
 80409c0:	693a      	ldr	r2, [r7, #16]
 80409c2:	4313      	orrs	r3, r2
 80409c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80409c6:	687b      	ldr	r3, [r7, #4]
 80409c8:	693a      	ldr	r2, [r7, #16]
 80409ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80409cc:	687b      	ldr	r3, [r7, #4]
 80409ce:	685b      	ldr	r3, [r3, #4]
 80409d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80409d2:	2201      	movs	r2, #1
 80409d4:	697b      	ldr	r3, [r7, #20]
 80409d6:	fa02 f303 	lsl.w	r3, r2, r3
 80409da:	43db      	mvns	r3, r3
 80409dc:	693a      	ldr	r2, [r7, #16]
 80409de:	4013      	ands	r3, r2
 80409e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80409e2:	683b      	ldr	r3, [r7, #0]
 80409e4:	685b      	ldr	r3, [r3, #4]
 80409e6:	091b      	lsrs	r3, r3, #4
 80409e8:	f003 0201 	and.w	r2, r3, #1
 80409ec:	697b      	ldr	r3, [r7, #20]
 80409ee:	fa02 f303 	lsl.w	r3, r2, r3
 80409f2:	693a      	ldr	r2, [r7, #16]
 80409f4:	4313      	orrs	r3, r2
 80409f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80409f8:	687b      	ldr	r3, [r7, #4]
 80409fa:	693a      	ldr	r2, [r7, #16]
 80409fc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80409fe:	687b      	ldr	r3, [r7, #4]
 8040a00:	68db      	ldr	r3, [r3, #12]
 8040a02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8040a04:	697b      	ldr	r3, [r7, #20]
 8040a06:	005b      	lsls	r3, r3, #1
 8040a08:	2203      	movs	r2, #3
 8040a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8040a0e:	43db      	mvns	r3, r3
 8040a10:	693a      	ldr	r2, [r7, #16]
 8040a12:	4013      	ands	r3, r2
 8040a14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8040a16:	683b      	ldr	r3, [r7, #0]
 8040a18:	689a      	ldr	r2, [r3, #8]
 8040a1a:	697b      	ldr	r3, [r7, #20]
 8040a1c:	005b      	lsls	r3, r3, #1
 8040a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8040a22:	693a      	ldr	r2, [r7, #16]
 8040a24:	4313      	orrs	r3, r2
 8040a26:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8040a28:	687b      	ldr	r3, [r7, #4]
 8040a2a:	693a      	ldr	r2, [r7, #16]
 8040a2c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040a2e:	683b      	ldr	r3, [r7, #0]
 8040a30:	685b      	ldr	r3, [r3, #4]
 8040a32:	2b02      	cmp	r3, #2
 8040a34:	d003      	beq.n	8040a3e <HAL_GPIO_Init+0xea>
 8040a36:	683b      	ldr	r3, [r7, #0]
 8040a38:	685b      	ldr	r3, [r3, #4]
 8040a3a:	2b12      	cmp	r3, #18
 8040a3c:	d123      	bne.n	8040a86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8040a3e:	697b      	ldr	r3, [r7, #20]
 8040a40:	08da      	lsrs	r2, r3, #3
 8040a42:	687b      	ldr	r3, [r7, #4]
 8040a44:	3208      	adds	r2, #8
 8040a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8040a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8040a4c:	697b      	ldr	r3, [r7, #20]
 8040a4e:	f003 0307 	and.w	r3, r3, #7
 8040a52:	009b      	lsls	r3, r3, #2
 8040a54:	220f      	movs	r2, #15
 8040a56:	fa02 f303 	lsl.w	r3, r2, r3
 8040a5a:	43db      	mvns	r3, r3
 8040a5c:	693a      	ldr	r2, [r7, #16]
 8040a5e:	4013      	ands	r3, r2
 8040a60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8040a62:	683b      	ldr	r3, [r7, #0]
 8040a64:	691a      	ldr	r2, [r3, #16]
 8040a66:	697b      	ldr	r3, [r7, #20]
 8040a68:	f003 0307 	and.w	r3, r3, #7
 8040a6c:	009b      	lsls	r3, r3, #2
 8040a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8040a72:	693a      	ldr	r2, [r7, #16]
 8040a74:	4313      	orrs	r3, r2
 8040a76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8040a78:	697b      	ldr	r3, [r7, #20]
 8040a7a:	08da      	lsrs	r2, r3, #3
 8040a7c:	687b      	ldr	r3, [r7, #4]
 8040a7e:	3208      	adds	r2, #8
 8040a80:	6939      	ldr	r1, [r7, #16]
 8040a82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8040a86:	687b      	ldr	r3, [r7, #4]
 8040a88:	681b      	ldr	r3, [r3, #0]
 8040a8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8040a8c:	697b      	ldr	r3, [r7, #20]
 8040a8e:	005b      	lsls	r3, r3, #1
 8040a90:	2203      	movs	r2, #3
 8040a92:	fa02 f303 	lsl.w	r3, r2, r3
 8040a96:	43db      	mvns	r3, r3
 8040a98:	693a      	ldr	r2, [r7, #16]
 8040a9a:	4013      	ands	r3, r2
 8040a9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8040a9e:	683b      	ldr	r3, [r7, #0]
 8040aa0:	685b      	ldr	r3, [r3, #4]
 8040aa2:	f003 0203 	and.w	r2, r3, #3
 8040aa6:	697b      	ldr	r3, [r7, #20]
 8040aa8:	005b      	lsls	r3, r3, #1
 8040aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8040aae:	693a      	ldr	r2, [r7, #16]
 8040ab0:	4313      	orrs	r3, r2
 8040ab2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8040ab4:	687b      	ldr	r3, [r7, #4]
 8040ab6:	693a      	ldr	r2, [r7, #16]
 8040ab8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8040aba:	683b      	ldr	r3, [r7, #0]
 8040abc:	685b      	ldr	r3, [r3, #4]
 8040abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040ac2:	2b00      	cmp	r3, #0
 8040ac4:	f000 80a4 	beq.w	8040c10 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8040ac8:	4a5a      	ldr	r2, [pc, #360]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040aca:	697b      	ldr	r3, [r7, #20]
 8040acc:	089b      	lsrs	r3, r3, #2
 8040ace:	3318      	adds	r3, #24
 8040ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8040ad4:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8040ad6:	697b      	ldr	r3, [r7, #20]
 8040ad8:	f003 0303 	and.w	r3, r3, #3
 8040adc:	00db      	lsls	r3, r3, #3
 8040ade:	220f      	movs	r2, #15
 8040ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8040ae4:	43db      	mvns	r3, r3
 8040ae6:	693a      	ldr	r2, [r7, #16]
 8040ae8:	4013      	ands	r3, r2
 8040aea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8040aec:	687b      	ldr	r3, [r7, #4]
 8040aee:	4a52      	ldr	r2, [pc, #328]	; (8040c38 <HAL_GPIO_Init+0x2e4>)
 8040af0:	4293      	cmp	r3, r2
 8040af2:	d025      	beq.n	8040b40 <HAL_GPIO_Init+0x1ec>
 8040af4:	687b      	ldr	r3, [r7, #4]
 8040af6:	4a51      	ldr	r2, [pc, #324]	; (8040c3c <HAL_GPIO_Init+0x2e8>)
 8040af8:	4293      	cmp	r3, r2
 8040afa:	d01f      	beq.n	8040b3c <HAL_GPIO_Init+0x1e8>
 8040afc:	687b      	ldr	r3, [r7, #4]
 8040afe:	4a50      	ldr	r2, [pc, #320]	; (8040c40 <HAL_GPIO_Init+0x2ec>)
 8040b00:	4293      	cmp	r3, r2
 8040b02:	d019      	beq.n	8040b38 <HAL_GPIO_Init+0x1e4>
 8040b04:	687b      	ldr	r3, [r7, #4]
 8040b06:	4a4f      	ldr	r2, [pc, #316]	; (8040c44 <HAL_GPIO_Init+0x2f0>)
 8040b08:	4293      	cmp	r3, r2
 8040b0a:	d013      	beq.n	8040b34 <HAL_GPIO_Init+0x1e0>
 8040b0c:	687b      	ldr	r3, [r7, #4]
 8040b0e:	4a4e      	ldr	r2, [pc, #312]	; (8040c48 <HAL_GPIO_Init+0x2f4>)
 8040b10:	4293      	cmp	r3, r2
 8040b12:	d00d      	beq.n	8040b30 <HAL_GPIO_Init+0x1dc>
 8040b14:	687b      	ldr	r3, [r7, #4]
 8040b16:	4a4d      	ldr	r2, [pc, #308]	; (8040c4c <HAL_GPIO_Init+0x2f8>)
 8040b18:	4293      	cmp	r3, r2
 8040b1a:	d007      	beq.n	8040b2c <HAL_GPIO_Init+0x1d8>
 8040b1c:	687b      	ldr	r3, [r7, #4]
 8040b1e:	4a4c      	ldr	r2, [pc, #304]	; (8040c50 <HAL_GPIO_Init+0x2fc>)
 8040b20:	4293      	cmp	r3, r2
 8040b22:	d101      	bne.n	8040b28 <HAL_GPIO_Init+0x1d4>
 8040b24:	2306      	movs	r3, #6
 8040b26:	e00c      	b.n	8040b42 <HAL_GPIO_Init+0x1ee>
 8040b28:	2307      	movs	r3, #7
 8040b2a:	e00a      	b.n	8040b42 <HAL_GPIO_Init+0x1ee>
 8040b2c:	2305      	movs	r3, #5
 8040b2e:	e008      	b.n	8040b42 <HAL_GPIO_Init+0x1ee>
 8040b30:	2304      	movs	r3, #4
 8040b32:	e006      	b.n	8040b42 <HAL_GPIO_Init+0x1ee>
 8040b34:	2303      	movs	r3, #3
 8040b36:	e004      	b.n	8040b42 <HAL_GPIO_Init+0x1ee>
 8040b38:	2302      	movs	r3, #2
 8040b3a:	e002      	b.n	8040b42 <HAL_GPIO_Init+0x1ee>
 8040b3c:	2301      	movs	r3, #1
 8040b3e:	e000      	b.n	8040b42 <HAL_GPIO_Init+0x1ee>
 8040b40:	2300      	movs	r3, #0
 8040b42:	697a      	ldr	r2, [r7, #20]
 8040b44:	f002 0203 	and.w	r2, r2, #3
 8040b48:	00d2      	lsls	r2, r2, #3
 8040b4a:	4093      	lsls	r3, r2
 8040b4c:	693a      	ldr	r2, [r7, #16]
 8040b4e:	4313      	orrs	r3, r2
 8040b50:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8040b52:	4938      	ldr	r1, [pc, #224]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040b54:	697b      	ldr	r3, [r7, #20]
 8040b56:	089b      	lsrs	r3, r3, #2
 8040b58:	3318      	adds	r3, #24
 8040b5a:	693a      	ldr	r2, [r7, #16]
 8040b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8040b60:	4b34      	ldr	r3, [pc, #208]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8040b66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040b68:	68fb      	ldr	r3, [r7, #12]
 8040b6a:	43db      	mvns	r3, r3
 8040b6c:	693a      	ldr	r2, [r7, #16]
 8040b6e:	4013      	ands	r3, r2
 8040b70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8040b72:	683b      	ldr	r3, [r7, #0]
 8040b74:	685b      	ldr	r3, [r3, #4]
 8040b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8040b7a:	2b00      	cmp	r3, #0
 8040b7c:	d003      	beq.n	8040b86 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8040b7e:	693a      	ldr	r2, [r7, #16]
 8040b80:	68fb      	ldr	r3, [r7, #12]
 8040b82:	4313      	orrs	r3, r2
 8040b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8040b86:	4a2b      	ldr	r2, [pc, #172]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040b88:	693b      	ldr	r3, [r7, #16]
 8040b8a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8040b8e:	4b29      	ldr	r3, [pc, #164]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040b90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8040b94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040b96:	68fb      	ldr	r3, [r7, #12]
 8040b98:	43db      	mvns	r3, r3
 8040b9a:	693a      	ldr	r2, [r7, #16]
 8040b9c:	4013      	ands	r3, r2
 8040b9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8040ba0:	683b      	ldr	r3, [r7, #0]
 8040ba2:	685b      	ldr	r3, [r3, #4]
 8040ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040ba8:	2b00      	cmp	r3, #0
 8040baa:	d003      	beq.n	8040bb4 <HAL_GPIO_Init+0x260>
        {
          temp |= iocurrent;
 8040bac:	693a      	ldr	r2, [r7, #16]
 8040bae:	68fb      	ldr	r3, [r7, #12]
 8040bb0:	4313      	orrs	r3, r2
 8040bb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8040bb4:	4a1f      	ldr	r2, [pc, #124]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040bb6:	693b      	ldr	r3, [r7, #16]
 8040bb8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8040bbc:	4b1d      	ldr	r3, [pc, #116]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040bbe:	681b      	ldr	r3, [r3, #0]
 8040bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040bc2:	68fb      	ldr	r3, [r7, #12]
 8040bc4:	43db      	mvns	r3, r3
 8040bc6:	693a      	ldr	r2, [r7, #16]
 8040bc8:	4013      	ands	r3, r2
 8040bca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8040bcc:	683b      	ldr	r3, [r7, #0]
 8040bce:	685b      	ldr	r3, [r3, #4]
 8040bd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8040bd4:	2b00      	cmp	r3, #0
 8040bd6:	d003      	beq.n	8040be0 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8040bd8:	693a      	ldr	r2, [r7, #16]
 8040bda:	68fb      	ldr	r3, [r7, #12]
 8040bdc:	4313      	orrs	r3, r2
 8040bde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8040be0:	4a14      	ldr	r2, [pc, #80]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040be2:	693b      	ldr	r3, [r7, #16]
 8040be4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8040be6:	4b13      	ldr	r3, [pc, #76]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040be8:	685b      	ldr	r3, [r3, #4]
 8040bea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040bec:	68fb      	ldr	r3, [r7, #12]
 8040bee:	43db      	mvns	r3, r3
 8040bf0:	693a      	ldr	r2, [r7, #16]
 8040bf2:	4013      	ands	r3, r2
 8040bf4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8040bf6:	683b      	ldr	r3, [r7, #0]
 8040bf8:	685b      	ldr	r3, [r3, #4]
 8040bfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8040bfe:	2b00      	cmp	r3, #0
 8040c00:	d003      	beq.n	8040c0a <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8040c02:	693a      	ldr	r2, [r7, #16]
 8040c04:	68fb      	ldr	r3, [r7, #12]
 8040c06:	4313      	orrs	r3, r2
 8040c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8040c0a:	4a0a      	ldr	r2, [pc, #40]	; (8040c34 <HAL_GPIO_Init+0x2e0>)
 8040c0c:	693b      	ldr	r3, [r7, #16]
 8040c0e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8040c10:	697b      	ldr	r3, [r7, #20]
 8040c12:	3301      	adds	r3, #1
 8040c14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8040c16:	683b      	ldr	r3, [r7, #0]
 8040c18:	681a      	ldr	r2, [r3, #0]
 8040c1a:	697b      	ldr	r3, [r7, #20]
 8040c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8040c20:	2b00      	cmp	r3, #0
 8040c22:	f47f ae9f 	bne.w	8040964 <HAL_GPIO_Init+0x10>
  }
}
 8040c26:	bf00      	nop
 8040c28:	371c      	adds	r7, #28
 8040c2a:	46bd      	mov	sp, r7
 8040c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c30:	4770      	bx	lr
 8040c32:	bf00      	nop
 8040c34:	4002f400 	.word	0x4002f400
 8040c38:	42020000 	.word	0x42020000
 8040c3c:	42020400 	.word	0x42020400
 8040c40:	42020800 	.word	0x42020800
 8040c44:	42020c00 	.word	0x42020c00
 8040c48:	42021000 	.word	0x42021000
 8040c4c:	42021400 	.word	0x42021400
 8040c50:	42021800 	.word	0x42021800

08040c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8040c54:	b480      	push	{r7}
 8040c56:	b083      	sub	sp, #12
 8040c58:	af00      	add	r7, sp, #0
 8040c5a:	6078      	str	r0, [r7, #4]
 8040c5c:	460b      	mov	r3, r1
 8040c5e:	807b      	strh	r3, [r7, #2]
 8040c60:	4613      	mov	r3, r2
 8040c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8040c64:	787b      	ldrb	r3, [r7, #1]
 8040c66:	2b00      	cmp	r3, #0
 8040c68:	d003      	beq.n	8040c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8040c6a:	887a      	ldrh	r2, [r7, #2]
 8040c6c:	687b      	ldr	r3, [r7, #4]
 8040c6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8040c70:	e002      	b.n	8040c78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8040c72:	887a      	ldrh	r2, [r7, #2]
 8040c74:	687b      	ldr	r3, [r7, #4]
 8040c76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8040c78:	bf00      	nop
 8040c7a:	370c      	adds	r7, #12
 8040c7c:	46bd      	mov	sp, r7
 8040c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c82:	4770      	bx	lr

08040c84 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8040c84:	b480      	push	{r7}
 8040c86:	b085      	sub	sp, #20
 8040c88:	af00      	add	r7, sp, #0
 8040c8a:	6078      	str	r0, [r7, #4]
 8040c8c:	460b      	mov	r3, r1
 8040c8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8040c90:	687b      	ldr	r3, [r7, #4]
 8040c92:	695b      	ldr	r3, [r3, #20]
 8040c94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8040c96:	887a      	ldrh	r2, [r7, #2]
 8040c98:	68fb      	ldr	r3, [r7, #12]
 8040c9a:	4013      	ands	r3, r2
 8040c9c:	041a      	lsls	r2, r3, #16
 8040c9e:	68fb      	ldr	r3, [r7, #12]
 8040ca0:	43d9      	mvns	r1, r3
 8040ca2:	887b      	ldrh	r3, [r7, #2]
 8040ca4:	400b      	ands	r3, r1
 8040ca6:	431a      	orrs	r2, r3
 8040ca8:	687b      	ldr	r3, [r7, #4]
 8040caa:	619a      	str	r2, [r3, #24]
}
 8040cac:	bf00      	nop
 8040cae:	3714      	adds	r7, #20
 8040cb0:	46bd      	mov	sp, r7
 8040cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040cb6:	4770      	bx	lr

08040cb8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8040cb8:	b480      	push	{r7}
 8040cba:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8040cbc:	4b04      	ldr	r3, [pc, #16]	; (8040cd0 <HAL_PWREx_GetVoltageRange+0x18>)
 8040cbe:	681b      	ldr	r3, [r3, #0]
 8040cc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8040cc4:	4618      	mov	r0, r3
 8040cc6:	46bd      	mov	sp, r7
 8040cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ccc:	4770      	bx	lr
 8040cce:	bf00      	nop
 8040cd0:	40007000 	.word	0x40007000

08040cd4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8040cd4:	b580      	push	{r7, lr}
 8040cd6:	b084      	sub	sp, #16
 8040cd8:	af00      	add	r7, sp, #0
 8040cda:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8040cdc:	4b27      	ldr	r3, [pc, #156]	; (8040d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040cde:	681b      	ldr	r3, [r3, #0]
 8040ce0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8040ce4:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8040ce6:	f000 f851 	bl	8040d8c <HAL_PWREx_SMPS_GetEffectiveMode>
 8040cea:	4603      	mov	r3, r0
 8040cec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8040cf0:	d101      	bne.n	8040cf6 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8040cf2:	2301      	movs	r3, #1
 8040cf4:	e03e      	b.n	8040d74 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8040cf6:	4b21      	ldr	r3, [pc, #132]	; (8040d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040cf8:	68db      	ldr	r3, [r3, #12]
 8040cfa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8040cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8040d02:	d101      	bne.n	8040d08 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8040d04:	2301      	movs	r3, #1
 8040d06:	e035      	b.n	8040d74 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8040d08:	68ba      	ldr	r2, [r7, #8]
 8040d0a:	687b      	ldr	r3, [r7, #4]
 8040d0c:	429a      	cmp	r2, r3
 8040d0e:	d101      	bne.n	8040d14 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8040d10:	2300      	movs	r3, #0
 8040d12:	e02f      	b.n	8040d74 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8040d14:	4b19      	ldr	r3, [pc, #100]	; (8040d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040d16:	681b      	ldr	r3, [r3, #0]
 8040d18:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8040d1c:	4917      	ldr	r1, [pc, #92]	; (8040d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040d1e:	687b      	ldr	r3, [r7, #4]
 8040d20:	4313      	orrs	r3, r2
 8040d22:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8040d24:	4b16      	ldr	r3, [pc, #88]	; (8040d80 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8040d26:	681b      	ldr	r3, [r3, #0]
 8040d28:	095b      	lsrs	r3, r3, #5
 8040d2a:	4a16      	ldr	r2, [pc, #88]	; (8040d84 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8040d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8040d30:	09db      	lsrs	r3, r3, #7
 8040d32:	2232      	movs	r2, #50	; 0x32
 8040d34:	fb02 f303 	mul.w	r3, r2, r3
 8040d38:	4a13      	ldr	r2, [pc, #76]	; (8040d88 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8040d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8040d3e:	08db      	lsrs	r3, r3, #3
 8040d40:	3301      	adds	r3, #1
 8040d42:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8040d44:	e002      	b.n	8040d4c <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8040d46:	68fb      	ldr	r3, [r7, #12]
 8040d48:	3b01      	subs	r3, #1
 8040d4a:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8040d4c:	4b0b      	ldr	r3, [pc, #44]	; (8040d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040d4e:	695b      	ldr	r3, [r3, #20]
 8040d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8040d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8040d58:	d102      	bne.n	8040d60 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8040d5a:	68fb      	ldr	r3, [r7, #12]
 8040d5c:	2b00      	cmp	r3, #0
 8040d5e:	d1f2      	bne.n	8040d46 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8040d60:	4b06      	ldr	r3, [pc, #24]	; (8040d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8040d62:	695b      	ldr	r3, [r3, #20]
 8040d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8040d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8040d6c:	d101      	bne.n	8040d72 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8040d6e:	2303      	movs	r3, #3
 8040d70:	e000      	b.n	8040d74 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8040d72:	2300      	movs	r3, #0
}
 8040d74:	4618      	mov	r0, r3
 8040d76:	3710      	adds	r7, #16
 8040d78:	46bd      	mov	sp, r7
 8040d7a:	bd80      	pop	{r7, pc}
 8040d7c:	40007000 	.word	0x40007000
 8040d80:	20018014 	.word	0x20018014
 8040d84:	0a7c5ac5 	.word	0x0a7c5ac5
 8040d88:	cccccccd 	.word	0xcccccccd

08040d8c <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8040d8c:	b480      	push	{r7}
 8040d8e:	b083      	sub	sp, #12
 8040d90:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8040d92:	4b0f      	ldr	r3, [pc, #60]	; (8040dd0 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8040d94:	691b      	ldr	r3, [r3, #16]
 8040d96:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8040d98:	683b      	ldr	r3, [r7, #0]
 8040d9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8040d9e:	2b00      	cmp	r3, #0
 8040da0:	d003      	beq.n	8040daa <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8040da2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8040da6:	607b      	str	r3, [r7, #4]
 8040da8:	e00a      	b.n	8040dc0 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8040daa:	683b      	ldr	r3, [r7, #0]
 8040dac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8040db0:	2b00      	cmp	r3, #0
 8040db2:	d103      	bne.n	8040dbc <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8040db4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8040db8:	607b      	str	r3, [r7, #4]
 8040dba:	e001      	b.n	8040dc0 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8040dbc:	2300      	movs	r3, #0
 8040dbe:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8040dc0:	687b      	ldr	r3, [r7, #4]
}
 8040dc2:	4618      	mov	r0, r3
 8040dc4:	370c      	adds	r7, #12
 8040dc6:	46bd      	mov	sp, r7
 8040dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040dcc:	4770      	bx	lr
 8040dce:	bf00      	nop
 8040dd0:	40007000 	.word	0x40007000

08040dd4 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8040dd4:	b580      	push	{r7, lr}
 8040dd6:	b088      	sub	sp, #32
 8040dd8:	af00      	add	r7, sp, #0
 8040dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8040ddc:	687b      	ldr	r3, [r7, #4]
 8040dde:	2b00      	cmp	r3, #0
 8040de0:	d102      	bne.n	8040de8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8040de2:	2301      	movs	r3, #1
 8040de4:	f000 bc52 	b.w	804168c <HAL_RCC_OscConfig+0x8b8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8040de8:	4ba3      	ldr	r3, [pc, #652]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040dea:	689b      	ldr	r3, [r3, #8]
 8040dec:	f003 030c 	and.w	r3, r3, #12
 8040df0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8040df2:	4ba1      	ldr	r3, [pc, #644]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040df4:	68db      	ldr	r3, [r3, #12]
 8040df6:	f003 0303 	and.w	r3, r3, #3
 8040dfa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8040dfc:	687b      	ldr	r3, [r7, #4]
 8040dfe:	681b      	ldr	r3, [r3, #0]
 8040e00:	f003 0310 	and.w	r3, r3, #16
 8040e04:	2b00      	cmp	r3, #0
 8040e06:	f000 80da 	beq.w	8040fbe <HAL_RCC_OscConfig+0x1ea>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8040e0a:	69bb      	ldr	r3, [r7, #24]
 8040e0c:	2b00      	cmp	r3, #0
 8040e0e:	d006      	beq.n	8040e1e <HAL_RCC_OscConfig+0x4a>
 8040e10:	69bb      	ldr	r3, [r7, #24]
 8040e12:	2b0c      	cmp	r3, #12
 8040e14:	f040 8081 	bne.w	8040f1a <HAL_RCC_OscConfig+0x146>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8040e18:	697b      	ldr	r3, [r7, #20]
 8040e1a:	2b01      	cmp	r3, #1
 8040e1c:	d17d      	bne.n	8040f1a <HAL_RCC_OscConfig+0x146>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8040e1e:	4b96      	ldr	r3, [pc, #600]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e20:	681b      	ldr	r3, [r3, #0]
 8040e22:	f003 0302 	and.w	r3, r3, #2
 8040e26:	2b00      	cmp	r3, #0
 8040e28:	d006      	beq.n	8040e38 <HAL_RCC_OscConfig+0x64>
 8040e2a:	687b      	ldr	r3, [r7, #4]
 8040e2c:	69db      	ldr	r3, [r3, #28]
 8040e2e:	2b00      	cmp	r3, #0
 8040e30:	d102      	bne.n	8040e38 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8040e32:	2301      	movs	r3, #1
 8040e34:	f000 bc2a 	b.w	804168c <HAL_RCC_OscConfig+0x8b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8040e38:	687b      	ldr	r3, [r7, #4]
 8040e3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8040e3c:	4b8e      	ldr	r3, [pc, #568]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e3e:	681b      	ldr	r3, [r3, #0]
 8040e40:	f003 0308 	and.w	r3, r3, #8
 8040e44:	2b00      	cmp	r3, #0
 8040e46:	d004      	beq.n	8040e52 <HAL_RCC_OscConfig+0x7e>
 8040e48:	4b8b      	ldr	r3, [pc, #556]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e4a:	681b      	ldr	r3, [r3, #0]
 8040e4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8040e50:	e005      	b.n	8040e5e <HAL_RCC_OscConfig+0x8a>
 8040e52:	4b89      	ldr	r3, [pc, #548]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8040e58:	091b      	lsrs	r3, r3, #4
 8040e5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8040e5e:	4293      	cmp	r3, r2
 8040e60:	d224      	bcs.n	8040eac <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8040e62:	687b      	ldr	r3, [r7, #4]
 8040e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040e66:	4618      	mov	r0, r3
 8040e68:	f000 fe2a 	bl	8041ac0 <RCC_SetFlashLatencyFromMSIRange>
 8040e6c:	4603      	mov	r3, r0
 8040e6e:	2b00      	cmp	r3, #0
 8040e70:	d002      	beq.n	8040e78 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8040e72:	2301      	movs	r3, #1
 8040e74:	f000 bc0a 	b.w	804168c <HAL_RCC_OscConfig+0x8b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8040e78:	4b7f      	ldr	r3, [pc, #508]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e7a:	681b      	ldr	r3, [r3, #0]
 8040e7c:	4a7e      	ldr	r2, [pc, #504]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e7e:	f043 0308 	orr.w	r3, r3, #8
 8040e82:	6013      	str	r3, [r2, #0]
 8040e84:	4b7c      	ldr	r3, [pc, #496]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e86:	681b      	ldr	r3, [r3, #0]
 8040e88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8040e8c:	687b      	ldr	r3, [r7, #4]
 8040e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040e90:	4979      	ldr	r1, [pc, #484]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e92:	4313      	orrs	r3, r2
 8040e94:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8040e96:	4b78      	ldr	r3, [pc, #480]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040e98:	685b      	ldr	r3, [r3, #4]
 8040e9a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8040e9e:	687b      	ldr	r3, [r7, #4]
 8040ea0:	6a1b      	ldr	r3, [r3, #32]
 8040ea2:	021b      	lsls	r3, r3, #8
 8040ea4:	4974      	ldr	r1, [pc, #464]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040ea6:	4313      	orrs	r3, r2
 8040ea8:	604b      	str	r3, [r1, #4]
 8040eaa:	e025      	b.n	8040ef8 <HAL_RCC_OscConfig+0x124>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8040eac:	4b72      	ldr	r3, [pc, #456]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040eae:	681b      	ldr	r3, [r3, #0]
 8040eb0:	4a71      	ldr	r2, [pc, #452]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040eb2:	f043 0308 	orr.w	r3, r3, #8
 8040eb6:	6013      	str	r3, [r2, #0]
 8040eb8:	4b6f      	ldr	r3, [pc, #444]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040eba:	681b      	ldr	r3, [r3, #0]
 8040ebc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8040ec0:	687b      	ldr	r3, [r7, #4]
 8040ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040ec4:	496c      	ldr	r1, [pc, #432]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040ec6:	4313      	orrs	r3, r2
 8040ec8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8040eca:	4b6b      	ldr	r3, [pc, #428]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040ecc:	685b      	ldr	r3, [r3, #4]
 8040ece:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8040ed2:	687b      	ldr	r3, [r7, #4]
 8040ed4:	6a1b      	ldr	r3, [r3, #32]
 8040ed6:	021b      	lsls	r3, r3, #8
 8040ed8:	4967      	ldr	r1, [pc, #412]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040eda:	4313      	orrs	r3, r2
 8040edc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8040ede:	69bb      	ldr	r3, [r7, #24]
 8040ee0:	2b00      	cmp	r3, #0
 8040ee2:	d109      	bne.n	8040ef8 <HAL_RCC_OscConfig+0x124>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8040ee4:	687b      	ldr	r3, [r7, #4]
 8040ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040ee8:	4618      	mov	r0, r3
 8040eea:	f000 fde9 	bl	8041ac0 <RCC_SetFlashLatencyFromMSIRange>
 8040eee:	4603      	mov	r3, r0
 8040ef0:	2b00      	cmp	r3, #0
 8040ef2:	d001      	beq.n	8040ef8 <HAL_RCC_OscConfig+0x124>
            {
              return HAL_ERROR;
 8040ef4:	2301      	movs	r3, #1
 8040ef6:	e3c9      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8040ef8:	f000 fd88 	bl	8041a0c <HAL_RCC_GetHCLKFreq>
 8040efc:	4602      	mov	r2, r0
 8040efe:	4b5f      	ldr	r3, [pc, #380]	; (804107c <HAL_RCC_OscConfig+0x2a8>)
 8040f00:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8040f02:	4b5f      	ldr	r3, [pc, #380]	; (8041080 <HAL_RCC_OscConfig+0x2ac>)
 8040f04:	681b      	ldr	r3, [r3, #0]
 8040f06:	4618      	mov	r0, r3
 8040f08:	f7ff fb18 	bl	804053c <HAL_InitTick>
 8040f0c:	4603      	mov	r3, r0
 8040f0e:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8040f10:	7bfb      	ldrb	r3, [r7, #15]
 8040f12:	2b00      	cmp	r3, #0
 8040f14:	d052      	beq.n	8040fbc <HAL_RCC_OscConfig+0x1e8>
        {
          return status;
 8040f16:	7bfb      	ldrb	r3, [r7, #15]
 8040f18:	e3b8      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8040f1a:	687b      	ldr	r3, [r7, #4]
 8040f1c:	69db      	ldr	r3, [r3, #28]
 8040f1e:	2b00      	cmp	r3, #0
 8040f20:	d032      	beq.n	8040f88 <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8040f22:	4b55      	ldr	r3, [pc, #340]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f24:	681b      	ldr	r3, [r3, #0]
 8040f26:	4a54      	ldr	r2, [pc, #336]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f28:	f043 0301 	orr.w	r3, r3, #1
 8040f2c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8040f2e:	f7ff fc25 	bl	804077c <HAL_GetTick>
 8040f32:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8040f34:	e008      	b.n	8040f48 <HAL_RCC_OscConfig+0x174>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8040f36:	f7ff fc21 	bl	804077c <HAL_GetTick>
 8040f3a:	4602      	mov	r2, r0
 8040f3c:	693b      	ldr	r3, [r7, #16]
 8040f3e:	1ad3      	subs	r3, r2, r3
 8040f40:	2b02      	cmp	r3, #2
 8040f42:	d901      	bls.n	8040f48 <HAL_RCC_OscConfig+0x174>
          {
            return HAL_TIMEOUT;
 8040f44:	2303      	movs	r3, #3
 8040f46:	e3a1      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8040f48:	4b4b      	ldr	r3, [pc, #300]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f4a:	681b      	ldr	r3, [r3, #0]
 8040f4c:	f003 0302 	and.w	r3, r3, #2
 8040f50:	2b00      	cmp	r3, #0
 8040f52:	d0f0      	beq.n	8040f36 <HAL_RCC_OscConfig+0x162>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8040f54:	4b48      	ldr	r3, [pc, #288]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f56:	681b      	ldr	r3, [r3, #0]
 8040f58:	4a47      	ldr	r2, [pc, #284]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f5a:	f043 0308 	orr.w	r3, r3, #8
 8040f5e:	6013      	str	r3, [r2, #0]
 8040f60:	4b45      	ldr	r3, [pc, #276]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f62:	681b      	ldr	r3, [r3, #0]
 8040f64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8040f68:	687b      	ldr	r3, [r7, #4]
 8040f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8040f6c:	4942      	ldr	r1, [pc, #264]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f6e:	4313      	orrs	r3, r2
 8040f70:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8040f72:	4b41      	ldr	r3, [pc, #260]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f74:	685b      	ldr	r3, [r3, #4]
 8040f76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8040f7a:	687b      	ldr	r3, [r7, #4]
 8040f7c:	6a1b      	ldr	r3, [r3, #32]
 8040f7e:	021b      	lsls	r3, r3, #8
 8040f80:	493d      	ldr	r1, [pc, #244]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f82:	4313      	orrs	r3, r2
 8040f84:	604b      	str	r3, [r1, #4]
 8040f86:	e01a      	b.n	8040fbe <HAL_RCC_OscConfig+0x1ea>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8040f88:	4b3b      	ldr	r3, [pc, #236]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f8a:	681b      	ldr	r3, [r3, #0]
 8040f8c:	4a3a      	ldr	r2, [pc, #232]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040f8e:	f023 0301 	bic.w	r3, r3, #1
 8040f92:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8040f94:	f7ff fbf2 	bl	804077c <HAL_GetTick>
 8040f98:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8040f9a:	e008      	b.n	8040fae <HAL_RCC_OscConfig+0x1da>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8040f9c:	f7ff fbee 	bl	804077c <HAL_GetTick>
 8040fa0:	4602      	mov	r2, r0
 8040fa2:	693b      	ldr	r3, [r7, #16]
 8040fa4:	1ad3      	subs	r3, r2, r3
 8040fa6:	2b02      	cmp	r3, #2
 8040fa8:	d901      	bls.n	8040fae <HAL_RCC_OscConfig+0x1da>
          {
            return HAL_TIMEOUT;
 8040faa:	2303      	movs	r3, #3
 8040fac:	e36e      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8040fae:	4b32      	ldr	r3, [pc, #200]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040fb0:	681b      	ldr	r3, [r3, #0]
 8040fb2:	f003 0302 	and.w	r3, r3, #2
 8040fb6:	2b00      	cmp	r3, #0
 8040fb8:	d1f0      	bne.n	8040f9c <HAL_RCC_OscConfig+0x1c8>
 8040fba:	e000      	b.n	8040fbe <HAL_RCC_OscConfig+0x1ea>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8040fbc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8040fbe:	687b      	ldr	r3, [r7, #4]
 8040fc0:	681b      	ldr	r3, [r3, #0]
 8040fc2:	f003 0301 	and.w	r3, r3, #1
 8040fc6:	2b00      	cmp	r3, #0
 8040fc8:	d071      	beq.n	80410ae <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8040fca:	69bb      	ldr	r3, [r7, #24]
 8040fcc:	2b08      	cmp	r3, #8
 8040fce:	d005      	beq.n	8040fdc <HAL_RCC_OscConfig+0x208>
 8040fd0:	69bb      	ldr	r3, [r7, #24]
 8040fd2:	2b0c      	cmp	r3, #12
 8040fd4:	d10e      	bne.n	8040ff4 <HAL_RCC_OscConfig+0x220>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8040fd6:	697b      	ldr	r3, [r7, #20]
 8040fd8:	2b03      	cmp	r3, #3
 8040fda:	d10b      	bne.n	8040ff4 <HAL_RCC_OscConfig+0x220>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8040fdc:	4b26      	ldr	r3, [pc, #152]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8040fde:	681b      	ldr	r3, [r3, #0]
 8040fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040fe4:	2b00      	cmp	r3, #0
 8040fe6:	d061      	beq.n	80410ac <HAL_RCC_OscConfig+0x2d8>
 8040fe8:	687b      	ldr	r3, [r7, #4]
 8040fea:	685b      	ldr	r3, [r3, #4]
 8040fec:	2b00      	cmp	r3, #0
 8040fee:	d15d      	bne.n	80410ac <HAL_RCC_OscConfig+0x2d8>
      {
        return HAL_ERROR;
 8040ff0:	2301      	movs	r3, #1
 8040ff2:	e34b      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8040ff4:	687b      	ldr	r3, [r7, #4]
 8040ff6:	685b      	ldr	r3, [r3, #4]
 8040ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8040ffc:	d106      	bne.n	804100c <HAL_RCC_OscConfig+0x238>
 8040ffe:	4b1e      	ldr	r3, [pc, #120]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041000:	681b      	ldr	r3, [r3, #0]
 8041002:	4a1d      	ldr	r2, [pc, #116]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8041008:	6013      	str	r3, [r2, #0]
 804100a:	e01d      	b.n	8041048 <HAL_RCC_OscConfig+0x274>
 804100c:	687b      	ldr	r3, [r7, #4]
 804100e:	685b      	ldr	r3, [r3, #4]
 8041010:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8041014:	d10c      	bne.n	8041030 <HAL_RCC_OscConfig+0x25c>
 8041016:	4b18      	ldr	r3, [pc, #96]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041018:	681b      	ldr	r3, [r3, #0]
 804101a:	4a17      	ldr	r2, [pc, #92]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 804101c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8041020:	6013      	str	r3, [r2, #0]
 8041022:	4b15      	ldr	r3, [pc, #84]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041024:	681b      	ldr	r3, [r3, #0]
 8041026:	4a14      	ldr	r2, [pc, #80]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 804102c:	6013      	str	r3, [r2, #0]
 804102e:	e00b      	b.n	8041048 <HAL_RCC_OscConfig+0x274>
 8041030:	4b11      	ldr	r3, [pc, #68]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041032:	681b      	ldr	r3, [r3, #0]
 8041034:	4a10      	ldr	r2, [pc, #64]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041036:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 804103a:	6013      	str	r3, [r2, #0]
 804103c:	4b0e      	ldr	r3, [pc, #56]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 804103e:	681b      	ldr	r3, [r3, #0]
 8041040:	4a0d      	ldr	r2, [pc, #52]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 8041042:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8041046:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8041048:	687b      	ldr	r3, [r7, #4]
 804104a:	685b      	ldr	r3, [r3, #4]
 804104c:	2b00      	cmp	r3, #0
 804104e:	d019      	beq.n	8041084 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041050:	f7ff fb94 	bl	804077c <HAL_GetTick>
 8041054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041056:	e008      	b.n	804106a <HAL_RCC_OscConfig+0x296>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041058:	f7ff fb90 	bl	804077c <HAL_GetTick>
 804105c:	4602      	mov	r2, r0
 804105e:	693b      	ldr	r3, [r7, #16]
 8041060:	1ad3      	subs	r3, r2, r3
 8041062:	2b64      	cmp	r3, #100	; 0x64
 8041064:	d901      	bls.n	804106a <HAL_RCC_OscConfig+0x296>
          {
            return HAL_TIMEOUT;
 8041066:	2303      	movs	r3, #3
 8041068:	e310      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 804106a:	4b03      	ldr	r3, [pc, #12]	; (8041078 <HAL_RCC_OscConfig+0x2a4>)
 804106c:	681b      	ldr	r3, [r3, #0]
 804106e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041072:	2b00      	cmp	r3, #0
 8041074:	d0f0      	beq.n	8041058 <HAL_RCC_OscConfig+0x284>
 8041076:	e01a      	b.n	80410ae <HAL_RCC_OscConfig+0x2da>
 8041078:	40021000 	.word	0x40021000
 804107c:	20018014 	.word	0x20018014
 8041080:	20018018 	.word	0x20018018
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041084:	f7ff fb7a 	bl	804077c <HAL_GetTick>
 8041088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 804108a:	e008      	b.n	804109e <HAL_RCC_OscConfig+0x2ca>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 804108c:	f7ff fb76 	bl	804077c <HAL_GetTick>
 8041090:	4602      	mov	r2, r0
 8041092:	693b      	ldr	r3, [r7, #16]
 8041094:	1ad3      	subs	r3, r2, r3
 8041096:	2b64      	cmp	r3, #100	; 0x64
 8041098:	d901      	bls.n	804109e <HAL_RCC_OscConfig+0x2ca>
          {
            return HAL_TIMEOUT;
 804109a:	2303      	movs	r3, #3
 804109c:	e2f6      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 804109e:	4ba6      	ldr	r3, [pc, #664]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80410a0:	681b      	ldr	r3, [r3, #0]
 80410a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80410a6:	2b00      	cmp	r3, #0
 80410a8:	d1f0      	bne.n	804108c <HAL_RCC_OscConfig+0x2b8>
 80410aa:	e000      	b.n	80410ae <HAL_RCC_OscConfig+0x2da>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80410ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80410ae:	687b      	ldr	r3, [r7, #4]
 80410b0:	681b      	ldr	r3, [r3, #0]
 80410b2:	f003 0302 	and.w	r3, r3, #2
 80410b6:	2b00      	cmp	r3, #0
 80410b8:	d060      	beq.n	804117c <HAL_RCC_OscConfig+0x3a8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80410ba:	69bb      	ldr	r3, [r7, #24]
 80410bc:	2b04      	cmp	r3, #4
 80410be:	d005      	beq.n	80410cc <HAL_RCC_OscConfig+0x2f8>
 80410c0:	69bb      	ldr	r3, [r7, #24]
 80410c2:	2b0c      	cmp	r3, #12
 80410c4:	d119      	bne.n	80410fa <HAL_RCC_OscConfig+0x326>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80410c6:	697b      	ldr	r3, [r7, #20]
 80410c8:	2b02      	cmp	r3, #2
 80410ca:	d116      	bne.n	80410fa <HAL_RCC_OscConfig+0x326>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80410cc:	4b9a      	ldr	r3, [pc, #616]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80410ce:	681b      	ldr	r3, [r3, #0]
 80410d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80410d4:	2b00      	cmp	r3, #0
 80410d6:	d005      	beq.n	80410e4 <HAL_RCC_OscConfig+0x310>
 80410d8:	687b      	ldr	r3, [r7, #4]
 80410da:	68db      	ldr	r3, [r3, #12]
 80410dc:	2b00      	cmp	r3, #0
 80410de:	d101      	bne.n	80410e4 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80410e0:	2301      	movs	r3, #1
 80410e2:	e2d3      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80410e4:	4b94      	ldr	r3, [pc, #592]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80410e6:	685b      	ldr	r3, [r3, #4]
 80410e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80410ec:	687b      	ldr	r3, [r7, #4]
 80410ee:	691b      	ldr	r3, [r3, #16]
 80410f0:	061b      	lsls	r3, r3, #24
 80410f2:	4991      	ldr	r1, [pc, #580]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80410f4:	4313      	orrs	r3, r2
 80410f6:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80410f8:	e040      	b.n	804117c <HAL_RCC_OscConfig+0x3a8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80410fa:	687b      	ldr	r3, [r7, #4]
 80410fc:	68db      	ldr	r3, [r3, #12]
 80410fe:	2b00      	cmp	r3, #0
 8041100:	d023      	beq.n	804114a <HAL_RCC_OscConfig+0x376>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8041102:	4b8d      	ldr	r3, [pc, #564]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041104:	681b      	ldr	r3, [r3, #0]
 8041106:	4a8c      	ldr	r2, [pc, #560]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041108:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 804110c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 804110e:	f7ff fb35 	bl	804077c <HAL_GetTick>
 8041112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041114:	e008      	b.n	8041128 <HAL_RCC_OscConfig+0x354>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041116:	f7ff fb31 	bl	804077c <HAL_GetTick>
 804111a:	4602      	mov	r2, r0
 804111c:	693b      	ldr	r3, [r7, #16]
 804111e:	1ad3      	subs	r3, r2, r3
 8041120:	2b02      	cmp	r3, #2
 8041122:	d901      	bls.n	8041128 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8041124:	2303      	movs	r3, #3
 8041126:	e2b1      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041128:	4b83      	ldr	r3, [pc, #524]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 804112a:	681b      	ldr	r3, [r3, #0]
 804112c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8041130:	2b00      	cmp	r3, #0
 8041132:	d0f0      	beq.n	8041116 <HAL_RCC_OscConfig+0x342>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041134:	4b80      	ldr	r3, [pc, #512]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041136:	685b      	ldr	r3, [r3, #4]
 8041138:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 804113c:	687b      	ldr	r3, [r7, #4]
 804113e:	691b      	ldr	r3, [r3, #16]
 8041140:	061b      	lsls	r3, r3, #24
 8041142:	497d      	ldr	r1, [pc, #500]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041144:	4313      	orrs	r3, r2
 8041146:	604b      	str	r3, [r1, #4]
 8041148:	e018      	b.n	804117c <HAL_RCC_OscConfig+0x3a8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 804114a:	4b7b      	ldr	r3, [pc, #492]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 804114c:	681b      	ldr	r3, [r3, #0]
 804114e:	4a7a      	ldr	r2, [pc, #488]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8041154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041156:	f7ff fb11 	bl	804077c <HAL_GetTick>
 804115a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 804115c:	e008      	b.n	8041170 <HAL_RCC_OscConfig+0x39c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 804115e:	f7ff fb0d 	bl	804077c <HAL_GetTick>
 8041162:	4602      	mov	r2, r0
 8041164:	693b      	ldr	r3, [r7, #16]
 8041166:	1ad3      	subs	r3, r2, r3
 8041168:	2b02      	cmp	r3, #2
 804116a:	d901      	bls.n	8041170 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 804116c:	2303      	movs	r3, #3
 804116e:	e28d      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8041170:	4b71      	ldr	r3, [pc, #452]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041172:	681b      	ldr	r3, [r3, #0]
 8041174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8041178:	2b00      	cmp	r3, #0
 804117a:	d1f0      	bne.n	804115e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 804117c:	687b      	ldr	r3, [r7, #4]
 804117e:	681b      	ldr	r3, [r3, #0]
 8041180:	f003 0308 	and.w	r3, r3, #8
 8041184:	2b00      	cmp	r3, #0
 8041186:	d051      	beq.n	804122c <HAL_RCC_OscConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8041188:	687b      	ldr	r3, [r7, #4]
 804118a:	695b      	ldr	r3, [r3, #20]
 804118c:	2b00      	cmp	r3, #0
 804118e:	d031      	beq.n	80411f4 <HAL_RCC_OscConfig+0x420>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8041190:	687b      	ldr	r3, [r7, #4]
 8041192:	699b      	ldr	r3, [r3, #24]
 8041194:	2b00      	cmp	r3, #0
 8041196:	d108      	bne.n	80411aa <HAL_RCC_OscConfig+0x3d6>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8041198:	4b67      	ldr	r3, [pc, #412]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 804119a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 804119e:	4a66      	ldr	r2, [pc, #408]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411a0:	f023 0310 	bic.w	r3, r3, #16
 80411a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80411a8:	e007      	b.n	80411ba <HAL_RCC_OscConfig+0x3e6>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80411aa:	4b63      	ldr	r3, [pc, #396]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80411b0:	4a61      	ldr	r2, [pc, #388]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411b2:	f043 0310 	orr.w	r3, r3, #16
 80411b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80411ba:	4b5f      	ldr	r3, [pc, #380]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80411c0:	4a5d      	ldr	r2, [pc, #372]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411c2:	f043 0301 	orr.w	r3, r3, #1
 80411c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80411ca:	f7ff fad7 	bl	804077c <HAL_GetTick>
 80411ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80411d0:	e008      	b.n	80411e4 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80411d2:	f7ff fad3 	bl	804077c <HAL_GetTick>
 80411d6:	4602      	mov	r2, r0
 80411d8:	693b      	ldr	r3, [r7, #16]
 80411da:	1ad3      	subs	r3, r2, r3
 80411dc:	2b07      	cmp	r3, #7
 80411de:	d901      	bls.n	80411e4 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 80411e0:	2303      	movs	r3, #3
 80411e2:	e253      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80411e4:	4b54      	ldr	r3, [pc, #336]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80411ea:	f003 0302 	and.w	r3, r3, #2
 80411ee:	2b00      	cmp	r3, #0
 80411f0:	d0ef      	beq.n	80411d2 <HAL_RCC_OscConfig+0x3fe>
 80411f2:	e01b      	b.n	804122c <HAL_RCC_OscConfig+0x458>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80411f4:	4b50      	ldr	r3, [pc, #320]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80411fa:	4a4f      	ldr	r2, [pc, #316]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80411fc:	f023 0301 	bic.w	r3, r3, #1
 8041200:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041204:	f7ff faba 	bl	804077c <HAL_GetTick>
 8041208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 804120a:	e008      	b.n	804121e <HAL_RCC_OscConfig+0x44a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 804120c:	f7ff fab6 	bl	804077c <HAL_GetTick>
 8041210:	4602      	mov	r2, r0
 8041212:	693b      	ldr	r3, [r7, #16]
 8041214:	1ad3      	subs	r3, r2, r3
 8041216:	2b07      	cmp	r3, #7
 8041218:	d901      	bls.n	804121e <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 804121a:	2303      	movs	r3, #3
 804121c:	e236      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 804121e:	4b46      	ldr	r3, [pc, #280]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041220:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8041224:	f003 0302 	and.w	r3, r3, #2
 8041228:	2b00      	cmp	r3, #0
 804122a:	d1ef      	bne.n	804120c <HAL_RCC_OscConfig+0x438>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 804122c:	687b      	ldr	r3, [r7, #4]
 804122e:	681b      	ldr	r3, [r3, #0]
 8041230:	f003 0304 	and.w	r3, r3, #4
 8041234:	2b00      	cmp	r3, #0
 8041236:	f000 8109 	beq.w	804144c <HAL_RCC_OscConfig+0x678>
  {
    FlagStatus       pwrclkchanged = RESET;
 804123a:	2300      	movs	r3, #0
 804123c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 804123e:	4b3e      	ldr	r3, [pc, #248]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041246:	2b00      	cmp	r3, #0
 8041248:	d10d      	bne.n	8041266 <HAL_RCC_OscConfig+0x492>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 804124a:	4b3b      	ldr	r3, [pc, #236]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 804124c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804124e:	4a3a      	ldr	r2, [pc, #232]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8041254:	6593      	str	r3, [r2, #88]	; 0x58
 8041256:	4b38      	ldr	r3, [pc, #224]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 804125a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804125e:	60bb      	str	r3, [r7, #8]
 8041260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8041262:	2301      	movs	r3, #1
 8041264:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041266:	4b35      	ldr	r3, [pc, #212]	; (804133c <HAL_RCC_OscConfig+0x568>)
 8041268:	681b      	ldr	r3, [r3, #0]
 804126a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 804126e:	2b00      	cmp	r3, #0
 8041270:	d118      	bne.n	80412a4 <HAL_RCC_OscConfig+0x4d0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8041272:	4b32      	ldr	r3, [pc, #200]	; (804133c <HAL_RCC_OscConfig+0x568>)
 8041274:	681b      	ldr	r3, [r3, #0]
 8041276:	4a31      	ldr	r2, [pc, #196]	; (804133c <HAL_RCC_OscConfig+0x568>)
 8041278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 804127c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 804127e:	f7ff fa7d 	bl	804077c <HAL_GetTick>
 8041282:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041284:	e008      	b.n	8041298 <HAL_RCC_OscConfig+0x4c4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8041286:	f7ff fa79 	bl	804077c <HAL_GetTick>
 804128a:	4602      	mov	r2, r0
 804128c:	693b      	ldr	r3, [r7, #16]
 804128e:	1ad3      	subs	r3, r2, r3
 8041290:	2b02      	cmp	r3, #2
 8041292:	d901      	bls.n	8041298 <HAL_RCC_OscConfig+0x4c4>
        {
          return HAL_TIMEOUT;
 8041294:	2303      	movs	r3, #3
 8041296:	e1f9      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041298:	4b28      	ldr	r3, [pc, #160]	; (804133c <HAL_RCC_OscConfig+0x568>)
 804129a:	681b      	ldr	r3, [r3, #0]
 804129c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80412a0:	2b00      	cmp	r3, #0
 80412a2:	d0f0      	beq.n	8041286 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80412a4:	687b      	ldr	r3, [r7, #4]
 80412a6:	689b      	ldr	r3, [r3, #8]
 80412a8:	f003 0301 	and.w	r3, r3, #1
 80412ac:	2b00      	cmp	r3, #0
 80412ae:	d01f      	beq.n	80412f0 <HAL_RCC_OscConfig+0x51c>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80412b0:	687b      	ldr	r3, [r7, #4]
 80412b2:	689b      	ldr	r3, [r3, #8]
 80412b4:	f003 0304 	and.w	r3, r3, #4
 80412b8:	2b00      	cmp	r3, #0
 80412ba:	d010      	beq.n	80412de <HAL_RCC_OscConfig+0x50a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80412bc:	4b1e      	ldr	r3, [pc, #120]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80412c2:	4a1d      	ldr	r2, [pc, #116]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412c4:	f043 0304 	orr.w	r3, r3, #4
 80412c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80412cc:	4b1a      	ldr	r3, [pc, #104]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80412d2:	4a19      	ldr	r2, [pc, #100]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412d4:	f043 0301 	orr.w	r3, r3, #1
 80412d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80412dc:	e018      	b.n	8041310 <HAL_RCC_OscConfig+0x53c>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80412de:	4b16      	ldr	r3, [pc, #88]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80412e4:	4a14      	ldr	r2, [pc, #80]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412e6:	f043 0301 	orr.w	r3, r3, #1
 80412ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80412ee:	e00f      	b.n	8041310 <HAL_RCC_OscConfig+0x53c>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80412f0:	4b11      	ldr	r3, [pc, #68]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80412f6:	4a10      	ldr	r2, [pc, #64]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 80412f8:	f023 0301 	bic.w	r3, r3, #1
 80412fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8041300:	4b0d      	ldr	r3, [pc, #52]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041306:	4a0c      	ldr	r2, [pc, #48]	; (8041338 <HAL_RCC_OscConfig+0x564>)
 8041308:	f023 0304 	bic.w	r3, r3, #4
 804130c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8041310:	687b      	ldr	r3, [r7, #4]
 8041312:	689b      	ldr	r3, [r3, #8]
 8041314:	2b00      	cmp	r3, #0
 8041316:	d058      	beq.n	80413ca <HAL_RCC_OscConfig+0x5f6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041318:	f7ff fa30 	bl	804077c <HAL_GetTick>
 804131c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 804131e:	e00f      	b.n	8041340 <HAL_RCC_OscConfig+0x56c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041320:	f7ff fa2c 	bl	804077c <HAL_GetTick>
 8041324:	4602      	mov	r2, r0
 8041326:	693b      	ldr	r3, [r7, #16]
 8041328:	1ad3      	subs	r3, r2, r3
 804132a:	f241 3288 	movw	r2, #5000	; 0x1388
 804132e:	4293      	cmp	r3, r2
 8041330:	d906      	bls.n	8041340 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8041332:	2303      	movs	r3, #3
 8041334:	e1aa      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
 8041336:	bf00      	nop
 8041338:	40021000 	.word	0x40021000
 804133c:	40007000 	.word	0x40007000
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041340:	4bb0      	ldr	r3, [pc, #704]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041346:	f003 0302 	and.w	r3, r3, #2
 804134a:	2b00      	cmp	r3, #0
 804134c:	d0e8      	beq.n	8041320 <HAL_RCC_OscConfig+0x54c>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 804134e:	687b      	ldr	r3, [r7, #4]
 8041350:	689b      	ldr	r3, [r3, #8]
 8041352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041356:	2b00      	cmp	r3, #0
 8041358:	d01b      	beq.n	8041392 <HAL_RCC_OscConfig+0x5be>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 804135a:	4baa      	ldr	r3, [pc, #680]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804135c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041360:	4aa8      	ldr	r2, [pc, #672]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8041366:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 804136a:	e00a      	b.n	8041382 <HAL_RCC_OscConfig+0x5ae>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804136c:	f7ff fa06 	bl	804077c <HAL_GetTick>
 8041370:	4602      	mov	r2, r0
 8041372:	693b      	ldr	r3, [r7, #16]
 8041374:	1ad3      	subs	r3, r2, r3
 8041376:	f241 3288 	movw	r2, #5000	; 0x1388
 804137a:	4293      	cmp	r3, r2
 804137c:	d901      	bls.n	8041382 <HAL_RCC_OscConfig+0x5ae>
          {
            return HAL_TIMEOUT;
 804137e:	2303      	movs	r3, #3
 8041380:	e184      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8041382:	4ba0      	ldr	r3, [pc, #640]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041384:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041388:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 804138c:	2b00      	cmp	r3, #0
 804138e:	d0ed      	beq.n	804136c <HAL_RCC_OscConfig+0x598>
 8041390:	e053      	b.n	804143a <HAL_RCC_OscConfig+0x666>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041392:	4b9c      	ldr	r3, [pc, #624]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041398:	4a9a      	ldr	r2, [pc, #616]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804139a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 804139e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80413a2:	e00a      	b.n	80413ba <HAL_RCC_OscConfig+0x5e6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80413a4:	f7ff f9ea 	bl	804077c <HAL_GetTick>
 80413a8:	4602      	mov	r2, r0
 80413aa:	693b      	ldr	r3, [r7, #16]
 80413ac:	1ad3      	subs	r3, r2, r3
 80413ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80413b2:	4293      	cmp	r3, r2
 80413b4:	d901      	bls.n	80413ba <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80413b6:	2303      	movs	r3, #3
 80413b8:	e168      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80413ba:	4b92      	ldr	r3, [pc, #584]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80413bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80413c4:	2b00      	cmp	r3, #0
 80413c6:	d1ed      	bne.n	80413a4 <HAL_RCC_OscConfig+0x5d0>
 80413c8:	e037      	b.n	804143a <HAL_RCC_OscConfig+0x666>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80413ca:	f7ff f9d7 	bl	804077c <HAL_GetTick>
 80413ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80413d0:	e00a      	b.n	80413e8 <HAL_RCC_OscConfig+0x614>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80413d2:	f7ff f9d3 	bl	804077c <HAL_GetTick>
 80413d6:	4602      	mov	r2, r0
 80413d8:	693b      	ldr	r3, [r7, #16]
 80413da:	1ad3      	subs	r3, r2, r3
 80413dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80413e0:	4293      	cmp	r3, r2
 80413e2:	d901      	bls.n	80413e8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_TIMEOUT;
 80413e4:	2303      	movs	r3, #3
 80413e6:	e151      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80413e8:	4b86      	ldr	r3, [pc, #536]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80413ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413ee:	f003 0302 	and.w	r3, r3, #2
 80413f2:	2b00      	cmp	r3, #0
 80413f4:	d1ed      	bne.n	80413d2 <HAL_RCC_OscConfig+0x5fe>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80413f6:	4b83      	ldr	r3, [pc, #524]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80413f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80413fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041400:	2b00      	cmp	r3, #0
 8041402:	d01a      	beq.n	804143a <HAL_RCC_OscConfig+0x666>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041404:	4b7f      	ldr	r3, [pc, #508]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804140a:	4a7e      	ldr	r2, [pc, #504]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804140c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8041410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041414:	e00a      	b.n	804142c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041416:	f7ff f9b1 	bl	804077c <HAL_GetTick>
 804141a:	4602      	mov	r2, r0
 804141c:	693b      	ldr	r3, [r7, #16]
 804141e:	1ad3      	subs	r3, r2, r3
 8041420:	f241 3288 	movw	r2, #5000	; 0x1388
 8041424:	4293      	cmp	r3, r2
 8041426:	d901      	bls.n	804142c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8041428:	2303      	movs	r3, #3
 804142a:	e12f      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 804142c:	4b75      	ldr	r3, [pc, #468]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804142e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8041432:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8041436:	2b00      	cmp	r3, #0
 8041438:	d1ed      	bne.n	8041416 <HAL_RCC_OscConfig+0x642>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 804143a:	7ffb      	ldrb	r3, [r7, #31]
 804143c:	2b01      	cmp	r3, #1
 804143e:	d105      	bne.n	804144c <HAL_RCC_OscConfig+0x678>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8041440:	4b70      	ldr	r3, [pc, #448]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041444:	4a6f      	ldr	r2, [pc, #444]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041446:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 804144a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 804144c:	687b      	ldr	r3, [r7, #4]
 804144e:	681b      	ldr	r3, [r3, #0]
 8041450:	f003 0320 	and.w	r3, r3, #32
 8041454:	2b00      	cmp	r3, #0
 8041456:	d03c      	beq.n	80414d2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8041458:	687b      	ldr	r3, [r7, #4]
 804145a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804145c:	2b00      	cmp	r3, #0
 804145e:	d01c      	beq.n	804149a <HAL_RCC_OscConfig+0x6c6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8041460:	4b68      	ldr	r3, [pc, #416]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041462:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8041466:	4a67      	ldr	r2, [pc, #412]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041468:	f043 0301 	orr.w	r3, r3, #1
 804146c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041470:	f7ff f984 	bl	804077c <HAL_GetTick>
 8041474:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8041476:	e008      	b.n	804148a <HAL_RCC_OscConfig+0x6b6>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8041478:	f7ff f980 	bl	804077c <HAL_GetTick>
 804147c:	4602      	mov	r2, r0
 804147e:	693b      	ldr	r3, [r7, #16]
 8041480:	1ad3      	subs	r3, r2, r3
 8041482:	2b02      	cmp	r3, #2
 8041484:	d901      	bls.n	804148a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8041486:	2303      	movs	r3, #3
 8041488:	e100      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 804148a:	4b5e      	ldr	r3, [pc, #376]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804148c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8041490:	f003 0302 	and.w	r3, r3, #2
 8041494:	2b00      	cmp	r3, #0
 8041496:	d0ef      	beq.n	8041478 <HAL_RCC_OscConfig+0x6a4>
 8041498:	e01b      	b.n	80414d2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 804149a:	4b5a      	ldr	r3, [pc, #360]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804149c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80414a0:	4a58      	ldr	r2, [pc, #352]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80414a2:	f023 0301 	bic.w	r3, r3, #1
 80414a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80414aa:	f7ff f967 	bl	804077c <HAL_GetTick>
 80414ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80414b0:	e008      	b.n	80414c4 <HAL_RCC_OscConfig+0x6f0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80414b2:	f7ff f963 	bl	804077c <HAL_GetTick>
 80414b6:	4602      	mov	r2, r0
 80414b8:	693b      	ldr	r3, [r7, #16]
 80414ba:	1ad3      	subs	r3, r2, r3
 80414bc:	2b02      	cmp	r3, #2
 80414be:	d901      	bls.n	80414c4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_TIMEOUT;
 80414c0:	2303      	movs	r3, #3
 80414c2:	e0e3      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80414c4:	4b4f      	ldr	r3, [pc, #316]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80414c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80414ca:	f003 0302 	and.w	r3, r3, #2
 80414ce:	2b00      	cmp	r3, #0
 80414d0:	d1ef      	bne.n	80414b2 <HAL_RCC_OscConfig+0x6de>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80414d2:	687b      	ldr	r3, [r7, #4]
 80414d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80414d6:	2b00      	cmp	r3, #0
 80414d8:	f000 80d7 	beq.w	804168a <HAL_RCC_OscConfig+0x8b6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80414dc:	4b49      	ldr	r3, [pc, #292]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80414de:	689b      	ldr	r3, [r3, #8]
 80414e0:	f003 030c 	and.w	r3, r3, #12
 80414e4:	2b0c      	cmp	r3, #12
 80414e6:	f000 8091 	beq.w	804160c <HAL_RCC_OscConfig+0x838>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80414ea:	687b      	ldr	r3, [r7, #4]
 80414ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80414ee:	2b02      	cmp	r3, #2
 80414f0:	d15a      	bne.n	80415a8 <HAL_RCC_OscConfig+0x7d4>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80414f2:	4b44      	ldr	r3, [pc, #272]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80414f4:	681b      	ldr	r3, [r3, #0]
 80414f6:	4a43      	ldr	r2, [pc, #268]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80414f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80414fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80414fe:	f7ff f93d 	bl	804077c <HAL_GetTick>
 8041502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041504:	e008      	b.n	8041518 <HAL_RCC_OscConfig+0x744>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041506:	f7ff f939 	bl	804077c <HAL_GetTick>
 804150a:	4602      	mov	r2, r0
 804150c:	693b      	ldr	r3, [r7, #16]
 804150e:	1ad3      	subs	r3, r2, r3
 8041510:	2b02      	cmp	r3, #2
 8041512:	d901      	bls.n	8041518 <HAL_RCC_OscConfig+0x744>
          {
            return HAL_TIMEOUT;
 8041514:	2303      	movs	r3, #3
 8041516:	e0b9      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041518:	4b3a      	ldr	r3, [pc, #232]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804151a:	681b      	ldr	r3, [r3, #0]
 804151c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041520:	2b00      	cmp	r3, #0
 8041522:	d1f0      	bne.n	8041506 <HAL_RCC_OscConfig+0x732>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8041524:	4b37      	ldr	r3, [pc, #220]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041526:	68da      	ldr	r2, [r3, #12]
 8041528:	4b37      	ldr	r3, [pc, #220]	; (8041608 <HAL_RCC_OscConfig+0x834>)
 804152a:	4013      	ands	r3, r2
 804152c:	687a      	ldr	r2, [r7, #4]
 804152e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8041530:	687a      	ldr	r2, [r7, #4]
 8041532:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8041534:	3a01      	subs	r2, #1
 8041536:	0112      	lsls	r2, r2, #4
 8041538:	4311      	orrs	r1, r2
 804153a:	687a      	ldr	r2, [r7, #4]
 804153c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 804153e:	0212      	lsls	r2, r2, #8
 8041540:	4311      	orrs	r1, r2
 8041542:	687a      	ldr	r2, [r7, #4]
 8041544:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8041546:	0852      	lsrs	r2, r2, #1
 8041548:	3a01      	subs	r2, #1
 804154a:	0552      	lsls	r2, r2, #21
 804154c:	4311      	orrs	r1, r2
 804154e:	687a      	ldr	r2, [r7, #4]
 8041550:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8041552:	0852      	lsrs	r2, r2, #1
 8041554:	3a01      	subs	r2, #1
 8041556:	0652      	lsls	r2, r2, #25
 8041558:	4311      	orrs	r1, r2
 804155a:	687a      	ldr	r2, [r7, #4]
 804155c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 804155e:	06d2      	lsls	r2, r2, #27
 8041560:	430a      	orrs	r2, r1
 8041562:	4928      	ldr	r1, [pc, #160]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041564:	4313      	orrs	r3, r2
 8041566:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8041568:	4b26      	ldr	r3, [pc, #152]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804156a:	681b      	ldr	r3, [r3, #0]
 804156c:	4a25      	ldr	r2, [pc, #148]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804156e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8041572:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8041574:	4b23      	ldr	r3, [pc, #140]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 8041576:	68db      	ldr	r3, [r3, #12]
 8041578:	4a22      	ldr	r2, [pc, #136]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804157a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 804157e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041580:	f7ff f8fc 	bl	804077c <HAL_GetTick>
 8041584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041586:	e008      	b.n	804159a <HAL_RCC_OscConfig+0x7c6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041588:	f7ff f8f8 	bl	804077c <HAL_GetTick>
 804158c:	4602      	mov	r2, r0
 804158e:	693b      	ldr	r3, [r7, #16]
 8041590:	1ad3      	subs	r3, r2, r3
 8041592:	2b02      	cmp	r3, #2
 8041594:	d901      	bls.n	804159a <HAL_RCC_OscConfig+0x7c6>
          {
            return HAL_TIMEOUT;
 8041596:	2303      	movs	r3, #3
 8041598:	e078      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 804159a:	4b1a      	ldr	r3, [pc, #104]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 804159c:	681b      	ldr	r3, [r3, #0]
 804159e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80415a2:	2b00      	cmp	r3, #0
 80415a4:	d0f0      	beq.n	8041588 <HAL_RCC_OscConfig+0x7b4>
 80415a6:	e070      	b.n	804168a <HAL_RCC_OscConfig+0x8b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80415a8:	4b16      	ldr	r3, [pc, #88]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415aa:	681b      	ldr	r3, [r3, #0]
 80415ac:	4a15      	ldr	r2, [pc, #84]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80415b2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80415b4:	4b13      	ldr	r3, [pc, #76]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415b6:	681b      	ldr	r3, [r3, #0]
 80415b8:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80415bc:	2b00      	cmp	r3, #0
 80415be:	d105      	bne.n	80415cc <HAL_RCC_OscConfig+0x7f8>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80415c0:	4b10      	ldr	r3, [pc, #64]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415c2:	68db      	ldr	r3, [r3, #12]
 80415c4:	4a0f      	ldr	r2, [pc, #60]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415c6:	f023 0303 	bic.w	r3, r3, #3
 80415ca:	60d3      	str	r3, [r2, #12]
        }

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80415cc:	4b0d      	ldr	r3, [pc, #52]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415ce:	68db      	ldr	r3, [r3, #12]
 80415d0:	4a0c      	ldr	r2, [pc, #48]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415d2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80415d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80415da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80415dc:	f7ff f8ce 	bl	804077c <HAL_GetTick>
 80415e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80415e2:	e008      	b.n	80415f6 <HAL_RCC_OscConfig+0x822>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80415e4:	f7ff f8ca 	bl	804077c <HAL_GetTick>
 80415e8:	4602      	mov	r2, r0
 80415ea:	693b      	ldr	r3, [r7, #16]
 80415ec:	1ad3      	subs	r3, r2, r3
 80415ee:	2b02      	cmp	r3, #2
 80415f0:	d901      	bls.n	80415f6 <HAL_RCC_OscConfig+0x822>
          {
            return HAL_TIMEOUT;
 80415f2:	2303      	movs	r3, #3
 80415f4:	e04a      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80415f6:	4b03      	ldr	r3, [pc, #12]	; (8041604 <HAL_RCC_OscConfig+0x830>)
 80415f8:	681b      	ldr	r3, [r3, #0]
 80415fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80415fe:	2b00      	cmp	r3, #0
 8041600:	d1f0      	bne.n	80415e4 <HAL_RCC_OscConfig+0x810>
 8041602:	e042      	b.n	804168a <HAL_RCC_OscConfig+0x8b6>
 8041604:	40021000 	.word	0x40021000
 8041608:	019f800c 	.word	0x019f800c
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 804160c:	687b      	ldr	r3, [r7, #4]
 804160e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8041610:	2b01      	cmp	r3, #1
 8041612:	d101      	bne.n	8041618 <HAL_RCC_OscConfig+0x844>
      {
        return HAL_ERROR;
 8041614:	2301      	movs	r3, #1
 8041616:	e039      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8041618:	4b1e      	ldr	r3, [pc, #120]	; (8041694 <HAL_RCC_OscConfig+0x8c0>)
 804161a:	68db      	ldr	r3, [r3, #12]
 804161c:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 804161e:	697b      	ldr	r3, [r7, #20]
 8041620:	f003 0203 	and.w	r2, r3, #3
 8041624:	687b      	ldr	r3, [r7, #4]
 8041626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041628:	429a      	cmp	r2, r3
 804162a:	d12c      	bne.n	8041686 <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 804162c:	697b      	ldr	r3, [r7, #20]
 804162e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8041632:	687b      	ldr	r3, [r7, #4]
 8041634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8041636:	3b01      	subs	r3, #1
 8041638:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 804163a:	429a      	cmp	r2, r3
 804163c:	d123      	bne.n	8041686 <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804163e:	697b      	ldr	r3, [r7, #20]
 8041640:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8041644:	687b      	ldr	r3, [r7, #4]
 8041646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8041648:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 804164a:	429a      	cmp	r2, r3
 804164c:	d11b      	bne.n	8041686 <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 804164e:	697b      	ldr	r3, [r7, #20]
 8041650:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8041654:	687b      	ldr	r3, [r7, #4]
 8041656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8041658:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804165a:	429a      	cmp	r2, r3
 804165c:	d113      	bne.n	8041686 <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 804165e:	697b      	ldr	r3, [r7, #20]
 8041660:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8041664:	687b      	ldr	r3, [r7, #4]
 8041666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041668:	085b      	lsrs	r3, r3, #1
 804166a:	3b01      	subs	r3, #1
 804166c:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 804166e:	429a      	cmp	r2, r3
 8041670:	d109      	bne.n	8041686 <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8041672:	697b      	ldr	r3, [r7, #20]
 8041674:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8041678:	687b      	ldr	r3, [r7, #4]
 804167a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804167c:	085b      	lsrs	r3, r3, #1
 804167e:	3b01      	subs	r3, #1
 8041680:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8041682:	429a      	cmp	r2, r3
 8041684:	d001      	beq.n	804168a <HAL_RCC_OscConfig+0x8b6>
        {
          return HAL_ERROR;
 8041686:	2301      	movs	r3, #1
 8041688:	e000      	b.n	804168c <HAL_RCC_OscConfig+0x8b8>
        }
      }
    }
  }

  return HAL_OK;
 804168a:	2300      	movs	r3, #0
}
 804168c:	4618      	mov	r0, r3
 804168e:	3720      	adds	r7, #32
 8041690:	46bd      	mov	sp, r7
 8041692:	bd80      	pop	{r7, pc}
 8041694:	40021000 	.word	0x40021000

08041698 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8041698:	b580      	push	{r7, lr}
 804169a:	b086      	sub	sp, #24
 804169c:	af00      	add	r7, sp, #0
 804169e:	6078      	str	r0, [r7, #4]
 80416a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80416a2:	2300      	movs	r3, #0
 80416a4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80416a6:	687b      	ldr	r3, [r7, #4]
 80416a8:	2b00      	cmp	r3, #0
 80416aa:	d101      	bne.n	80416b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80416ac:	2301      	movs	r3, #1
 80416ae:	e104      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80416b0:	4b84      	ldr	r3, [pc, #528]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 80416b2:	681b      	ldr	r3, [r3, #0]
 80416b4:	f003 030f 	and.w	r3, r3, #15
 80416b8:	683a      	ldr	r2, [r7, #0]
 80416ba:	429a      	cmp	r2, r3
 80416bc:	d910      	bls.n	80416e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80416be:	4b81      	ldr	r3, [pc, #516]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 80416c0:	681b      	ldr	r3, [r3, #0]
 80416c2:	f023 020f 	bic.w	r2, r3, #15
 80416c6:	497f      	ldr	r1, [pc, #508]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 80416c8:	683b      	ldr	r3, [r7, #0]
 80416ca:	4313      	orrs	r3, r2
 80416cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80416ce:	4b7d      	ldr	r3, [pc, #500]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 80416d0:	681b      	ldr	r3, [r3, #0]
 80416d2:	f003 030f 	and.w	r3, r3, #15
 80416d6:	683a      	ldr	r2, [r7, #0]
 80416d8:	429a      	cmp	r2, r3
 80416da:	d001      	beq.n	80416e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80416dc:	2301      	movs	r3, #1
 80416de:	e0ec      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80416e0:	687b      	ldr	r3, [r7, #4]
 80416e2:	681b      	ldr	r3, [r3, #0]
 80416e4:	f003 0301 	and.w	r3, r3, #1
 80416e8:	2b00      	cmp	r3, #0
 80416ea:	f000 808b 	beq.w	8041804 <HAL_RCC_ClockConfig+0x16c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80416ee:	687b      	ldr	r3, [r7, #4]
 80416f0:	685b      	ldr	r3, [r3, #4]
 80416f2:	2b03      	cmp	r3, #3
 80416f4:	d134      	bne.n	8041760 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80416f6:	4b74      	ldr	r3, [pc, #464]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 80416f8:	681b      	ldr	r3, [r3, #0]
 80416fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80416fe:	2b00      	cmp	r3, #0
 8041700:	d101      	bne.n	8041706 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8041702:	2301      	movs	r3, #1
 8041704:	e0d9      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8041706:	f000 fa3f 	bl	8041b88 <RCC_GetSysClockFreqFromPLLSource>
 804170a:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 804170c:	693b      	ldr	r3, [r7, #16]
 804170e:	4a6f      	ldr	r2, [pc, #444]	; (80418cc <HAL_RCC_ClockConfig+0x234>)
 8041710:	4293      	cmp	r3, r2
 8041712:	d956      	bls.n	80417c2 <HAL_RCC_ClockConfig+0x12a>
      {
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8041714:	4b6c      	ldr	r3, [pc, #432]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041716:	689b      	ldr	r3, [r3, #8]
 8041718:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 804171c:	2b00      	cmp	r3, #0
 804171e:	d10a      	bne.n	8041736 <HAL_RCC_ClockConfig+0x9e>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8041720:	4b69      	ldr	r3, [pc, #420]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041722:	689b      	ldr	r3, [r3, #8]
 8041724:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8041728:	4a67      	ldr	r2, [pc, #412]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 804172a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804172e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8041730:	2380      	movs	r3, #128	; 0x80
 8041732:	617b      	str	r3, [r7, #20]
 8041734:	e045      	b.n	80417c2 <HAL_RCC_ClockConfig+0x12a>
        }
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8041736:	687b      	ldr	r3, [r7, #4]
 8041738:	681b      	ldr	r3, [r3, #0]
 804173a:	f003 0302 	and.w	r3, r3, #2
 804173e:	2b00      	cmp	r3, #0
 8041740:	d03f      	beq.n	80417c2 <HAL_RCC_ClockConfig+0x12a>
                 (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8041742:	687b      	ldr	r3, [r7, #4]
 8041744:	689b      	ldr	r3, [r3, #8]
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8041746:	2b00      	cmp	r3, #0
 8041748:	d13b      	bne.n	80417c2 <HAL_RCC_ClockConfig+0x12a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 804174a:	4b5f      	ldr	r3, [pc, #380]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 804174c:	689b      	ldr	r3, [r3, #8]
 804174e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8041752:	4a5d      	ldr	r2, [pc, #372]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8041758:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 804175a:	2380      	movs	r3, #128	; 0x80
 804175c:	617b      	str	r3, [r7, #20]
 804175e:	e030      	b.n	80417c2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8041760:	687b      	ldr	r3, [r7, #4]
 8041762:	685b      	ldr	r3, [r3, #4]
 8041764:	2b02      	cmp	r3, #2
 8041766:	d107      	bne.n	8041778 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041768:	4b57      	ldr	r3, [pc, #348]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 804176a:	681b      	ldr	r3, [r3, #0]
 804176c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041770:	2b00      	cmp	r3, #0
 8041772:	d115      	bne.n	80417a0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8041774:	2301      	movs	r3, #1
 8041776:	e0a0      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8041778:	687b      	ldr	r3, [r7, #4]
 804177a:	685b      	ldr	r3, [r3, #4]
 804177c:	2b00      	cmp	r3, #0
 804177e:	d107      	bne.n	8041790 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041780:	4b51      	ldr	r3, [pc, #324]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041782:	681b      	ldr	r3, [r3, #0]
 8041784:	f003 0302 	and.w	r3, r3, #2
 8041788:	2b00      	cmp	r3, #0
 804178a:	d109      	bne.n	80417a0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 804178c:	2301      	movs	r3, #1
 804178e:	e094      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041790:	4b4d      	ldr	r3, [pc, #308]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041792:	681b      	ldr	r3, [r3, #0]
 8041794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8041798:	2b00      	cmp	r3, #0
 804179a:	d101      	bne.n	80417a0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 804179c:	2301      	movs	r3, #1
 804179e:	e08c      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80417a0:	f000 f89a 	bl	80418d8 <HAL_RCC_GetSysClockFreq>
 80417a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80417a6:	693b      	ldr	r3, [r7, #16]
 80417a8:	4a48      	ldr	r2, [pc, #288]	; (80418cc <HAL_RCC_ClockConfig+0x234>)
 80417aa:	4293      	cmp	r3, r2
 80417ac:	d909      	bls.n	80417c2 <HAL_RCC_ClockConfig+0x12a>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80417ae:	4b46      	ldr	r3, [pc, #280]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 80417b0:	689b      	ldr	r3, [r3, #8]
 80417b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80417b6:	4a44      	ldr	r2, [pc, #272]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 80417b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80417bc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80417be:	2380      	movs	r3, #128	; 0x80
 80417c0:	617b      	str	r3, [r7, #20]
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80417c2:	4b41      	ldr	r3, [pc, #260]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 80417c4:	689b      	ldr	r3, [r3, #8]
 80417c6:	f023 0203 	bic.w	r2, r3, #3
 80417ca:	687b      	ldr	r3, [r7, #4]
 80417cc:	685b      	ldr	r3, [r3, #4]
 80417ce:	493e      	ldr	r1, [pc, #248]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 80417d0:	4313      	orrs	r3, r2
 80417d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80417d4:	f7fe ffd2 	bl	804077c <HAL_GetTick>
 80417d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80417da:	e00a      	b.n	80417f2 <HAL_RCC_ClockConfig+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80417dc:	f7fe ffce 	bl	804077c <HAL_GetTick>
 80417e0:	4602      	mov	r2, r0
 80417e2:	68fb      	ldr	r3, [r7, #12]
 80417e4:	1ad3      	subs	r3, r2, r3
 80417e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80417ea:	4293      	cmp	r3, r2
 80417ec:	d901      	bls.n	80417f2 <HAL_RCC_ClockConfig+0x15a>
      {
        return HAL_TIMEOUT;
 80417ee:	2303      	movs	r3, #3
 80417f0:	e063      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80417f2:	4b35      	ldr	r3, [pc, #212]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 80417f4:	689b      	ldr	r3, [r3, #8]
 80417f6:	f003 020c 	and.w	r2, r3, #12
 80417fa:	687b      	ldr	r3, [r7, #4]
 80417fc:	685b      	ldr	r3, [r3, #4]
 80417fe:	009b      	lsls	r3, r3, #2
 8041800:	429a      	cmp	r2, r3
 8041802:	d1eb      	bne.n	80417dc <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8041804:	687b      	ldr	r3, [r7, #4]
 8041806:	681b      	ldr	r3, [r3, #0]
 8041808:	f003 0302 	and.w	r3, r3, #2
 804180c:	2b00      	cmp	r3, #0
 804180e:	d009      	beq.n	8041824 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8041810:	4b2d      	ldr	r3, [pc, #180]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041812:	689b      	ldr	r3, [r3, #8]
 8041814:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8041818:	687b      	ldr	r3, [r7, #4]
 804181a:	689b      	ldr	r3, [r3, #8]
 804181c:	492a      	ldr	r1, [pc, #168]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 804181e:	4313      	orrs	r3, r2
 8041820:	608b      	str	r3, [r1, #8]
 8041822:	e008      	b.n	8041836 <HAL_RCC_ClockConfig+0x19e>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if (hpre == RCC_SYSCLK_DIV2)
 8041824:	697b      	ldr	r3, [r7, #20]
 8041826:	2b80      	cmp	r3, #128	; 0x80
 8041828:	d105      	bne.n	8041836 <HAL_RCC_ClockConfig+0x19e>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 804182a:	4b27      	ldr	r3, [pc, #156]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 804182c:	689b      	ldr	r3, [r3, #8]
 804182e:	4a26      	ldr	r2, [pc, #152]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041830:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8041834:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8041836:	4b23      	ldr	r3, [pc, #140]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 8041838:	681b      	ldr	r3, [r3, #0]
 804183a:	f003 030f 	and.w	r3, r3, #15
 804183e:	683a      	ldr	r2, [r7, #0]
 8041840:	429a      	cmp	r2, r3
 8041842:	d210      	bcs.n	8041866 <HAL_RCC_ClockConfig+0x1ce>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8041844:	4b1f      	ldr	r3, [pc, #124]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 8041846:	681b      	ldr	r3, [r3, #0]
 8041848:	f023 020f 	bic.w	r2, r3, #15
 804184c:	491d      	ldr	r1, [pc, #116]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 804184e:	683b      	ldr	r3, [r7, #0]
 8041850:	4313      	orrs	r3, r2
 8041852:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8041854:	4b1b      	ldr	r3, [pc, #108]	; (80418c4 <HAL_RCC_ClockConfig+0x22c>)
 8041856:	681b      	ldr	r3, [r3, #0]
 8041858:	f003 030f 	and.w	r3, r3, #15
 804185c:	683a      	ldr	r2, [r7, #0]
 804185e:	429a      	cmp	r2, r3
 8041860:	d001      	beq.n	8041866 <HAL_RCC_ClockConfig+0x1ce>
    {
      return HAL_ERROR;
 8041862:	2301      	movs	r3, #1
 8041864:	e029      	b.n	80418ba <HAL_RCC_ClockConfig+0x222>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8041866:	687b      	ldr	r3, [r7, #4]
 8041868:	681b      	ldr	r3, [r3, #0]
 804186a:	f003 0304 	and.w	r3, r3, #4
 804186e:	2b00      	cmp	r3, #0
 8041870:	d008      	beq.n	8041884 <HAL_RCC_ClockConfig+0x1ec>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8041872:	4b15      	ldr	r3, [pc, #84]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041874:	689b      	ldr	r3, [r3, #8]
 8041876:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 804187a:	687b      	ldr	r3, [r7, #4]
 804187c:	68db      	ldr	r3, [r3, #12]
 804187e:	4912      	ldr	r1, [pc, #72]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041880:	4313      	orrs	r3, r2
 8041882:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8041884:	687b      	ldr	r3, [r7, #4]
 8041886:	681b      	ldr	r3, [r3, #0]
 8041888:	f003 0308 	and.w	r3, r3, #8
 804188c:	2b00      	cmp	r3, #0
 804188e:	d009      	beq.n	80418a4 <HAL_RCC_ClockConfig+0x20c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8041890:	4b0d      	ldr	r3, [pc, #52]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 8041892:	689b      	ldr	r3, [r3, #8]
 8041894:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8041898:	687b      	ldr	r3, [r7, #4]
 804189a:	691b      	ldr	r3, [r3, #16]
 804189c:	00db      	lsls	r3, r3, #3
 804189e:	490a      	ldr	r1, [pc, #40]	; (80418c8 <HAL_RCC_ClockConfig+0x230>)
 80418a0:	4313      	orrs	r3, r2
 80418a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80418a4:	f000 f8b2 	bl	8041a0c <HAL_RCC_GetHCLKFreq>
 80418a8:	4602      	mov	r2, r0
 80418aa:	4b09      	ldr	r3, [pc, #36]	; (80418d0 <HAL_RCC_ClockConfig+0x238>)
 80418ac:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80418ae:	4b09      	ldr	r3, [pc, #36]	; (80418d4 <HAL_RCC_ClockConfig+0x23c>)
 80418b0:	681b      	ldr	r3, [r3, #0]
 80418b2:	4618      	mov	r0, r3
 80418b4:	f7fe fe42 	bl	804053c <HAL_InitTick>
 80418b8:	4603      	mov	r3, r0
}
 80418ba:	4618      	mov	r0, r3
 80418bc:	3718      	adds	r7, #24
 80418be:	46bd      	mov	sp, r7
 80418c0:	bd80      	pop	{r7, pc}
 80418c2:	bf00      	nop
 80418c4:	40022000 	.word	0x40022000
 80418c8:	40021000 	.word	0x40021000
 80418cc:	04c4b400 	.word	0x04c4b400
 80418d0:	20018014 	.word	0x20018014
 80418d4:	20018018 	.word	0x20018018

080418d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80418d8:	b480      	push	{r7}
 80418da:	b089      	sub	sp, #36	; 0x24
 80418dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80418de:	2300      	movs	r3, #0
 80418e0:	61fb      	str	r3, [r7, #28]
 80418e2:	2300      	movs	r3, #0
 80418e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80418e6:	4b46      	ldr	r3, [pc, #280]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 80418e8:	689b      	ldr	r3, [r3, #8]
 80418ea:	f003 030c 	and.w	r3, r3, #12
 80418ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80418f0:	4b43      	ldr	r3, [pc, #268]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 80418f2:	68db      	ldr	r3, [r3, #12]
 80418f4:	f003 0303 	and.w	r3, r3, #3
 80418f8:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80418fa:	693b      	ldr	r3, [r7, #16]
 80418fc:	2b00      	cmp	r3, #0
 80418fe:	d005      	beq.n	804190c <HAL_RCC_GetSysClockFreq+0x34>
 8041900:	693b      	ldr	r3, [r7, #16]
 8041902:	2b0c      	cmp	r3, #12
 8041904:	d121      	bne.n	804194a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8041906:	68fb      	ldr	r3, [r7, #12]
 8041908:	2b01      	cmp	r3, #1
 804190a:	d11e      	bne.n	804194a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 804190c:	4b3c      	ldr	r3, [pc, #240]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 804190e:	681b      	ldr	r3, [r3, #0]
 8041910:	f003 0308 	and.w	r3, r3, #8
 8041914:	2b00      	cmp	r3, #0
 8041916:	d107      	bne.n	8041928 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8041918:	4b39      	ldr	r3, [pc, #228]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 804191a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 804191e:	0a1b      	lsrs	r3, r3, #8
 8041920:	f003 030f 	and.w	r3, r3, #15
 8041924:	61fb      	str	r3, [r7, #28]
 8041926:	e005      	b.n	8041934 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8041928:	4b35      	ldr	r3, [pc, #212]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 804192a:	681b      	ldr	r3, [r3, #0]
 804192c:	091b      	lsrs	r3, r3, #4
 804192e:	f003 030f 	and.w	r3, r3, #15
 8041932:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8041934:	4a33      	ldr	r2, [pc, #204]	; (8041a04 <HAL_RCC_GetSysClockFreq+0x12c>)
 8041936:	69fb      	ldr	r3, [r7, #28]
 8041938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 804193c:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 804193e:	693b      	ldr	r3, [r7, #16]
 8041940:	2b00      	cmp	r3, #0
 8041942:	d10d      	bne.n	8041960 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8041944:	69fb      	ldr	r3, [r7, #28]
 8041946:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8041948:	e00a      	b.n	8041960 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 804194a:	693b      	ldr	r3, [r7, #16]
 804194c:	2b04      	cmp	r3, #4
 804194e:	d102      	bne.n	8041956 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8041950:	4b2d      	ldr	r3, [pc, #180]	; (8041a08 <HAL_RCC_GetSysClockFreq+0x130>)
 8041952:	61bb      	str	r3, [r7, #24]
 8041954:	e004      	b.n	8041960 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8041956:	693b      	ldr	r3, [r7, #16]
 8041958:	2b08      	cmp	r3, #8
 804195a:	d101      	bne.n	8041960 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 804195c:	4b2a      	ldr	r3, [pc, #168]	; (8041a08 <HAL_RCC_GetSysClockFreq+0x130>)
 804195e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041960:	693b      	ldr	r3, [r7, #16]
 8041962:	2b0c      	cmp	r3, #12
 8041964:	d145      	bne.n	80419f2 <HAL_RCC_GetSysClockFreq+0x11a>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8041966:	4b26      	ldr	r3, [pc, #152]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 8041968:	68db      	ldr	r3, [r3, #12]
 804196a:	f003 0303 	and.w	r3, r3, #3
 804196e:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8041970:	4b23      	ldr	r3, [pc, #140]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 8041972:	68db      	ldr	r3, [r3, #12]
 8041974:	091b      	lsrs	r3, r3, #4
 8041976:	f003 030f 	and.w	r3, r3, #15
 804197a:	3301      	adds	r3, #1
 804197c:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 804197e:	68bb      	ldr	r3, [r7, #8]
 8041980:	2b02      	cmp	r3, #2
 8041982:	d002      	beq.n	804198a <HAL_RCC_GetSysClockFreq+0xb2>
 8041984:	2b03      	cmp	r3, #3
 8041986:	d00d      	beq.n	80419a4 <HAL_RCC_GetSysClockFreq+0xcc>
 8041988:	e019      	b.n	80419be <HAL_RCC_GetSysClockFreq+0xe6>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 804198a:	4a1f      	ldr	r2, [pc, #124]	; (8041a08 <HAL_RCC_GetSysClockFreq+0x130>)
 804198c:	687b      	ldr	r3, [r7, #4]
 804198e:	fbb2 f3f3 	udiv	r3, r2, r3
 8041992:	4a1b      	ldr	r2, [pc, #108]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 8041994:	68d2      	ldr	r2, [r2, #12]
 8041996:	0a12      	lsrs	r2, r2, #8
 8041998:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 804199c:	fb02 f303 	mul.w	r3, r2, r3
 80419a0:	617b      	str	r3, [r7, #20]
        break;
 80419a2:	e019      	b.n	80419d8 <HAL_RCC_GetSysClockFreq+0x100>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80419a4:	4a18      	ldr	r2, [pc, #96]	; (8041a08 <HAL_RCC_GetSysClockFreq+0x130>)
 80419a6:	687b      	ldr	r3, [r7, #4]
 80419a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80419ac:	4a14      	ldr	r2, [pc, #80]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 80419ae:	68d2      	ldr	r2, [r2, #12]
 80419b0:	0a12      	lsrs	r2, r2, #8
 80419b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80419b6:	fb02 f303 	mul.w	r3, r2, r3
 80419ba:	617b      	str	r3, [r7, #20]
        break;
 80419bc:	e00c      	b.n	80419d8 <HAL_RCC_GetSysClockFreq+0x100>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80419be:	69fa      	ldr	r2, [r7, #28]
 80419c0:	687b      	ldr	r3, [r7, #4]
 80419c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80419c6:	4a0e      	ldr	r2, [pc, #56]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 80419c8:	68d2      	ldr	r2, [r2, #12]
 80419ca:	0a12      	lsrs	r2, r2, #8
 80419cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80419d0:	fb02 f303 	mul.w	r3, r2, r3
 80419d4:	617b      	str	r3, [r7, #20]
        break;
 80419d6:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80419d8:	4b09      	ldr	r3, [pc, #36]	; (8041a00 <HAL_RCC_GetSysClockFreq+0x128>)
 80419da:	68db      	ldr	r3, [r3, #12]
 80419dc:	0e5b      	lsrs	r3, r3, #25
 80419de:	f003 0303 	and.w	r3, r3, #3
 80419e2:	3301      	adds	r3, #1
 80419e4:	005b      	lsls	r3, r3, #1
 80419e6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80419e8:	697a      	ldr	r2, [r7, #20]
 80419ea:	683b      	ldr	r3, [r7, #0]
 80419ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80419f0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80419f2:	69bb      	ldr	r3, [r7, #24]
}
 80419f4:	4618      	mov	r0, r3
 80419f6:	3724      	adds	r7, #36	; 0x24
 80419f8:	46bd      	mov	sp, r7
 80419fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80419fe:	4770      	bx	lr
 8041a00:	40021000 	.word	0x40021000
 8041a04:	08044be0 	.word	0x08044be0
 8041a08:	00f42400 	.word	0x00f42400

08041a0c <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8041a0c:	b580      	push	{r7, lr}
 8041a0e:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8041a10:	f7ff ff62 	bl	80418d8 <HAL_RCC_GetSysClockFreq>
 8041a14:	4601      	mov	r1, r0
 8041a16:	4b05      	ldr	r3, [pc, #20]	; (8041a2c <HAL_RCC_GetHCLKFreq+0x20>)
 8041a18:	689b      	ldr	r3, [r3, #8]
 8041a1a:	091b      	lsrs	r3, r3, #4
 8041a1c:	f003 030f 	and.w	r3, r3, #15
 8041a20:	4a03      	ldr	r2, [pc, #12]	; (8041a30 <HAL_RCC_GetHCLKFreq+0x24>)
 8041a22:	5cd3      	ldrb	r3, [r2, r3]
 8041a24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8041a28:	4618      	mov	r0, r3
 8041a2a:	bd80      	pop	{r7, pc}
 8041a2c:	40021000 	.word	0x40021000
 8041a30:	08044bc8 	.word	0x08044bc8

08041a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8041a34:	b580      	push	{r7, lr}
 8041a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8041a38:	f7ff ffe8 	bl	8041a0c <HAL_RCC_GetHCLKFreq>
 8041a3c:	4601      	mov	r1, r0
 8041a3e:	4b05      	ldr	r3, [pc, #20]	; (8041a54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8041a40:	689b      	ldr	r3, [r3, #8]
 8041a42:	0a1b      	lsrs	r3, r3, #8
 8041a44:	f003 0307 	and.w	r3, r3, #7
 8041a48:	4a03      	ldr	r2, [pc, #12]	; (8041a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8041a4a:	5cd3      	ldrb	r3, [r2, r3]
 8041a4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8041a50:	4618      	mov	r0, r3
 8041a52:	bd80      	pop	{r7, pc}
 8041a54:	40021000 	.word	0x40021000
 8041a58:	08044bd8 	.word	0x08044bd8

08041a5c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8041a5c:	b480      	push	{r7}
 8041a5e:	b083      	sub	sp, #12
 8041a60:	af00      	add	r7, sp, #0
 8041a62:	6078      	str	r0, [r7, #4]
 8041a64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8041a66:	687b      	ldr	r3, [r7, #4]
 8041a68:	220f      	movs	r2, #15
 8041a6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8041a6c:	4b12      	ldr	r3, [pc, #72]	; (8041ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8041a6e:	689b      	ldr	r3, [r3, #8]
 8041a70:	f003 0203 	and.w	r2, r3, #3
 8041a74:	687b      	ldr	r3, [r7, #4]
 8041a76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8041a78:	4b0f      	ldr	r3, [pc, #60]	; (8041ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8041a7a:	689b      	ldr	r3, [r3, #8]
 8041a7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8041a80:	687b      	ldr	r3, [r7, #4]
 8041a82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8041a84:	4b0c      	ldr	r3, [pc, #48]	; (8041ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8041a86:	689b      	ldr	r3, [r3, #8]
 8041a88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8041a8c:	687b      	ldr	r3, [r7, #4]
 8041a8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8041a90:	4b09      	ldr	r3, [pc, #36]	; (8041ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8041a92:	689b      	ldr	r3, [r3, #8]
 8041a94:	08db      	lsrs	r3, r3, #3
 8041a96:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8041a9a:	687b      	ldr	r3, [r7, #4]
 8041a9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8041a9e:	4b07      	ldr	r3, [pc, #28]	; (8041abc <HAL_RCC_GetClockConfig+0x60>)
 8041aa0:	681b      	ldr	r3, [r3, #0]
 8041aa2:	f003 020f 	and.w	r2, r3, #15
 8041aa6:	683b      	ldr	r3, [r7, #0]
 8041aa8:	601a      	str	r2, [r3, #0]
}
 8041aaa:	bf00      	nop
 8041aac:	370c      	adds	r7, #12
 8041aae:	46bd      	mov	sp, r7
 8041ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041ab4:	4770      	bx	lr
 8041ab6:	bf00      	nop
 8041ab8:	40021000 	.word	0x40021000
 8041abc:	40022000 	.word	0x40022000

08041ac0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8041ac0:	b580      	push	{r7, lr}
 8041ac2:	b086      	sub	sp, #24
 8041ac4:	af00      	add	r7, sp, #0
 8041ac6:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8041ac8:	2300      	movs	r3, #0
 8041aca:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8041acc:	4b2c      	ldr	r3, [pc, #176]	; (8041b80 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041ad4:	2b00      	cmp	r3, #0
 8041ad6:	d003      	beq.n	8041ae0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8041ad8:	f7ff f8ee 	bl	8040cb8 <HAL_PWREx_GetVoltageRange>
 8041adc:	6138      	str	r0, [r7, #16]
 8041ade:	e014      	b.n	8041b0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8041ae0:	4b27      	ldr	r3, [pc, #156]	; (8041b80 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041ae4:	4a26      	ldr	r2, [pc, #152]	; (8041b80 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041ae6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8041aea:	6593      	str	r3, [r2, #88]	; 0x58
 8041aec:	4b24      	ldr	r3, [pc, #144]	; (8041b80 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041af0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041af4:	60fb      	str	r3, [r7, #12]
 8041af6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8041af8:	f7ff f8de 	bl	8040cb8 <HAL_PWREx_GetVoltageRange>
 8041afc:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8041afe:	4b20      	ldr	r3, [pc, #128]	; (8041b80 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8041b02:	4a1f      	ldr	r2, [pc, #124]	; (8041b80 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8041b04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8041b08:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8041b0a:	693b      	ldr	r3, [r7, #16]
 8041b0c:	2b00      	cmp	r3, #0
 8041b0e:	d003      	beq.n	8041b18 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8041b10:	693b      	ldr	r3, [r7, #16]
 8041b12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8041b16:	d10b      	bne.n	8041b30 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8041b18:	687b      	ldr	r3, [r7, #4]
 8041b1a:	2b80      	cmp	r3, #128	; 0x80
 8041b1c:	d919      	bls.n	8041b52 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8041b1e:	687b      	ldr	r3, [r7, #4]
 8041b20:	2ba0      	cmp	r3, #160	; 0xa0
 8041b22:	d902      	bls.n	8041b2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8041b24:	2302      	movs	r3, #2
 8041b26:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8041b28:	e013      	b.n	8041b52 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8041b2a:	2301      	movs	r3, #1
 8041b2c:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8041b2e:	e010      	b.n	8041b52 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8041b30:	687b      	ldr	r3, [r7, #4]
 8041b32:	2b80      	cmp	r3, #128	; 0x80
 8041b34:	d902      	bls.n	8041b3c <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8041b36:	2303      	movs	r3, #3
 8041b38:	617b      	str	r3, [r7, #20]
 8041b3a:	e00a      	b.n	8041b52 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8041b3c:	687b      	ldr	r3, [r7, #4]
 8041b3e:	2b80      	cmp	r3, #128	; 0x80
 8041b40:	d102      	bne.n	8041b48 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8041b42:	2302      	movs	r3, #2
 8041b44:	617b      	str	r3, [r7, #20]
 8041b46:	e004      	b.n	8041b52 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8041b48:	687b      	ldr	r3, [r7, #4]
 8041b4a:	2b70      	cmp	r3, #112	; 0x70
 8041b4c:	d101      	bne.n	8041b52 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8041b4e:	2301      	movs	r3, #1
 8041b50:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8041b52:	4b0c      	ldr	r3, [pc, #48]	; (8041b84 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8041b54:	681b      	ldr	r3, [r3, #0]
 8041b56:	f023 020f 	bic.w	r2, r3, #15
 8041b5a:	490a      	ldr	r1, [pc, #40]	; (8041b84 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8041b5c:	697b      	ldr	r3, [r7, #20]
 8041b5e:	4313      	orrs	r3, r2
 8041b60:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8041b62:	4b08      	ldr	r3, [pc, #32]	; (8041b84 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8041b64:	681b      	ldr	r3, [r3, #0]
 8041b66:	f003 030f 	and.w	r3, r3, #15
 8041b6a:	697a      	ldr	r2, [r7, #20]
 8041b6c:	429a      	cmp	r2, r3
 8041b6e:	d001      	beq.n	8041b74 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8041b70:	2301      	movs	r3, #1
 8041b72:	e000      	b.n	8041b76 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8041b74:	2300      	movs	r3, #0
}
 8041b76:	4618      	mov	r0, r3
 8041b78:	3718      	adds	r7, #24
 8041b7a:	46bd      	mov	sp, r7
 8041b7c:	bd80      	pop	{r7, pc}
 8041b7e:	bf00      	nop
 8041b80:	40021000 	.word	0x40021000
 8041b84:	40022000 	.word	0x40022000

08041b88 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8041b88:	b480      	push	{r7}
 8041b8a:	b087      	sub	sp, #28
 8041b8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8041b8e:	2300      	movs	r3, #0
 8041b90:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8041b92:	4b36      	ldr	r3, [pc, #216]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041b94:	68db      	ldr	r3, [r3, #12]
 8041b96:	f003 0303 	and.w	r3, r3, #3
 8041b9a:	2b01      	cmp	r3, #1
 8041b9c:	d118      	bne.n	8041bd0 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8041b9e:	4b33      	ldr	r3, [pc, #204]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041ba0:	681b      	ldr	r3, [r3, #0]
 8041ba2:	f003 0308 	and.w	r3, r3, #8
 8041ba6:	2b00      	cmp	r3, #0
 8041ba8:	d107      	bne.n	8041bba <RCC_GetSysClockFreqFromPLLSource+0x32>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8041baa:	4b30      	ldr	r3, [pc, #192]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8041bb0:	0a1b      	lsrs	r3, r3, #8
 8041bb2:	f003 030f 	and.w	r3, r3, #15
 8041bb6:	617b      	str	r3, [r7, #20]
 8041bb8:	e005      	b.n	8041bc6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8041bba:	4b2c      	ldr	r3, [pc, #176]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041bbc:	681b      	ldr	r3, [r3, #0]
 8041bbe:	091b      	lsrs	r3, r3, #4
 8041bc0:	f003 030f 	and.w	r3, r3, #15
 8041bc4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8041bc6:	4a2a      	ldr	r2, [pc, #168]	; (8041c70 <RCC_GetSysClockFreqFromPLLSource+0xe8>)
 8041bc8:	697b      	ldr	r3, [r7, #20]
 8041bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8041bce:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8041bd0:	4b26      	ldr	r3, [pc, #152]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041bd2:	68db      	ldr	r3, [r3, #12]
 8041bd4:	f003 0303 	and.w	r3, r3, #3
 8041bd8:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8041bda:	4b24      	ldr	r3, [pc, #144]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041bdc:	68db      	ldr	r3, [r3, #12]
 8041bde:	091b      	lsrs	r3, r3, #4
 8041be0:	f003 030f 	and.w	r3, r3, #15
 8041be4:	3301      	adds	r3, #1
 8041be6:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8041be8:	68fb      	ldr	r3, [r7, #12]
 8041bea:	2b02      	cmp	r3, #2
 8041bec:	d002      	beq.n	8041bf4 <RCC_GetSysClockFreqFromPLLSource+0x6c>
 8041bee:	2b03      	cmp	r3, #3
 8041bf0:	d00d      	beq.n	8041c0e <RCC_GetSysClockFreqFromPLLSource+0x86>
 8041bf2:	e019      	b.n	8041c28 <RCC_GetSysClockFreqFromPLLSource+0xa0>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041bf4:	4a1f      	ldr	r2, [pc, #124]	; (8041c74 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 8041bf6:	68bb      	ldr	r3, [r7, #8]
 8041bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8041bfc:	4a1b      	ldr	r2, [pc, #108]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041bfe:	68d2      	ldr	r2, [r2, #12]
 8041c00:	0a12      	lsrs	r2, r2, #8
 8041c02:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8041c06:	fb02 f303 	mul.w	r3, r2, r3
 8041c0a:	613b      	str	r3, [r7, #16]
      break;
 8041c0c:	e019      	b.n	8041c42 <RCC_GetSysClockFreqFromPLLSource+0xba>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041c0e:	4a19      	ldr	r2, [pc, #100]	; (8041c74 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 8041c10:	68bb      	ldr	r3, [r7, #8]
 8041c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8041c16:	4a15      	ldr	r2, [pc, #84]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041c18:	68d2      	ldr	r2, [r2, #12]
 8041c1a:	0a12      	lsrs	r2, r2, #8
 8041c1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8041c20:	fb02 f303 	mul.w	r3, r2, r3
 8041c24:	613b      	str	r3, [r7, #16]
      break;
 8041c26:	e00c      	b.n	8041c42 <RCC_GetSysClockFreqFromPLLSource+0xba>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8041c28:	697a      	ldr	r2, [r7, #20]
 8041c2a:	68bb      	ldr	r3, [r7, #8]
 8041c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8041c30:	4a0e      	ldr	r2, [pc, #56]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041c32:	68d2      	ldr	r2, [r2, #12]
 8041c34:	0a12      	lsrs	r2, r2, #8
 8041c36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8041c3a:	fb02 f303 	mul.w	r3, r2, r3
 8041c3e:	613b      	str	r3, [r7, #16]
      break;
 8041c40:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8041c42:	4b0a      	ldr	r3, [pc, #40]	; (8041c6c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 8041c44:	68db      	ldr	r3, [r3, #12]
 8041c46:	0e5b      	lsrs	r3, r3, #25
 8041c48:	f003 0303 	and.w	r3, r3, #3
 8041c4c:	3301      	adds	r3, #1
 8041c4e:	005b      	lsls	r3, r3, #1
 8041c50:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8041c52:	693a      	ldr	r2, [r7, #16]
 8041c54:	687b      	ldr	r3, [r7, #4]
 8041c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8041c5a:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8041c5c:	683b      	ldr	r3, [r7, #0]
}
 8041c5e:	4618      	mov	r0, r3
 8041c60:	371c      	adds	r7, #28
 8041c62:	46bd      	mov	sp, r7
 8041c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041c68:	4770      	bx	lr
 8041c6a:	bf00      	nop
 8041c6c:	40021000 	.word	0x40021000
 8041c70:	08044be0 	.word	0x08044be0
 8041c74:	00f42400 	.word	0x00f42400

08041c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8041c78:	b580      	push	{r7, lr}
 8041c7a:	b082      	sub	sp, #8
 8041c7c:	af00      	add	r7, sp, #0
 8041c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8041c80:	687b      	ldr	r3, [r7, #4]
 8041c82:	2b00      	cmp	r3, #0
 8041c84:	d101      	bne.n	8041c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8041c86:	2301      	movs	r3, #1
 8041c88:	e049      	b.n	8041d1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8041c8a:	687b      	ldr	r3, [r7, #4]
 8041c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8041c90:	b2db      	uxtb	r3, r3
 8041c92:	2b00      	cmp	r3, #0
 8041c94:	d106      	bne.n	8041ca4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8041c96:	687b      	ldr	r3, [r7, #4]
 8041c98:	2200      	movs	r2, #0
 8041c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8041c9e:	6878      	ldr	r0, [r7, #4]
 8041ca0:	f000 f841 	bl	8041d26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8041ca4:	687b      	ldr	r3, [r7, #4]
 8041ca6:	2202      	movs	r2, #2
 8041ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8041cac:	687b      	ldr	r3, [r7, #4]
 8041cae:	681a      	ldr	r2, [r3, #0]
 8041cb0:	687b      	ldr	r3, [r7, #4]
 8041cb2:	3304      	adds	r3, #4
 8041cb4:	4619      	mov	r1, r3
 8041cb6:	4610      	mov	r0, r2
 8041cb8:	f000 f9f8 	bl	80420ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8041cbc:	687b      	ldr	r3, [r7, #4]
 8041cbe:	2201      	movs	r2, #1
 8041cc0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8041cc4:	687b      	ldr	r3, [r7, #4]
 8041cc6:	2201      	movs	r2, #1
 8041cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8041ccc:	687b      	ldr	r3, [r7, #4]
 8041cce:	2201      	movs	r2, #1
 8041cd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8041cd4:	687b      	ldr	r3, [r7, #4]
 8041cd6:	2201      	movs	r2, #1
 8041cd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8041cdc:	687b      	ldr	r3, [r7, #4]
 8041cde:	2201      	movs	r2, #1
 8041ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8041ce4:	687b      	ldr	r3, [r7, #4]
 8041ce6:	2201      	movs	r2, #1
 8041ce8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8041cec:	687b      	ldr	r3, [r7, #4]
 8041cee:	2201      	movs	r2, #1
 8041cf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8041cf4:	687b      	ldr	r3, [r7, #4]
 8041cf6:	2201      	movs	r2, #1
 8041cf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8041cfc:	687b      	ldr	r3, [r7, #4]
 8041cfe:	2201      	movs	r2, #1
 8041d00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8041d04:	687b      	ldr	r3, [r7, #4]
 8041d06:	2201      	movs	r2, #1
 8041d08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8041d0c:	687b      	ldr	r3, [r7, #4]
 8041d0e:	2201      	movs	r2, #1
 8041d10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8041d14:	687b      	ldr	r3, [r7, #4]
 8041d16:	2201      	movs	r2, #1
 8041d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8041d1c:	2300      	movs	r3, #0
}
 8041d1e:	4618      	mov	r0, r3
 8041d20:	3708      	adds	r7, #8
 8041d22:	46bd      	mov	sp, r7
 8041d24:	bd80      	pop	{r7, pc}

08041d26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8041d26:	b480      	push	{r7}
 8041d28:	b083      	sub	sp, #12
 8041d2a:	af00      	add	r7, sp, #0
 8041d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8041d2e:	bf00      	nop
 8041d30:	370c      	adds	r7, #12
 8041d32:	46bd      	mov	sp, r7
 8041d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041d38:	4770      	bx	lr
	...

08041d3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8041d3c:	b480      	push	{r7}
 8041d3e:	b085      	sub	sp, #20
 8041d40:	af00      	add	r7, sp, #0
 8041d42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8041d44:	687b      	ldr	r3, [r7, #4]
 8041d46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8041d4a:	b2db      	uxtb	r3, r3
 8041d4c:	2b01      	cmp	r3, #1
 8041d4e:	d001      	beq.n	8041d54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8041d50:	2301      	movs	r3, #1
 8041d52:	e04f      	b.n	8041df4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8041d54:	687b      	ldr	r3, [r7, #4]
 8041d56:	2202      	movs	r2, #2
 8041d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8041d5c:	687b      	ldr	r3, [r7, #4]
 8041d5e:	681b      	ldr	r3, [r3, #0]
 8041d60:	68da      	ldr	r2, [r3, #12]
 8041d62:	687b      	ldr	r3, [r7, #4]
 8041d64:	681b      	ldr	r3, [r3, #0]
 8041d66:	f042 0201 	orr.w	r2, r2, #1
 8041d6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8041d6c:	687b      	ldr	r3, [r7, #4]
 8041d6e:	681b      	ldr	r3, [r3, #0]
 8041d70:	4a23      	ldr	r2, [pc, #140]	; (8041e00 <HAL_TIM_Base_Start_IT+0xc4>)
 8041d72:	4293      	cmp	r3, r2
 8041d74:	d01d      	beq.n	8041db2 <HAL_TIM_Base_Start_IT+0x76>
 8041d76:	687b      	ldr	r3, [r7, #4]
 8041d78:	681b      	ldr	r3, [r3, #0]
 8041d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8041d7e:	d018      	beq.n	8041db2 <HAL_TIM_Base_Start_IT+0x76>
 8041d80:	687b      	ldr	r3, [r7, #4]
 8041d82:	681b      	ldr	r3, [r3, #0]
 8041d84:	4a1f      	ldr	r2, [pc, #124]	; (8041e04 <HAL_TIM_Base_Start_IT+0xc8>)
 8041d86:	4293      	cmp	r3, r2
 8041d88:	d013      	beq.n	8041db2 <HAL_TIM_Base_Start_IT+0x76>
 8041d8a:	687b      	ldr	r3, [r7, #4]
 8041d8c:	681b      	ldr	r3, [r3, #0]
 8041d8e:	4a1e      	ldr	r2, [pc, #120]	; (8041e08 <HAL_TIM_Base_Start_IT+0xcc>)
 8041d90:	4293      	cmp	r3, r2
 8041d92:	d00e      	beq.n	8041db2 <HAL_TIM_Base_Start_IT+0x76>
 8041d94:	687b      	ldr	r3, [r7, #4]
 8041d96:	681b      	ldr	r3, [r3, #0]
 8041d98:	4a1c      	ldr	r2, [pc, #112]	; (8041e0c <HAL_TIM_Base_Start_IT+0xd0>)
 8041d9a:	4293      	cmp	r3, r2
 8041d9c:	d009      	beq.n	8041db2 <HAL_TIM_Base_Start_IT+0x76>
 8041d9e:	687b      	ldr	r3, [r7, #4]
 8041da0:	681b      	ldr	r3, [r3, #0]
 8041da2:	4a1b      	ldr	r2, [pc, #108]	; (8041e10 <HAL_TIM_Base_Start_IT+0xd4>)
 8041da4:	4293      	cmp	r3, r2
 8041da6:	d004      	beq.n	8041db2 <HAL_TIM_Base_Start_IT+0x76>
 8041da8:	687b      	ldr	r3, [r7, #4]
 8041daa:	681b      	ldr	r3, [r3, #0]
 8041dac:	4a19      	ldr	r2, [pc, #100]	; (8041e14 <HAL_TIM_Base_Start_IT+0xd8>)
 8041dae:	4293      	cmp	r3, r2
 8041db0:	d115      	bne.n	8041dde <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8041db2:	687b      	ldr	r3, [r7, #4]
 8041db4:	681b      	ldr	r3, [r3, #0]
 8041db6:	689a      	ldr	r2, [r3, #8]
 8041db8:	4b17      	ldr	r3, [pc, #92]	; (8041e18 <HAL_TIM_Base_Start_IT+0xdc>)
 8041dba:	4013      	ands	r3, r2
 8041dbc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8041dbe:	68fb      	ldr	r3, [r7, #12]
 8041dc0:	2b06      	cmp	r3, #6
 8041dc2:	d015      	beq.n	8041df0 <HAL_TIM_Base_Start_IT+0xb4>
 8041dc4:	68fb      	ldr	r3, [r7, #12]
 8041dc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8041dca:	d011      	beq.n	8041df0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8041dcc:	687b      	ldr	r3, [r7, #4]
 8041dce:	681b      	ldr	r3, [r3, #0]
 8041dd0:	681a      	ldr	r2, [r3, #0]
 8041dd2:	687b      	ldr	r3, [r7, #4]
 8041dd4:	681b      	ldr	r3, [r3, #0]
 8041dd6:	f042 0201 	orr.w	r2, r2, #1
 8041dda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8041ddc:	e008      	b.n	8041df0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8041dde:	687b      	ldr	r3, [r7, #4]
 8041de0:	681b      	ldr	r3, [r3, #0]
 8041de2:	681a      	ldr	r2, [r3, #0]
 8041de4:	687b      	ldr	r3, [r7, #4]
 8041de6:	681b      	ldr	r3, [r3, #0]
 8041de8:	f042 0201 	orr.w	r2, r2, #1
 8041dec:	601a      	str	r2, [r3, #0]
 8041dee:	e000      	b.n	8041df2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8041df0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8041df2:	2300      	movs	r3, #0
}
 8041df4:	4618      	mov	r0, r3
 8041df6:	3714      	adds	r7, #20
 8041df8:	46bd      	mov	sp, r7
 8041dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041dfe:	4770      	bx	lr
 8041e00:	40012c00 	.word	0x40012c00
 8041e04:	40000400 	.word	0x40000400
 8041e08:	40000800 	.word	0x40000800
 8041e0c:	40000c00 	.word	0x40000c00
 8041e10:	40013400 	.word	0x40013400
 8041e14:	40014000 	.word	0x40014000
 8041e18:	00010007 	.word	0x00010007

08041e1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8041e1c:	b580      	push	{r7, lr}
 8041e1e:	b082      	sub	sp, #8
 8041e20:	af00      	add	r7, sp, #0
 8041e22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8041e24:	687b      	ldr	r3, [r7, #4]
 8041e26:	681b      	ldr	r3, [r3, #0]
 8041e28:	691b      	ldr	r3, [r3, #16]
 8041e2a:	f003 0302 	and.w	r3, r3, #2
 8041e2e:	2b02      	cmp	r3, #2
 8041e30:	d122      	bne.n	8041e78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8041e32:	687b      	ldr	r3, [r7, #4]
 8041e34:	681b      	ldr	r3, [r3, #0]
 8041e36:	68db      	ldr	r3, [r3, #12]
 8041e38:	f003 0302 	and.w	r3, r3, #2
 8041e3c:	2b02      	cmp	r3, #2
 8041e3e:	d11b      	bne.n	8041e78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8041e40:	687b      	ldr	r3, [r7, #4]
 8041e42:	681b      	ldr	r3, [r3, #0]
 8041e44:	f06f 0202 	mvn.w	r2, #2
 8041e48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8041e4a:	687b      	ldr	r3, [r7, #4]
 8041e4c:	2201      	movs	r2, #1
 8041e4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8041e50:	687b      	ldr	r3, [r7, #4]
 8041e52:	681b      	ldr	r3, [r3, #0]
 8041e54:	699b      	ldr	r3, [r3, #24]
 8041e56:	f003 0303 	and.w	r3, r3, #3
 8041e5a:	2b00      	cmp	r3, #0
 8041e5c:	d003      	beq.n	8041e66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8041e5e:	6878      	ldr	r0, [r7, #4]
 8041e60:	f000 f905 	bl	804206e <HAL_TIM_IC_CaptureCallback>
 8041e64:	e005      	b.n	8041e72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8041e66:	6878      	ldr	r0, [r7, #4]
 8041e68:	f000 f8f7 	bl	804205a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041e6c:	6878      	ldr	r0, [r7, #4]
 8041e6e:	f000 f908 	bl	8042082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041e72:	687b      	ldr	r3, [r7, #4]
 8041e74:	2200      	movs	r2, #0
 8041e76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8041e78:	687b      	ldr	r3, [r7, #4]
 8041e7a:	681b      	ldr	r3, [r3, #0]
 8041e7c:	691b      	ldr	r3, [r3, #16]
 8041e7e:	f003 0304 	and.w	r3, r3, #4
 8041e82:	2b04      	cmp	r3, #4
 8041e84:	d122      	bne.n	8041ecc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8041e86:	687b      	ldr	r3, [r7, #4]
 8041e88:	681b      	ldr	r3, [r3, #0]
 8041e8a:	68db      	ldr	r3, [r3, #12]
 8041e8c:	f003 0304 	and.w	r3, r3, #4
 8041e90:	2b04      	cmp	r3, #4
 8041e92:	d11b      	bne.n	8041ecc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8041e94:	687b      	ldr	r3, [r7, #4]
 8041e96:	681b      	ldr	r3, [r3, #0]
 8041e98:	f06f 0204 	mvn.w	r2, #4
 8041e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8041e9e:	687b      	ldr	r3, [r7, #4]
 8041ea0:	2202      	movs	r2, #2
 8041ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8041ea4:	687b      	ldr	r3, [r7, #4]
 8041ea6:	681b      	ldr	r3, [r3, #0]
 8041ea8:	699b      	ldr	r3, [r3, #24]
 8041eaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8041eae:	2b00      	cmp	r3, #0
 8041eb0:	d003      	beq.n	8041eba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8041eb2:	6878      	ldr	r0, [r7, #4]
 8041eb4:	f000 f8db 	bl	804206e <HAL_TIM_IC_CaptureCallback>
 8041eb8:	e005      	b.n	8041ec6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8041eba:	6878      	ldr	r0, [r7, #4]
 8041ebc:	f000 f8cd 	bl	804205a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041ec0:	6878      	ldr	r0, [r7, #4]
 8041ec2:	f000 f8de 	bl	8042082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041ec6:	687b      	ldr	r3, [r7, #4]
 8041ec8:	2200      	movs	r2, #0
 8041eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8041ecc:	687b      	ldr	r3, [r7, #4]
 8041ece:	681b      	ldr	r3, [r3, #0]
 8041ed0:	691b      	ldr	r3, [r3, #16]
 8041ed2:	f003 0308 	and.w	r3, r3, #8
 8041ed6:	2b08      	cmp	r3, #8
 8041ed8:	d122      	bne.n	8041f20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8041eda:	687b      	ldr	r3, [r7, #4]
 8041edc:	681b      	ldr	r3, [r3, #0]
 8041ede:	68db      	ldr	r3, [r3, #12]
 8041ee0:	f003 0308 	and.w	r3, r3, #8
 8041ee4:	2b08      	cmp	r3, #8
 8041ee6:	d11b      	bne.n	8041f20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8041ee8:	687b      	ldr	r3, [r7, #4]
 8041eea:	681b      	ldr	r3, [r3, #0]
 8041eec:	f06f 0208 	mvn.w	r2, #8
 8041ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8041ef2:	687b      	ldr	r3, [r7, #4]
 8041ef4:	2204      	movs	r2, #4
 8041ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8041ef8:	687b      	ldr	r3, [r7, #4]
 8041efa:	681b      	ldr	r3, [r3, #0]
 8041efc:	69db      	ldr	r3, [r3, #28]
 8041efe:	f003 0303 	and.w	r3, r3, #3
 8041f02:	2b00      	cmp	r3, #0
 8041f04:	d003      	beq.n	8041f0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8041f06:	6878      	ldr	r0, [r7, #4]
 8041f08:	f000 f8b1 	bl	804206e <HAL_TIM_IC_CaptureCallback>
 8041f0c:	e005      	b.n	8041f1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8041f0e:	6878      	ldr	r0, [r7, #4]
 8041f10:	f000 f8a3 	bl	804205a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041f14:	6878      	ldr	r0, [r7, #4]
 8041f16:	f000 f8b4 	bl	8042082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041f1a:	687b      	ldr	r3, [r7, #4]
 8041f1c:	2200      	movs	r2, #0
 8041f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8041f20:	687b      	ldr	r3, [r7, #4]
 8041f22:	681b      	ldr	r3, [r3, #0]
 8041f24:	691b      	ldr	r3, [r3, #16]
 8041f26:	f003 0310 	and.w	r3, r3, #16
 8041f2a:	2b10      	cmp	r3, #16
 8041f2c:	d122      	bne.n	8041f74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8041f2e:	687b      	ldr	r3, [r7, #4]
 8041f30:	681b      	ldr	r3, [r3, #0]
 8041f32:	68db      	ldr	r3, [r3, #12]
 8041f34:	f003 0310 	and.w	r3, r3, #16
 8041f38:	2b10      	cmp	r3, #16
 8041f3a:	d11b      	bne.n	8041f74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8041f3c:	687b      	ldr	r3, [r7, #4]
 8041f3e:	681b      	ldr	r3, [r3, #0]
 8041f40:	f06f 0210 	mvn.w	r2, #16
 8041f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8041f46:	687b      	ldr	r3, [r7, #4]
 8041f48:	2208      	movs	r2, #8
 8041f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8041f4c:	687b      	ldr	r3, [r7, #4]
 8041f4e:	681b      	ldr	r3, [r3, #0]
 8041f50:	69db      	ldr	r3, [r3, #28]
 8041f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8041f56:	2b00      	cmp	r3, #0
 8041f58:	d003      	beq.n	8041f62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8041f5a:	6878      	ldr	r0, [r7, #4]
 8041f5c:	f000 f887 	bl	804206e <HAL_TIM_IC_CaptureCallback>
 8041f60:	e005      	b.n	8041f6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8041f62:	6878      	ldr	r0, [r7, #4]
 8041f64:	f000 f879 	bl	804205a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8041f68:	6878      	ldr	r0, [r7, #4]
 8041f6a:	f000 f88a 	bl	8042082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8041f6e:	687b      	ldr	r3, [r7, #4]
 8041f70:	2200      	movs	r2, #0
 8041f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8041f74:	687b      	ldr	r3, [r7, #4]
 8041f76:	681b      	ldr	r3, [r3, #0]
 8041f78:	691b      	ldr	r3, [r3, #16]
 8041f7a:	f003 0301 	and.w	r3, r3, #1
 8041f7e:	2b01      	cmp	r3, #1
 8041f80:	d10e      	bne.n	8041fa0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8041f82:	687b      	ldr	r3, [r7, #4]
 8041f84:	681b      	ldr	r3, [r3, #0]
 8041f86:	68db      	ldr	r3, [r3, #12]
 8041f88:	f003 0301 	and.w	r3, r3, #1
 8041f8c:	2b01      	cmp	r3, #1
 8041f8e:	d107      	bne.n	8041fa0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8041f90:	687b      	ldr	r3, [r7, #4]
 8041f92:	681b      	ldr	r3, [r3, #0]
 8041f94:	f06f 0201 	mvn.w	r2, #1
 8041f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8041f9a:	6878      	ldr	r0, [r7, #4]
 8041f9c:	f7fe fa84 	bl	80404a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8041fa0:	687b      	ldr	r3, [r7, #4]
 8041fa2:	681b      	ldr	r3, [r3, #0]
 8041fa4:	691b      	ldr	r3, [r3, #16]
 8041fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041faa:	2b80      	cmp	r3, #128	; 0x80
 8041fac:	d10e      	bne.n	8041fcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8041fae:	687b      	ldr	r3, [r7, #4]
 8041fb0:	681b      	ldr	r3, [r3, #0]
 8041fb2:	68db      	ldr	r3, [r3, #12]
 8041fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041fb8:	2b80      	cmp	r3, #128	; 0x80
 8041fba:	d107      	bne.n	8041fcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8041fbc:	687b      	ldr	r3, [r7, #4]
 8041fbe:	681b      	ldr	r3, [r3, #0]
 8041fc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8041fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8041fc6:	6878      	ldr	r0, [r7, #4]
 8041fc8:	f000 f914 	bl	80421f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8041fcc:	687b      	ldr	r3, [r7, #4]
 8041fce:	681b      	ldr	r3, [r3, #0]
 8041fd0:	691b      	ldr	r3, [r3, #16]
 8041fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041fd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8041fda:	d10e      	bne.n	8041ffa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8041fdc:	687b      	ldr	r3, [r7, #4]
 8041fde:	681b      	ldr	r3, [r3, #0]
 8041fe0:	68db      	ldr	r3, [r3, #12]
 8041fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041fe6:	2b80      	cmp	r3, #128	; 0x80
 8041fe8:	d107      	bne.n	8041ffa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8041fea:	687b      	ldr	r3, [r7, #4]
 8041fec:	681b      	ldr	r3, [r3, #0]
 8041fee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8041ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8041ff4:	6878      	ldr	r0, [r7, #4]
 8041ff6:	f000 f907 	bl	8042208 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8041ffa:	687b      	ldr	r3, [r7, #4]
 8041ffc:	681b      	ldr	r3, [r3, #0]
 8041ffe:	691b      	ldr	r3, [r3, #16]
 8042000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8042004:	2b40      	cmp	r3, #64	; 0x40
 8042006:	d10e      	bne.n	8042026 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8042008:	687b      	ldr	r3, [r7, #4]
 804200a:	681b      	ldr	r3, [r3, #0]
 804200c:	68db      	ldr	r3, [r3, #12]
 804200e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8042012:	2b40      	cmp	r3, #64	; 0x40
 8042014:	d107      	bne.n	8042026 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8042016:	687b      	ldr	r3, [r7, #4]
 8042018:	681b      	ldr	r3, [r3, #0]
 804201a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 804201e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8042020:	6878      	ldr	r0, [r7, #4]
 8042022:	f000 f838 	bl	8042096 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8042026:	687b      	ldr	r3, [r7, #4]
 8042028:	681b      	ldr	r3, [r3, #0]
 804202a:	691b      	ldr	r3, [r3, #16]
 804202c:	f003 0320 	and.w	r3, r3, #32
 8042030:	2b20      	cmp	r3, #32
 8042032:	d10e      	bne.n	8042052 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8042034:	687b      	ldr	r3, [r7, #4]
 8042036:	681b      	ldr	r3, [r3, #0]
 8042038:	68db      	ldr	r3, [r3, #12]
 804203a:	f003 0320 	and.w	r3, r3, #32
 804203e:	2b20      	cmp	r3, #32
 8042040:	d107      	bne.n	8042052 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8042042:	687b      	ldr	r3, [r7, #4]
 8042044:	681b      	ldr	r3, [r3, #0]
 8042046:	f06f 0220 	mvn.w	r2, #32
 804204a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 804204c:	6878      	ldr	r0, [r7, #4]
 804204e:	f000 f8c7 	bl	80421e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8042052:	bf00      	nop
 8042054:	3708      	adds	r7, #8
 8042056:	46bd      	mov	sp, r7
 8042058:	bd80      	pop	{r7, pc}

0804205a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 804205a:	b480      	push	{r7}
 804205c:	b083      	sub	sp, #12
 804205e:	af00      	add	r7, sp, #0
 8042060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8042062:	bf00      	nop
 8042064:	370c      	adds	r7, #12
 8042066:	46bd      	mov	sp, r7
 8042068:	f85d 7b04 	ldr.w	r7, [sp], #4
 804206c:	4770      	bx	lr

0804206e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 804206e:	b480      	push	{r7}
 8042070:	b083      	sub	sp, #12
 8042072:	af00      	add	r7, sp, #0
 8042074:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8042076:	bf00      	nop
 8042078:	370c      	adds	r7, #12
 804207a:	46bd      	mov	sp, r7
 804207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042080:	4770      	bx	lr

08042082 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8042082:	b480      	push	{r7}
 8042084:	b083      	sub	sp, #12
 8042086:	af00      	add	r7, sp, #0
 8042088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 804208a:	bf00      	nop
 804208c:	370c      	adds	r7, #12
 804208e:	46bd      	mov	sp, r7
 8042090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042094:	4770      	bx	lr

08042096 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8042096:	b480      	push	{r7}
 8042098:	b083      	sub	sp, #12
 804209a:	af00      	add	r7, sp, #0
 804209c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 804209e:	bf00      	nop
 80420a0:	370c      	adds	r7, #12
 80420a2:	46bd      	mov	sp, r7
 80420a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80420a8:	4770      	bx	lr
	...

080420ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80420ac:	b480      	push	{r7}
 80420ae:	b085      	sub	sp, #20
 80420b0:	af00      	add	r7, sp, #0
 80420b2:	6078      	str	r0, [r7, #4]
 80420b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80420b6:	687b      	ldr	r3, [r7, #4]
 80420b8:	681b      	ldr	r3, [r3, #0]
 80420ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80420bc:	687b      	ldr	r3, [r7, #4]
 80420be:	4a40      	ldr	r2, [pc, #256]	; (80421c0 <TIM_Base_SetConfig+0x114>)
 80420c0:	4293      	cmp	r3, r2
 80420c2:	d013      	beq.n	80420ec <TIM_Base_SetConfig+0x40>
 80420c4:	687b      	ldr	r3, [r7, #4]
 80420c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80420ca:	d00f      	beq.n	80420ec <TIM_Base_SetConfig+0x40>
 80420cc:	687b      	ldr	r3, [r7, #4]
 80420ce:	4a3d      	ldr	r2, [pc, #244]	; (80421c4 <TIM_Base_SetConfig+0x118>)
 80420d0:	4293      	cmp	r3, r2
 80420d2:	d00b      	beq.n	80420ec <TIM_Base_SetConfig+0x40>
 80420d4:	687b      	ldr	r3, [r7, #4]
 80420d6:	4a3c      	ldr	r2, [pc, #240]	; (80421c8 <TIM_Base_SetConfig+0x11c>)
 80420d8:	4293      	cmp	r3, r2
 80420da:	d007      	beq.n	80420ec <TIM_Base_SetConfig+0x40>
 80420dc:	687b      	ldr	r3, [r7, #4]
 80420de:	4a3b      	ldr	r2, [pc, #236]	; (80421cc <TIM_Base_SetConfig+0x120>)
 80420e0:	4293      	cmp	r3, r2
 80420e2:	d003      	beq.n	80420ec <TIM_Base_SetConfig+0x40>
 80420e4:	687b      	ldr	r3, [r7, #4]
 80420e6:	4a3a      	ldr	r2, [pc, #232]	; (80421d0 <TIM_Base_SetConfig+0x124>)
 80420e8:	4293      	cmp	r3, r2
 80420ea:	d108      	bne.n	80420fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80420ec:	68fb      	ldr	r3, [r7, #12]
 80420ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80420f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80420f4:	683b      	ldr	r3, [r7, #0]
 80420f6:	685b      	ldr	r3, [r3, #4]
 80420f8:	68fa      	ldr	r2, [r7, #12]
 80420fa:	4313      	orrs	r3, r2
 80420fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80420fe:	687b      	ldr	r3, [r7, #4]
 8042100:	4a2f      	ldr	r2, [pc, #188]	; (80421c0 <TIM_Base_SetConfig+0x114>)
 8042102:	4293      	cmp	r3, r2
 8042104:	d01f      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 8042106:	687b      	ldr	r3, [r7, #4]
 8042108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 804210c:	d01b      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 804210e:	687b      	ldr	r3, [r7, #4]
 8042110:	4a2c      	ldr	r2, [pc, #176]	; (80421c4 <TIM_Base_SetConfig+0x118>)
 8042112:	4293      	cmp	r3, r2
 8042114:	d017      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 8042116:	687b      	ldr	r3, [r7, #4]
 8042118:	4a2b      	ldr	r2, [pc, #172]	; (80421c8 <TIM_Base_SetConfig+0x11c>)
 804211a:	4293      	cmp	r3, r2
 804211c:	d013      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 804211e:	687b      	ldr	r3, [r7, #4]
 8042120:	4a2a      	ldr	r2, [pc, #168]	; (80421cc <TIM_Base_SetConfig+0x120>)
 8042122:	4293      	cmp	r3, r2
 8042124:	d00f      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 8042126:	687b      	ldr	r3, [r7, #4]
 8042128:	4a29      	ldr	r2, [pc, #164]	; (80421d0 <TIM_Base_SetConfig+0x124>)
 804212a:	4293      	cmp	r3, r2
 804212c:	d00b      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 804212e:	687b      	ldr	r3, [r7, #4]
 8042130:	4a28      	ldr	r2, [pc, #160]	; (80421d4 <TIM_Base_SetConfig+0x128>)
 8042132:	4293      	cmp	r3, r2
 8042134:	d007      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 8042136:	687b      	ldr	r3, [r7, #4]
 8042138:	4a27      	ldr	r2, [pc, #156]	; (80421d8 <TIM_Base_SetConfig+0x12c>)
 804213a:	4293      	cmp	r3, r2
 804213c:	d003      	beq.n	8042146 <TIM_Base_SetConfig+0x9a>
 804213e:	687b      	ldr	r3, [r7, #4]
 8042140:	4a26      	ldr	r2, [pc, #152]	; (80421dc <TIM_Base_SetConfig+0x130>)
 8042142:	4293      	cmp	r3, r2
 8042144:	d108      	bne.n	8042158 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8042146:	68fb      	ldr	r3, [r7, #12]
 8042148:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 804214c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 804214e:	683b      	ldr	r3, [r7, #0]
 8042150:	68db      	ldr	r3, [r3, #12]
 8042152:	68fa      	ldr	r2, [r7, #12]
 8042154:	4313      	orrs	r3, r2
 8042156:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8042158:	68fb      	ldr	r3, [r7, #12]
 804215a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 804215e:	683b      	ldr	r3, [r7, #0]
 8042160:	695b      	ldr	r3, [r3, #20]
 8042162:	4313      	orrs	r3, r2
 8042164:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8042166:	687b      	ldr	r3, [r7, #4]
 8042168:	68fa      	ldr	r2, [r7, #12]
 804216a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 804216c:	683b      	ldr	r3, [r7, #0]
 804216e:	689a      	ldr	r2, [r3, #8]
 8042170:	687b      	ldr	r3, [r7, #4]
 8042172:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8042174:	683b      	ldr	r3, [r7, #0]
 8042176:	681a      	ldr	r2, [r3, #0]
 8042178:	687b      	ldr	r3, [r7, #4]
 804217a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 804217c:	687b      	ldr	r3, [r7, #4]
 804217e:	4a10      	ldr	r2, [pc, #64]	; (80421c0 <TIM_Base_SetConfig+0x114>)
 8042180:	4293      	cmp	r3, r2
 8042182:	d00f      	beq.n	80421a4 <TIM_Base_SetConfig+0xf8>
 8042184:	687b      	ldr	r3, [r7, #4]
 8042186:	4a12      	ldr	r2, [pc, #72]	; (80421d0 <TIM_Base_SetConfig+0x124>)
 8042188:	4293      	cmp	r3, r2
 804218a:	d00b      	beq.n	80421a4 <TIM_Base_SetConfig+0xf8>
 804218c:	687b      	ldr	r3, [r7, #4]
 804218e:	4a11      	ldr	r2, [pc, #68]	; (80421d4 <TIM_Base_SetConfig+0x128>)
 8042190:	4293      	cmp	r3, r2
 8042192:	d007      	beq.n	80421a4 <TIM_Base_SetConfig+0xf8>
 8042194:	687b      	ldr	r3, [r7, #4]
 8042196:	4a10      	ldr	r2, [pc, #64]	; (80421d8 <TIM_Base_SetConfig+0x12c>)
 8042198:	4293      	cmp	r3, r2
 804219a:	d003      	beq.n	80421a4 <TIM_Base_SetConfig+0xf8>
 804219c:	687b      	ldr	r3, [r7, #4]
 804219e:	4a0f      	ldr	r2, [pc, #60]	; (80421dc <TIM_Base_SetConfig+0x130>)
 80421a0:	4293      	cmp	r3, r2
 80421a2:	d103      	bne.n	80421ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80421a4:	683b      	ldr	r3, [r7, #0]
 80421a6:	691a      	ldr	r2, [r3, #16]
 80421a8:	687b      	ldr	r3, [r7, #4]
 80421aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80421ac:	687b      	ldr	r3, [r7, #4]
 80421ae:	2201      	movs	r2, #1
 80421b0:	615a      	str	r2, [r3, #20]
}
 80421b2:	bf00      	nop
 80421b4:	3714      	adds	r7, #20
 80421b6:	46bd      	mov	sp, r7
 80421b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80421bc:	4770      	bx	lr
 80421be:	bf00      	nop
 80421c0:	40012c00 	.word	0x40012c00
 80421c4:	40000400 	.word	0x40000400
 80421c8:	40000800 	.word	0x40000800
 80421cc:	40000c00 	.word	0x40000c00
 80421d0:	40013400 	.word	0x40013400
 80421d4:	40014000 	.word	0x40014000
 80421d8:	40014400 	.word	0x40014400
 80421dc:	40014800 	.word	0x40014800

080421e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80421e0:	b480      	push	{r7}
 80421e2:	b083      	sub	sp, #12
 80421e4:	af00      	add	r7, sp, #0
 80421e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80421e8:	bf00      	nop
 80421ea:	370c      	adds	r7, #12
 80421ec:	46bd      	mov	sp, r7
 80421ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80421f2:	4770      	bx	lr

080421f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80421f4:	b480      	push	{r7}
 80421f6:	b083      	sub	sp, #12
 80421f8:	af00      	add	r7, sp, #0
 80421fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80421fc:	bf00      	nop
 80421fe:	370c      	adds	r7, #12
 8042200:	46bd      	mov	sp, r7
 8042202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042206:	4770      	bx	lr

08042208 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8042208:	b480      	push	{r7}
 804220a:	b083      	sub	sp, #12
 804220c:	af00      	add	r7, sp, #0
 804220e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8042210:	bf00      	nop
 8042212:	370c      	adds	r7, #12
 8042214:	46bd      	mov	sp, r7
 8042216:	f85d 7b04 	ldr.w	r7, [sp], #4
 804221a:	4770      	bx	lr

0804221c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 804221c:	b480      	push	{r7}
 804221e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8042220:	bf00      	nop
 8042222:	46bd      	mov	sp, r7
 8042224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042228:	4770      	bx	lr
	...

0804222c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 804222c:	b480      	push	{r7}
 804222e:	b085      	sub	sp, #20
 8042230:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8042232:	f3ef 8305 	mrs	r3, IPSR
 8042236:	60bb      	str	r3, [r7, #8]
  return(result);
 8042238:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 804223a:	2b00      	cmp	r3, #0
 804223c:	d10f      	bne.n	804225e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804223e:	f3ef 8310 	mrs	r3, PRIMASK
 8042242:	607b      	str	r3, [r7, #4]
  return(result);
 8042244:	687b      	ldr	r3, [r7, #4]
 8042246:	2b00      	cmp	r3, #0
 8042248:	d105      	bne.n	8042256 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 804224a:	f3ef 8311 	mrs	r3, BASEPRI
 804224e:	603b      	str	r3, [r7, #0]
  return(result);
 8042250:	683b      	ldr	r3, [r7, #0]
 8042252:	2b00      	cmp	r3, #0
 8042254:	d007      	beq.n	8042266 <osKernelInitialize+0x3a>
 8042256:	4b0e      	ldr	r3, [pc, #56]	; (8042290 <osKernelInitialize+0x64>)
 8042258:	681b      	ldr	r3, [r3, #0]
 804225a:	2b02      	cmp	r3, #2
 804225c:	d103      	bne.n	8042266 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 804225e:	f06f 0305 	mvn.w	r3, #5
 8042262:	60fb      	str	r3, [r7, #12]
 8042264:	e00c      	b.n	8042280 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8042266:	4b0a      	ldr	r3, [pc, #40]	; (8042290 <osKernelInitialize+0x64>)
 8042268:	681b      	ldr	r3, [r3, #0]
 804226a:	2b00      	cmp	r3, #0
 804226c:	d105      	bne.n	804227a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 804226e:	4b08      	ldr	r3, [pc, #32]	; (8042290 <osKernelInitialize+0x64>)
 8042270:	2201      	movs	r2, #1
 8042272:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8042274:	2300      	movs	r3, #0
 8042276:	60fb      	str	r3, [r7, #12]
 8042278:	e002      	b.n	8042280 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 804227a:	f04f 33ff 	mov.w	r3, #4294967295
 804227e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8042280:	68fb      	ldr	r3, [r7, #12]
}
 8042282:	4618      	mov	r0, r3
 8042284:	3714      	adds	r7, #20
 8042286:	46bd      	mov	sp, r7
 8042288:	f85d 7b04 	ldr.w	r7, [sp], #4
 804228c:	4770      	bx	lr
 804228e:	bf00      	nop
 8042290:	20018044 	.word	0x20018044

08042294 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8042294:	b580      	push	{r7, lr}
 8042296:	b084      	sub	sp, #16
 8042298:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 804229a:	f3ef 8305 	mrs	r3, IPSR
 804229e:	60bb      	str	r3, [r7, #8]
  return(result);
 80422a0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80422a2:	2b00      	cmp	r3, #0
 80422a4:	d10f      	bne.n	80422c6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80422a6:	f3ef 8310 	mrs	r3, PRIMASK
 80422aa:	607b      	str	r3, [r7, #4]
  return(result);
 80422ac:	687b      	ldr	r3, [r7, #4]
 80422ae:	2b00      	cmp	r3, #0
 80422b0:	d105      	bne.n	80422be <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80422b2:	f3ef 8311 	mrs	r3, BASEPRI
 80422b6:	603b      	str	r3, [r7, #0]
  return(result);
 80422b8:	683b      	ldr	r3, [r7, #0]
 80422ba:	2b00      	cmp	r3, #0
 80422bc:	d007      	beq.n	80422ce <osKernelStart+0x3a>
 80422be:	4b0f      	ldr	r3, [pc, #60]	; (80422fc <osKernelStart+0x68>)
 80422c0:	681b      	ldr	r3, [r3, #0]
 80422c2:	2b02      	cmp	r3, #2
 80422c4:	d103      	bne.n	80422ce <osKernelStart+0x3a>
    stat = osErrorISR;
 80422c6:	f06f 0305 	mvn.w	r3, #5
 80422ca:	60fb      	str	r3, [r7, #12]
 80422cc:	e010      	b.n	80422f0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80422ce:	4b0b      	ldr	r3, [pc, #44]	; (80422fc <osKernelStart+0x68>)
 80422d0:	681b      	ldr	r3, [r3, #0]
 80422d2:	2b01      	cmp	r3, #1
 80422d4:	d109      	bne.n	80422ea <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80422d6:	f7ff ffa1 	bl	804221c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80422da:	4b08      	ldr	r3, [pc, #32]	; (80422fc <osKernelStart+0x68>)
 80422dc:	2202      	movs	r2, #2
 80422de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80422e0:	f001 fb60 	bl	80439a4 <vTaskStartScheduler>
      stat = osOK;
 80422e4:	2300      	movs	r3, #0
 80422e6:	60fb      	str	r3, [r7, #12]
 80422e8:	e002      	b.n	80422f0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80422ea:	f04f 33ff 	mov.w	r3, #4294967295
 80422ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80422f0:	68fb      	ldr	r3, [r7, #12]
}
 80422f2:	4618      	mov	r0, r3
 80422f4:	3710      	adds	r7, #16
 80422f6:	46bd      	mov	sp, r7
 80422f8:	bd80      	pop	{r7, pc}
 80422fa:	bf00      	nop
 80422fc:	20018044 	.word	0x20018044

08042300 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8042300:	b580      	push	{r7, lr}
 8042302:	b090      	sub	sp, #64	; 0x40
 8042304:	af04      	add	r7, sp, #16
 8042306:	60f8      	str	r0, [r7, #12]
 8042308:	60b9      	str	r1, [r7, #8]
 804230a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 804230c:	2300      	movs	r3, #0
 804230e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8042310:	f3ef 8305 	mrs	r3, IPSR
 8042314:	61fb      	str	r3, [r7, #28]
  return(result);
 8042316:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8042318:	2b00      	cmp	r3, #0
 804231a:	f040 8090 	bne.w	804243e <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804231e:	f3ef 8310 	mrs	r3, PRIMASK
 8042322:	61bb      	str	r3, [r7, #24]
  return(result);
 8042324:	69bb      	ldr	r3, [r7, #24]
 8042326:	2b00      	cmp	r3, #0
 8042328:	d105      	bne.n	8042336 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 804232a:	f3ef 8311 	mrs	r3, BASEPRI
 804232e:	617b      	str	r3, [r7, #20]
  return(result);
 8042330:	697b      	ldr	r3, [r7, #20]
 8042332:	2b00      	cmp	r3, #0
 8042334:	d003      	beq.n	804233e <osThreadNew+0x3e>
 8042336:	4b44      	ldr	r3, [pc, #272]	; (8042448 <osThreadNew+0x148>)
 8042338:	681b      	ldr	r3, [r3, #0]
 804233a:	2b02      	cmp	r3, #2
 804233c:	d07f      	beq.n	804243e <osThreadNew+0x13e>
 804233e:	68fb      	ldr	r3, [r7, #12]
 8042340:	2b00      	cmp	r3, #0
 8042342:	d07c      	beq.n	804243e <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 8042344:	f44f 7300 	mov.w	r3, #512	; 0x200
 8042348:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 804234a:	2318      	movs	r3, #24
 804234c:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 804234e:	2300      	movs	r3, #0
 8042350:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8042352:	f04f 33ff 	mov.w	r3, #4294967295
 8042356:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8042358:	687b      	ldr	r3, [r7, #4]
 804235a:	2b00      	cmp	r3, #0
 804235c:	d045      	beq.n	80423ea <osThreadNew+0xea>
      if (attr->name != NULL) {
 804235e:	687b      	ldr	r3, [r7, #4]
 8042360:	681b      	ldr	r3, [r3, #0]
 8042362:	2b00      	cmp	r3, #0
 8042364:	d002      	beq.n	804236c <osThreadNew+0x6c>
        name = attr->name;
 8042366:	687b      	ldr	r3, [r7, #4]
 8042368:	681b      	ldr	r3, [r3, #0]
 804236a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 804236c:	687b      	ldr	r3, [r7, #4]
 804236e:	699b      	ldr	r3, [r3, #24]
 8042370:	2b00      	cmp	r3, #0
 8042372:	d002      	beq.n	804237a <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8042374:	687b      	ldr	r3, [r7, #4]
 8042376:	699b      	ldr	r3, [r3, #24]
 8042378:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 804237a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 804237c:	2b00      	cmp	r3, #0
 804237e:	d008      	beq.n	8042392 <osThreadNew+0x92>
 8042380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042382:	2b38      	cmp	r3, #56	; 0x38
 8042384:	d805      	bhi.n	8042392 <osThreadNew+0x92>
 8042386:	687b      	ldr	r3, [r7, #4]
 8042388:	685b      	ldr	r3, [r3, #4]
 804238a:	f003 0301 	and.w	r3, r3, #1
 804238e:	2b00      	cmp	r3, #0
 8042390:	d001      	beq.n	8042396 <osThreadNew+0x96>
        return (NULL);
 8042392:	2300      	movs	r3, #0
 8042394:	e054      	b.n	8042440 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 8042396:	687b      	ldr	r3, [r7, #4]
 8042398:	695b      	ldr	r3, [r3, #20]
 804239a:	2b00      	cmp	r3, #0
 804239c:	d003      	beq.n	80423a6 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 804239e:	687b      	ldr	r3, [r7, #4]
 80423a0:	695b      	ldr	r3, [r3, #20]
 80423a2:	089b      	lsrs	r3, r3, #2
 80423a4:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80423a6:	687b      	ldr	r3, [r7, #4]
 80423a8:	689b      	ldr	r3, [r3, #8]
 80423aa:	2b00      	cmp	r3, #0
 80423ac:	d00e      	beq.n	80423cc <osThreadNew+0xcc>
 80423ae:	687b      	ldr	r3, [r7, #4]
 80423b0:	68db      	ldr	r3, [r3, #12]
 80423b2:	2b5b      	cmp	r3, #91	; 0x5b
 80423b4:	d90a      	bls.n	80423cc <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80423b6:	687b      	ldr	r3, [r7, #4]
 80423b8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80423ba:	2b00      	cmp	r3, #0
 80423bc:	d006      	beq.n	80423cc <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80423be:	687b      	ldr	r3, [r7, #4]
 80423c0:	695b      	ldr	r3, [r3, #20]
 80423c2:	2b00      	cmp	r3, #0
 80423c4:	d002      	beq.n	80423cc <osThreadNew+0xcc>
        mem = 1;
 80423c6:	2301      	movs	r3, #1
 80423c8:	623b      	str	r3, [r7, #32]
 80423ca:	e010      	b.n	80423ee <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80423cc:	687b      	ldr	r3, [r7, #4]
 80423ce:	689b      	ldr	r3, [r3, #8]
 80423d0:	2b00      	cmp	r3, #0
 80423d2:	d10c      	bne.n	80423ee <osThreadNew+0xee>
 80423d4:	687b      	ldr	r3, [r7, #4]
 80423d6:	68db      	ldr	r3, [r3, #12]
 80423d8:	2b00      	cmp	r3, #0
 80423da:	d108      	bne.n	80423ee <osThreadNew+0xee>
 80423dc:	687b      	ldr	r3, [r7, #4]
 80423de:	691b      	ldr	r3, [r3, #16]
 80423e0:	2b00      	cmp	r3, #0
 80423e2:	d104      	bne.n	80423ee <osThreadNew+0xee>
          mem = 0;
 80423e4:	2300      	movs	r3, #0
 80423e6:	623b      	str	r3, [r7, #32]
 80423e8:	e001      	b.n	80423ee <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 80423ea:	2300      	movs	r3, #0
 80423ec:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80423ee:	6a3b      	ldr	r3, [r7, #32]
 80423f0:	2b01      	cmp	r3, #1
 80423f2:	d110      	bne.n	8042416 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80423f4:	687b      	ldr	r3, [r7, #4]
 80423f6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80423f8:	687a      	ldr	r2, [r7, #4]
 80423fa:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80423fc:	9202      	str	r2, [sp, #8]
 80423fe:	9301      	str	r3, [sp, #4]
 8042400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042402:	9300      	str	r3, [sp, #0]
 8042404:	68bb      	ldr	r3, [r7, #8]
 8042406:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8042408:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 804240a:	68f8      	ldr	r0, [r7, #12]
 804240c:	f001 f92e 	bl	804366c <xTaskCreateStatic>
 8042410:	4603      	mov	r3, r0
 8042412:	613b      	str	r3, [r7, #16]
 8042414:	e013      	b.n	804243e <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 8042416:	6a3b      	ldr	r3, [r7, #32]
 8042418:	2b00      	cmp	r3, #0
 804241a:	d110      	bne.n	804243e <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 804241c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804241e:	b29a      	uxth	r2, r3
 8042420:	f107 0310 	add.w	r3, r7, #16
 8042424:	9301      	str	r3, [sp, #4]
 8042426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8042428:	9300      	str	r3, [sp, #0]
 804242a:	68bb      	ldr	r3, [r7, #8]
 804242c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 804242e:	68f8      	ldr	r0, [r7, #12]
 8042430:	f001 f95e 	bl	80436f0 <xTaskCreate>
 8042434:	4603      	mov	r3, r0
 8042436:	2b01      	cmp	r3, #1
 8042438:	d001      	beq.n	804243e <osThreadNew+0x13e>
          hTask = NULL;
 804243a:	2300      	movs	r3, #0
 804243c:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 804243e:	693b      	ldr	r3, [r7, #16]
}
 8042440:	4618      	mov	r0, r3
 8042442:	3730      	adds	r7, #48	; 0x30
 8042444:	46bd      	mov	sp, r7
 8042446:	bd80      	pop	{r7, pc}
 8042448:	20018044 	.word	0x20018044

0804244c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 804244c:	b580      	push	{r7, lr}
 804244e:	b086      	sub	sp, #24
 8042450:	af00      	add	r7, sp, #0
 8042452:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8042454:	f3ef 8305 	mrs	r3, IPSR
 8042458:	613b      	str	r3, [r7, #16]
  return(result);
 804245a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 804245c:	2b00      	cmp	r3, #0
 804245e:	d10f      	bne.n	8042480 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8042460:	f3ef 8310 	mrs	r3, PRIMASK
 8042464:	60fb      	str	r3, [r7, #12]
  return(result);
 8042466:	68fb      	ldr	r3, [r7, #12]
 8042468:	2b00      	cmp	r3, #0
 804246a:	d105      	bne.n	8042478 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 804246c:	f3ef 8311 	mrs	r3, BASEPRI
 8042470:	60bb      	str	r3, [r7, #8]
  return(result);
 8042472:	68bb      	ldr	r3, [r7, #8]
 8042474:	2b00      	cmp	r3, #0
 8042476:	d007      	beq.n	8042488 <osDelay+0x3c>
 8042478:	4b0a      	ldr	r3, [pc, #40]	; (80424a4 <osDelay+0x58>)
 804247a:	681b      	ldr	r3, [r3, #0]
 804247c:	2b02      	cmp	r3, #2
 804247e:	d103      	bne.n	8042488 <osDelay+0x3c>
    stat = osErrorISR;
 8042480:	f06f 0305 	mvn.w	r3, #5
 8042484:	617b      	str	r3, [r7, #20]
 8042486:	e007      	b.n	8042498 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8042488:	2300      	movs	r3, #0
 804248a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 804248c:	687b      	ldr	r3, [r7, #4]
 804248e:	2b00      	cmp	r3, #0
 8042490:	d002      	beq.n	8042498 <osDelay+0x4c>
      vTaskDelay(ticks);
 8042492:	6878      	ldr	r0, [r7, #4]
 8042494:	f001 fa62 	bl	804395c <vTaskDelay>
    }
  }

  return (stat);
 8042498:	697b      	ldr	r3, [r7, #20]
}
 804249a:	4618      	mov	r0, r3
 804249c:	3718      	adds	r7, #24
 804249e:	46bd      	mov	sp, r7
 80424a0:	bd80      	pop	{r7, pc}
 80424a2:	bf00      	nop
 80424a4:	20018044 	.word	0x20018044

080424a8 <vApplicationStackOverflowHook>:

/**
  Dummy implementation of the callback function vApplicationStackOverflowHook().
*/
#if (configCHECK_FOR_STACK_OVERFLOW > 0)
__WEAK void vApplicationStackOverflowHook (TaskHandle_t xTask, signed char *pcTaskName) {
 80424a8:	b480      	push	{r7}
 80424aa:	b083      	sub	sp, #12
 80424ac:	af00      	add	r7, sp, #0
 80424ae:	6078      	str	r0, [r7, #4]
 80424b0:	6039      	str	r1, [r7, #0]
  (void)xTask;
  (void)pcTaskName;
}
 80424b2:	bf00      	nop
 80424b4:	370c      	adds	r7, #12
 80424b6:	46bd      	mov	sp, r7
 80424b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80424bc:	4770      	bx	lr
	...

080424c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80424c0:	b480      	push	{r7}
 80424c2:	b085      	sub	sp, #20
 80424c4:	af00      	add	r7, sp, #0
 80424c6:	60f8      	str	r0, [r7, #12]
 80424c8:	60b9      	str	r1, [r7, #8]
 80424ca:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80424cc:	68fb      	ldr	r3, [r7, #12]
 80424ce:	4a07      	ldr	r2, [pc, #28]	; (80424ec <vApplicationGetIdleTaskMemory+0x2c>)
 80424d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80424d2:	68bb      	ldr	r3, [r7, #8]
 80424d4:	4a06      	ldr	r2, [pc, #24]	; (80424f0 <vApplicationGetIdleTaskMemory+0x30>)
 80424d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80424d8:	687b      	ldr	r3, [r7, #4]
 80424da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80424de:	601a      	str	r2, [r3, #0]
}
 80424e0:	bf00      	nop
 80424e2:	3714      	adds	r7, #20
 80424e4:	46bd      	mov	sp, r7
 80424e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80424ea:	4770      	bx	lr
 80424ec:	20018048 	.word	0x20018048
 80424f0:	200180a4 	.word	0x200180a4

080424f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80424f4:	b480      	push	{r7}
 80424f6:	b085      	sub	sp, #20
 80424f8:	af00      	add	r7, sp, #0
 80424fa:	60f8      	str	r0, [r7, #12]
 80424fc:	60b9      	str	r1, [r7, #8]
 80424fe:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8042500:	68fb      	ldr	r3, [r7, #12]
 8042502:	4a07      	ldr	r2, [pc, #28]	; (8042520 <vApplicationGetTimerTaskMemory+0x2c>)
 8042504:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8042506:	68bb      	ldr	r3, [r7, #8]
 8042508:	4a06      	ldr	r2, [pc, #24]	; (8042524 <vApplicationGetTimerTaskMemory+0x30>)
 804250a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 804250c:	687b      	ldr	r3, [r7, #4]
 804250e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8042512:	601a      	str	r2, [r3, #0]
}
 8042514:	bf00      	nop
 8042516:	3714      	adds	r7, #20
 8042518:	46bd      	mov	sp, r7
 804251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804251e:	4770      	bx	lr
 8042520:	200188a4 	.word	0x200188a4
 8042524:	20018900 	.word	0x20018900

08042528 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8042528:	b580      	push	{r7, lr}
 804252a:	b086      	sub	sp, #24
 804252c:	af00      	add	r7, sp, #0
 804252e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8042530:	2300      	movs	r3, #0
 8042532:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8042534:	f001 fa8a 	bl	8043a4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8042538:	4b4a      	ldr	r3, [pc, #296]	; (8042664 <pvPortMalloc+0x13c>)
 804253a:	681b      	ldr	r3, [r3, #0]
 804253c:	2b00      	cmp	r3, #0
 804253e:	d101      	bne.n	8042544 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8042540:	f000 f8e2 	bl	8042708 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8042544:	4b48      	ldr	r3, [pc, #288]	; (8042668 <pvPortMalloc+0x140>)
 8042546:	681a      	ldr	r2, [r3, #0]
 8042548:	687b      	ldr	r3, [r7, #4]
 804254a:	4013      	ands	r3, r2
 804254c:	2b00      	cmp	r3, #0
 804254e:	d17b      	bne.n	8042648 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8042550:	687b      	ldr	r3, [r7, #4]
 8042552:	2b00      	cmp	r3, #0
 8042554:	d014      	beq.n	8042580 <pvPortMalloc+0x58>
			{
				xWantedSize += xHeapStructSize;
 8042556:	2208      	movs	r2, #8
 8042558:	687b      	ldr	r3, [r7, #4]
 804255a:	4413      	add	r3, r2
 804255c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 804255e:	687b      	ldr	r3, [r7, #4]
 8042560:	f003 0307 	and.w	r3, r3, #7
 8042564:	2b00      	cmp	r3, #0
 8042566:	d00b      	beq.n	8042580 <pvPortMalloc+0x58>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8042568:	687b      	ldr	r3, [r7, #4]
 804256a:	f023 0307 	bic.w	r3, r3, #7
 804256e:	3308      	adds	r3, #8
 8042570:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8042572:	687b      	ldr	r3, [r7, #4]
 8042574:	f003 0307 	and.w	r3, r3, #7
 8042578:	2b00      	cmp	r3, #0
 804257a:	d001      	beq.n	8042580 <pvPortMalloc+0x58>
 804257c:	b672      	cpsid	i
 804257e:	e7fe      	b.n	804257e <pvPortMalloc+0x56>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8042580:	687b      	ldr	r3, [r7, #4]
 8042582:	2b00      	cmp	r3, #0
 8042584:	d060      	beq.n	8042648 <pvPortMalloc+0x120>
 8042586:	4b39      	ldr	r3, [pc, #228]	; (804266c <pvPortMalloc+0x144>)
 8042588:	681b      	ldr	r3, [r3, #0]
 804258a:	687a      	ldr	r2, [r7, #4]
 804258c:	429a      	cmp	r2, r3
 804258e:	d85b      	bhi.n	8042648 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8042590:	4b37      	ldr	r3, [pc, #220]	; (8042670 <pvPortMalloc+0x148>)
 8042592:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8042594:	4b36      	ldr	r3, [pc, #216]	; (8042670 <pvPortMalloc+0x148>)
 8042596:	681b      	ldr	r3, [r3, #0]
 8042598:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 804259a:	e004      	b.n	80425a6 <pvPortMalloc+0x7e>
				{
					pxPreviousBlock = pxBlock;
 804259c:	697b      	ldr	r3, [r7, #20]
 804259e:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80425a0:	697b      	ldr	r3, [r7, #20]
 80425a2:	681b      	ldr	r3, [r3, #0]
 80425a4:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80425a6:	697b      	ldr	r3, [r7, #20]
 80425a8:	685b      	ldr	r3, [r3, #4]
 80425aa:	687a      	ldr	r2, [r7, #4]
 80425ac:	429a      	cmp	r2, r3
 80425ae:	d903      	bls.n	80425b8 <pvPortMalloc+0x90>
 80425b0:	697b      	ldr	r3, [r7, #20]
 80425b2:	681b      	ldr	r3, [r3, #0]
 80425b4:	2b00      	cmp	r3, #0
 80425b6:	d1f1      	bne.n	804259c <pvPortMalloc+0x74>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80425b8:	4b2a      	ldr	r3, [pc, #168]	; (8042664 <pvPortMalloc+0x13c>)
 80425ba:	681b      	ldr	r3, [r3, #0]
 80425bc:	697a      	ldr	r2, [r7, #20]
 80425be:	429a      	cmp	r2, r3
 80425c0:	d042      	beq.n	8042648 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80425c2:	693b      	ldr	r3, [r7, #16]
 80425c4:	681b      	ldr	r3, [r3, #0]
 80425c6:	2208      	movs	r2, #8
 80425c8:	4413      	add	r3, r2
 80425ca:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80425cc:	697b      	ldr	r3, [r7, #20]
 80425ce:	681a      	ldr	r2, [r3, #0]
 80425d0:	693b      	ldr	r3, [r7, #16]
 80425d2:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80425d4:	697b      	ldr	r3, [r7, #20]
 80425d6:	685a      	ldr	r2, [r3, #4]
 80425d8:	687b      	ldr	r3, [r7, #4]
 80425da:	1ad2      	subs	r2, r2, r3
 80425dc:	2308      	movs	r3, #8
 80425de:	005b      	lsls	r3, r3, #1
 80425e0:	429a      	cmp	r2, r3
 80425e2:	d916      	bls.n	8042612 <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80425e4:	697a      	ldr	r2, [r7, #20]
 80425e6:	687b      	ldr	r3, [r7, #4]
 80425e8:	4413      	add	r3, r2
 80425ea:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80425ec:	68bb      	ldr	r3, [r7, #8]
 80425ee:	f003 0307 	and.w	r3, r3, #7
 80425f2:	2b00      	cmp	r3, #0
 80425f4:	d001      	beq.n	80425fa <pvPortMalloc+0xd2>
 80425f6:	b672      	cpsid	i
 80425f8:	e7fe      	b.n	80425f8 <pvPortMalloc+0xd0>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80425fa:	697b      	ldr	r3, [r7, #20]
 80425fc:	685a      	ldr	r2, [r3, #4]
 80425fe:	687b      	ldr	r3, [r7, #4]
 8042600:	1ad2      	subs	r2, r2, r3
 8042602:	68bb      	ldr	r3, [r7, #8]
 8042604:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8042606:	697b      	ldr	r3, [r7, #20]
 8042608:	687a      	ldr	r2, [r7, #4]
 804260a:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 804260c:	68b8      	ldr	r0, [r7, #8]
 804260e:	f000 f8dd 	bl	80427cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8042612:	4b16      	ldr	r3, [pc, #88]	; (804266c <pvPortMalloc+0x144>)
 8042614:	681a      	ldr	r2, [r3, #0]
 8042616:	697b      	ldr	r3, [r7, #20]
 8042618:	685b      	ldr	r3, [r3, #4]
 804261a:	1ad3      	subs	r3, r2, r3
 804261c:	4a13      	ldr	r2, [pc, #76]	; (804266c <pvPortMalloc+0x144>)
 804261e:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8042620:	4b12      	ldr	r3, [pc, #72]	; (804266c <pvPortMalloc+0x144>)
 8042622:	681a      	ldr	r2, [r3, #0]
 8042624:	4b13      	ldr	r3, [pc, #76]	; (8042674 <pvPortMalloc+0x14c>)
 8042626:	681b      	ldr	r3, [r3, #0]
 8042628:	429a      	cmp	r2, r3
 804262a:	d203      	bcs.n	8042634 <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 804262c:	4b0f      	ldr	r3, [pc, #60]	; (804266c <pvPortMalloc+0x144>)
 804262e:	681b      	ldr	r3, [r3, #0]
 8042630:	4a10      	ldr	r2, [pc, #64]	; (8042674 <pvPortMalloc+0x14c>)
 8042632:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8042634:	697b      	ldr	r3, [r7, #20]
 8042636:	685a      	ldr	r2, [r3, #4]
 8042638:	4b0b      	ldr	r3, [pc, #44]	; (8042668 <pvPortMalloc+0x140>)
 804263a:	681b      	ldr	r3, [r3, #0]
 804263c:	431a      	orrs	r2, r3
 804263e:	697b      	ldr	r3, [r7, #20]
 8042640:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8042642:	697b      	ldr	r3, [r7, #20]
 8042644:	2200      	movs	r2, #0
 8042646:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8042648:	f001 fa46 	bl	8043ad8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 804264c:	68fb      	ldr	r3, [r7, #12]
 804264e:	f003 0307 	and.w	r3, r3, #7
 8042652:	2b00      	cmp	r3, #0
 8042654:	d001      	beq.n	804265a <pvPortMalloc+0x132>
 8042656:	b672      	cpsid	i
 8042658:	e7fe      	b.n	8042658 <pvPortMalloc+0x130>
	return pvReturn;
 804265a:	68fb      	ldr	r3, [r7, #12]
}
 804265c:	4618      	mov	r0, r3
 804265e:	3718      	adds	r7, #24
 8042660:	46bd      	mov	sp, r7
 8042662:	bd80      	pop	{r7, pc}
 8042664:	2001b108 	.word	0x2001b108
 8042668:	2001b114 	.word	0x2001b114
 804266c:	2001b10c 	.word	0x2001b10c
 8042670:	2001b100 	.word	0x2001b100
 8042674:	2001b110 	.word	0x2001b110

08042678 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8042678:	b580      	push	{r7, lr}
 804267a:	b084      	sub	sp, #16
 804267c:	af00      	add	r7, sp, #0
 804267e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8042680:	687b      	ldr	r3, [r7, #4]
 8042682:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8042684:	687b      	ldr	r3, [r7, #4]
 8042686:	2b00      	cmp	r3, #0
 8042688:	d036      	beq.n	80426f8 <vPortFree+0x80>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 804268a:	2308      	movs	r3, #8
 804268c:	425b      	negs	r3, r3
 804268e:	68fa      	ldr	r2, [r7, #12]
 8042690:	4413      	add	r3, r2
 8042692:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8042694:	68fb      	ldr	r3, [r7, #12]
 8042696:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8042698:	68bb      	ldr	r3, [r7, #8]
 804269a:	685a      	ldr	r2, [r3, #4]
 804269c:	4b18      	ldr	r3, [pc, #96]	; (8042700 <vPortFree+0x88>)
 804269e:	681b      	ldr	r3, [r3, #0]
 80426a0:	4013      	ands	r3, r2
 80426a2:	2b00      	cmp	r3, #0
 80426a4:	d101      	bne.n	80426aa <vPortFree+0x32>
 80426a6:	b672      	cpsid	i
 80426a8:	e7fe      	b.n	80426a8 <vPortFree+0x30>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80426aa:	68bb      	ldr	r3, [r7, #8]
 80426ac:	681b      	ldr	r3, [r3, #0]
 80426ae:	2b00      	cmp	r3, #0
 80426b0:	d001      	beq.n	80426b6 <vPortFree+0x3e>
 80426b2:	b672      	cpsid	i
 80426b4:	e7fe      	b.n	80426b4 <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80426b6:	68bb      	ldr	r3, [r7, #8]
 80426b8:	685a      	ldr	r2, [r3, #4]
 80426ba:	4b11      	ldr	r3, [pc, #68]	; (8042700 <vPortFree+0x88>)
 80426bc:	681b      	ldr	r3, [r3, #0]
 80426be:	4013      	ands	r3, r2
 80426c0:	2b00      	cmp	r3, #0
 80426c2:	d019      	beq.n	80426f8 <vPortFree+0x80>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80426c4:	68bb      	ldr	r3, [r7, #8]
 80426c6:	681b      	ldr	r3, [r3, #0]
 80426c8:	2b00      	cmp	r3, #0
 80426ca:	d115      	bne.n	80426f8 <vPortFree+0x80>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80426cc:	68bb      	ldr	r3, [r7, #8]
 80426ce:	685a      	ldr	r2, [r3, #4]
 80426d0:	4b0b      	ldr	r3, [pc, #44]	; (8042700 <vPortFree+0x88>)
 80426d2:	681b      	ldr	r3, [r3, #0]
 80426d4:	43db      	mvns	r3, r3
 80426d6:	401a      	ands	r2, r3
 80426d8:	68bb      	ldr	r3, [r7, #8]
 80426da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80426dc:	f001 f9b6 	bl	8043a4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80426e0:	68bb      	ldr	r3, [r7, #8]
 80426e2:	685a      	ldr	r2, [r3, #4]
 80426e4:	4b07      	ldr	r3, [pc, #28]	; (8042704 <vPortFree+0x8c>)
 80426e6:	681b      	ldr	r3, [r3, #0]
 80426e8:	4413      	add	r3, r2
 80426ea:	4a06      	ldr	r2, [pc, #24]	; (8042704 <vPortFree+0x8c>)
 80426ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80426ee:	68b8      	ldr	r0, [r7, #8]
 80426f0:	f000 f86c 	bl	80427cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80426f4:	f001 f9f0 	bl	8043ad8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80426f8:	bf00      	nop
 80426fa:	3710      	adds	r7, #16
 80426fc:	46bd      	mov	sp, r7
 80426fe:	bd80      	pop	{r7, pc}
 8042700:	2001b114 	.word	0x2001b114
 8042704:	2001b10c 	.word	0x2001b10c

08042708 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8042708:	b480      	push	{r7}
 804270a:	b085      	sub	sp, #20
 804270c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 804270e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8042712:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8042714:	4b27      	ldr	r3, [pc, #156]	; (80427b4 <prvHeapInit+0xac>)
 8042716:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8042718:	68fb      	ldr	r3, [r7, #12]
 804271a:	f003 0307 	and.w	r3, r3, #7
 804271e:	2b00      	cmp	r3, #0
 8042720:	d00c      	beq.n	804273c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8042722:	68fb      	ldr	r3, [r7, #12]
 8042724:	3307      	adds	r3, #7
 8042726:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8042728:	68fb      	ldr	r3, [r7, #12]
 804272a:	f023 0307 	bic.w	r3, r3, #7
 804272e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8042730:	68ba      	ldr	r2, [r7, #8]
 8042732:	68fb      	ldr	r3, [r7, #12]
 8042734:	1ad3      	subs	r3, r2, r3
 8042736:	4a1f      	ldr	r2, [pc, #124]	; (80427b4 <prvHeapInit+0xac>)
 8042738:	4413      	add	r3, r2
 804273a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 804273c:	68fb      	ldr	r3, [r7, #12]
 804273e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8042740:	4a1d      	ldr	r2, [pc, #116]	; (80427b8 <prvHeapInit+0xb0>)
 8042742:	687b      	ldr	r3, [r7, #4]
 8042744:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8042746:	4b1c      	ldr	r3, [pc, #112]	; (80427b8 <prvHeapInit+0xb0>)
 8042748:	2200      	movs	r2, #0
 804274a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 804274c:	687b      	ldr	r3, [r7, #4]
 804274e:	68ba      	ldr	r2, [r7, #8]
 8042750:	4413      	add	r3, r2
 8042752:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8042754:	2208      	movs	r2, #8
 8042756:	68fb      	ldr	r3, [r7, #12]
 8042758:	1a9b      	subs	r3, r3, r2
 804275a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 804275c:	68fb      	ldr	r3, [r7, #12]
 804275e:	f023 0307 	bic.w	r3, r3, #7
 8042762:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8042764:	68fb      	ldr	r3, [r7, #12]
 8042766:	4a15      	ldr	r2, [pc, #84]	; (80427bc <prvHeapInit+0xb4>)
 8042768:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 804276a:	4b14      	ldr	r3, [pc, #80]	; (80427bc <prvHeapInit+0xb4>)
 804276c:	681b      	ldr	r3, [r3, #0]
 804276e:	2200      	movs	r2, #0
 8042770:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8042772:	4b12      	ldr	r3, [pc, #72]	; (80427bc <prvHeapInit+0xb4>)
 8042774:	681b      	ldr	r3, [r3, #0]
 8042776:	2200      	movs	r2, #0
 8042778:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 804277a:	687b      	ldr	r3, [r7, #4]
 804277c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 804277e:	683b      	ldr	r3, [r7, #0]
 8042780:	68fa      	ldr	r2, [r7, #12]
 8042782:	1ad2      	subs	r2, r2, r3
 8042784:	683b      	ldr	r3, [r7, #0]
 8042786:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8042788:	4b0c      	ldr	r3, [pc, #48]	; (80427bc <prvHeapInit+0xb4>)
 804278a:	681a      	ldr	r2, [r3, #0]
 804278c:	683b      	ldr	r3, [r7, #0]
 804278e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8042790:	683b      	ldr	r3, [r7, #0]
 8042792:	685b      	ldr	r3, [r3, #4]
 8042794:	4a0a      	ldr	r2, [pc, #40]	; (80427c0 <prvHeapInit+0xb8>)
 8042796:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8042798:	683b      	ldr	r3, [r7, #0]
 804279a:	685b      	ldr	r3, [r3, #4]
 804279c:	4a09      	ldr	r2, [pc, #36]	; (80427c4 <prvHeapInit+0xbc>)
 804279e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80427a0:	4b09      	ldr	r3, [pc, #36]	; (80427c8 <prvHeapInit+0xc0>)
 80427a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80427a6:	601a      	str	r2, [r3, #0]
}
 80427a8:	bf00      	nop
 80427aa:	3714      	adds	r7, #20
 80427ac:	46bd      	mov	sp, r7
 80427ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80427b2:	4770      	bx	lr
 80427b4:	20019100 	.word	0x20019100
 80427b8:	2001b100 	.word	0x2001b100
 80427bc:	2001b108 	.word	0x2001b108
 80427c0:	2001b110 	.word	0x2001b110
 80427c4:	2001b10c 	.word	0x2001b10c
 80427c8:	2001b114 	.word	0x2001b114

080427cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80427cc:	b480      	push	{r7}
 80427ce:	b085      	sub	sp, #20
 80427d0:	af00      	add	r7, sp, #0
 80427d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80427d4:	4b28      	ldr	r3, [pc, #160]	; (8042878 <prvInsertBlockIntoFreeList+0xac>)
 80427d6:	60fb      	str	r3, [r7, #12]
 80427d8:	e002      	b.n	80427e0 <prvInsertBlockIntoFreeList+0x14>
 80427da:	68fb      	ldr	r3, [r7, #12]
 80427dc:	681b      	ldr	r3, [r3, #0]
 80427de:	60fb      	str	r3, [r7, #12]
 80427e0:	68fb      	ldr	r3, [r7, #12]
 80427e2:	681b      	ldr	r3, [r3, #0]
 80427e4:	687a      	ldr	r2, [r7, #4]
 80427e6:	429a      	cmp	r2, r3
 80427e8:	d8f7      	bhi.n	80427da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80427ea:	68fb      	ldr	r3, [r7, #12]
 80427ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80427ee:	68fb      	ldr	r3, [r7, #12]
 80427f0:	685b      	ldr	r3, [r3, #4]
 80427f2:	68ba      	ldr	r2, [r7, #8]
 80427f4:	4413      	add	r3, r2
 80427f6:	687a      	ldr	r2, [r7, #4]
 80427f8:	429a      	cmp	r2, r3
 80427fa:	d108      	bne.n	804280e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80427fc:	68fb      	ldr	r3, [r7, #12]
 80427fe:	685a      	ldr	r2, [r3, #4]
 8042800:	687b      	ldr	r3, [r7, #4]
 8042802:	685b      	ldr	r3, [r3, #4]
 8042804:	441a      	add	r2, r3
 8042806:	68fb      	ldr	r3, [r7, #12]
 8042808:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 804280a:	68fb      	ldr	r3, [r7, #12]
 804280c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 804280e:	687b      	ldr	r3, [r7, #4]
 8042810:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8042812:	687b      	ldr	r3, [r7, #4]
 8042814:	685b      	ldr	r3, [r3, #4]
 8042816:	68ba      	ldr	r2, [r7, #8]
 8042818:	441a      	add	r2, r3
 804281a:	68fb      	ldr	r3, [r7, #12]
 804281c:	681b      	ldr	r3, [r3, #0]
 804281e:	429a      	cmp	r2, r3
 8042820:	d118      	bne.n	8042854 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8042822:	68fb      	ldr	r3, [r7, #12]
 8042824:	681a      	ldr	r2, [r3, #0]
 8042826:	4b15      	ldr	r3, [pc, #84]	; (804287c <prvInsertBlockIntoFreeList+0xb0>)
 8042828:	681b      	ldr	r3, [r3, #0]
 804282a:	429a      	cmp	r2, r3
 804282c:	d00d      	beq.n	804284a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 804282e:	687b      	ldr	r3, [r7, #4]
 8042830:	685a      	ldr	r2, [r3, #4]
 8042832:	68fb      	ldr	r3, [r7, #12]
 8042834:	681b      	ldr	r3, [r3, #0]
 8042836:	685b      	ldr	r3, [r3, #4]
 8042838:	441a      	add	r2, r3
 804283a:	687b      	ldr	r3, [r7, #4]
 804283c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 804283e:	68fb      	ldr	r3, [r7, #12]
 8042840:	681b      	ldr	r3, [r3, #0]
 8042842:	681a      	ldr	r2, [r3, #0]
 8042844:	687b      	ldr	r3, [r7, #4]
 8042846:	601a      	str	r2, [r3, #0]
 8042848:	e008      	b.n	804285c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 804284a:	4b0c      	ldr	r3, [pc, #48]	; (804287c <prvInsertBlockIntoFreeList+0xb0>)
 804284c:	681a      	ldr	r2, [r3, #0]
 804284e:	687b      	ldr	r3, [r7, #4]
 8042850:	601a      	str	r2, [r3, #0]
 8042852:	e003      	b.n	804285c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8042854:	68fb      	ldr	r3, [r7, #12]
 8042856:	681a      	ldr	r2, [r3, #0]
 8042858:	687b      	ldr	r3, [r7, #4]
 804285a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 804285c:	68fa      	ldr	r2, [r7, #12]
 804285e:	687b      	ldr	r3, [r7, #4]
 8042860:	429a      	cmp	r2, r3
 8042862:	d002      	beq.n	804286a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8042864:	68fb      	ldr	r3, [r7, #12]
 8042866:	687a      	ldr	r2, [r7, #4]
 8042868:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 804286a:	bf00      	nop
 804286c:	3714      	adds	r7, #20
 804286e:	46bd      	mov	sp, r7
 8042870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042874:	4770      	bx	lr
 8042876:	bf00      	nop
 8042878:	2001b100 	.word	0x2001b100
 804287c:	2001b108 	.word	0x2001b108

08042880 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8042880:	b480      	push	{r7}
 8042882:	b083      	sub	sp, #12
 8042884:	af00      	add	r7, sp, #0
 8042886:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8042888:	687b      	ldr	r3, [r7, #4]
 804288a:	f103 0208 	add.w	r2, r3, #8
 804288e:	687b      	ldr	r3, [r7, #4]
 8042890:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8042892:	687b      	ldr	r3, [r7, #4]
 8042894:	f04f 32ff 	mov.w	r2, #4294967295
 8042898:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 804289a:	687b      	ldr	r3, [r7, #4]
 804289c:	f103 0208 	add.w	r2, r3, #8
 80428a0:	687b      	ldr	r3, [r7, #4]
 80428a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80428a4:	687b      	ldr	r3, [r7, #4]
 80428a6:	f103 0208 	add.w	r2, r3, #8
 80428aa:	687b      	ldr	r3, [r7, #4]
 80428ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80428ae:	687b      	ldr	r3, [r7, #4]
 80428b0:	2200      	movs	r2, #0
 80428b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80428b4:	bf00      	nop
 80428b6:	370c      	adds	r7, #12
 80428b8:	46bd      	mov	sp, r7
 80428ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80428be:	4770      	bx	lr

080428c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80428c0:	b480      	push	{r7}
 80428c2:	b083      	sub	sp, #12
 80428c4:	af00      	add	r7, sp, #0
 80428c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80428c8:	687b      	ldr	r3, [r7, #4]
 80428ca:	2200      	movs	r2, #0
 80428cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80428ce:	bf00      	nop
 80428d0:	370c      	adds	r7, #12
 80428d2:	46bd      	mov	sp, r7
 80428d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80428d8:	4770      	bx	lr

080428da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80428da:	b480      	push	{r7}
 80428dc:	b085      	sub	sp, #20
 80428de:	af00      	add	r7, sp, #0
 80428e0:	6078      	str	r0, [r7, #4]
 80428e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80428e4:	687b      	ldr	r3, [r7, #4]
 80428e6:	685b      	ldr	r3, [r3, #4]
 80428e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80428ea:	683b      	ldr	r3, [r7, #0]
 80428ec:	68fa      	ldr	r2, [r7, #12]
 80428ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80428f0:	68fb      	ldr	r3, [r7, #12]
 80428f2:	689a      	ldr	r2, [r3, #8]
 80428f4:	683b      	ldr	r3, [r7, #0]
 80428f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80428f8:	68fb      	ldr	r3, [r7, #12]
 80428fa:	689b      	ldr	r3, [r3, #8]
 80428fc:	683a      	ldr	r2, [r7, #0]
 80428fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8042900:	68fb      	ldr	r3, [r7, #12]
 8042902:	683a      	ldr	r2, [r7, #0]
 8042904:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8042906:	683b      	ldr	r3, [r7, #0]
 8042908:	687a      	ldr	r2, [r7, #4]
 804290a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 804290c:	687b      	ldr	r3, [r7, #4]
 804290e:	681b      	ldr	r3, [r3, #0]
 8042910:	1c5a      	adds	r2, r3, #1
 8042912:	687b      	ldr	r3, [r7, #4]
 8042914:	601a      	str	r2, [r3, #0]
}
 8042916:	bf00      	nop
 8042918:	3714      	adds	r7, #20
 804291a:	46bd      	mov	sp, r7
 804291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042920:	4770      	bx	lr

08042922 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8042922:	b480      	push	{r7}
 8042924:	b085      	sub	sp, #20
 8042926:	af00      	add	r7, sp, #0
 8042928:	6078      	str	r0, [r7, #4]
 804292a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 804292c:	683b      	ldr	r3, [r7, #0]
 804292e:	681b      	ldr	r3, [r3, #0]
 8042930:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8042932:	68bb      	ldr	r3, [r7, #8]
 8042934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042938:	d103      	bne.n	8042942 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 804293a:	687b      	ldr	r3, [r7, #4]
 804293c:	691b      	ldr	r3, [r3, #16]
 804293e:	60fb      	str	r3, [r7, #12]
 8042940:	e00c      	b.n	804295c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8042942:	687b      	ldr	r3, [r7, #4]
 8042944:	3308      	adds	r3, #8
 8042946:	60fb      	str	r3, [r7, #12]
 8042948:	e002      	b.n	8042950 <vListInsert+0x2e>
 804294a:	68fb      	ldr	r3, [r7, #12]
 804294c:	685b      	ldr	r3, [r3, #4]
 804294e:	60fb      	str	r3, [r7, #12]
 8042950:	68fb      	ldr	r3, [r7, #12]
 8042952:	685b      	ldr	r3, [r3, #4]
 8042954:	681b      	ldr	r3, [r3, #0]
 8042956:	68ba      	ldr	r2, [r7, #8]
 8042958:	429a      	cmp	r2, r3
 804295a:	d2f6      	bcs.n	804294a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 804295c:	68fb      	ldr	r3, [r7, #12]
 804295e:	685a      	ldr	r2, [r3, #4]
 8042960:	683b      	ldr	r3, [r7, #0]
 8042962:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8042964:	683b      	ldr	r3, [r7, #0]
 8042966:	685b      	ldr	r3, [r3, #4]
 8042968:	683a      	ldr	r2, [r7, #0]
 804296a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 804296c:	683b      	ldr	r3, [r7, #0]
 804296e:	68fa      	ldr	r2, [r7, #12]
 8042970:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8042972:	68fb      	ldr	r3, [r7, #12]
 8042974:	683a      	ldr	r2, [r7, #0]
 8042976:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8042978:	683b      	ldr	r3, [r7, #0]
 804297a:	687a      	ldr	r2, [r7, #4]
 804297c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 804297e:	687b      	ldr	r3, [r7, #4]
 8042980:	681b      	ldr	r3, [r3, #0]
 8042982:	1c5a      	adds	r2, r3, #1
 8042984:	687b      	ldr	r3, [r7, #4]
 8042986:	601a      	str	r2, [r3, #0]
}
 8042988:	bf00      	nop
 804298a:	3714      	adds	r7, #20
 804298c:	46bd      	mov	sp, r7
 804298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042992:	4770      	bx	lr

08042994 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8042994:	b480      	push	{r7}
 8042996:	b085      	sub	sp, #20
 8042998:	af00      	add	r7, sp, #0
 804299a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 804299c:	687b      	ldr	r3, [r7, #4]
 804299e:	691b      	ldr	r3, [r3, #16]
 80429a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80429a2:	687b      	ldr	r3, [r7, #4]
 80429a4:	685b      	ldr	r3, [r3, #4]
 80429a6:	687a      	ldr	r2, [r7, #4]
 80429a8:	6892      	ldr	r2, [r2, #8]
 80429aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80429ac:	687b      	ldr	r3, [r7, #4]
 80429ae:	689b      	ldr	r3, [r3, #8]
 80429b0:	687a      	ldr	r2, [r7, #4]
 80429b2:	6852      	ldr	r2, [r2, #4]
 80429b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80429b6:	68fb      	ldr	r3, [r7, #12]
 80429b8:	685b      	ldr	r3, [r3, #4]
 80429ba:	687a      	ldr	r2, [r7, #4]
 80429bc:	429a      	cmp	r2, r3
 80429be:	d103      	bne.n	80429c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80429c0:	687b      	ldr	r3, [r7, #4]
 80429c2:	689a      	ldr	r2, [r3, #8]
 80429c4:	68fb      	ldr	r3, [r7, #12]
 80429c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80429c8:	687b      	ldr	r3, [r7, #4]
 80429ca:	2200      	movs	r2, #0
 80429cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80429ce:	68fb      	ldr	r3, [r7, #12]
 80429d0:	681b      	ldr	r3, [r3, #0]
 80429d2:	1e5a      	subs	r2, r3, #1
 80429d4:	68fb      	ldr	r3, [r7, #12]
 80429d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80429d8:	68fb      	ldr	r3, [r7, #12]
 80429da:	681b      	ldr	r3, [r3, #0]
}
 80429dc:	4618      	mov	r0, r3
 80429de:	3714      	adds	r7, #20
 80429e0:	46bd      	mov	sp, r7
 80429e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80429e6:	4770      	bx	lr

080429e8 <prvSetupTimerInterrupt>:
	portDONT_DISCARD volatile SecureContextHandle_t xSecureContext = portNO_SECURE_CONTEXT;
#endif /* configENABLE_TRUSTZONE */
/*-----------------------------------------------------------*/

static void prvSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 80429e8:	b480      	push	{r7}
 80429ea:	af00      	add	r7, sp, #0
	/* Stop and reset the SysTick. */
	*( portNVIC_SYSTICK_CTRL ) = 0UL;
 80429ec:	4b0b      	ldr	r3, [pc, #44]	; (8042a1c <prvSetupTimerInterrupt+0x34>)
 80429ee:	2200      	movs	r2, #0
 80429f0:	601a      	str	r2, [r3, #0]
	*( portNVIC_SYSTICK_CURRENT_VALUE ) = 0UL;
 80429f2:	4b0b      	ldr	r3, [pc, #44]	; (8042a20 <prvSetupTimerInterrupt+0x38>)
 80429f4:	2200      	movs	r2, #0
 80429f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	*( portNVIC_SYSTICK_LOAD ) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80429f8:	4b0a      	ldr	r3, [pc, #40]	; (8042a24 <prvSetupTimerInterrupt+0x3c>)
 80429fa:	681b      	ldr	r3, [r3, #0]
 80429fc:	4a0a      	ldr	r2, [pc, #40]	; (8042a28 <prvSetupTimerInterrupt+0x40>)
 80429fe:	fba2 2303 	umull	r2, r3, r2, r3
 8042a02:	099b      	lsrs	r3, r3, #6
 8042a04:	4a09      	ldr	r2, [pc, #36]	; (8042a2c <prvSetupTimerInterrupt+0x44>)
 8042a06:	3b01      	subs	r3, #1
 8042a08:	6013      	str	r3, [r2, #0]
	*( portNVIC_SYSTICK_CTRL ) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8042a0a:	4b04      	ldr	r3, [pc, #16]	; (8042a1c <prvSetupTimerInterrupt+0x34>)
 8042a0c:	2207      	movs	r2, #7
 8042a0e:	601a      	str	r2, [r3, #0]
}
 8042a10:	bf00      	nop
 8042a12:	46bd      	mov	sp, r7
 8042a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a18:	4770      	bx	lr
 8042a1a:	bf00      	nop
 8042a1c:	e000e010 	.word	0xe000e010
 8042a20:	e000e018 	.word	0xe000e018
 8042a24:	20018014 	.word	0x20018014
 8042a28:	10624dd3 	.word	0x10624dd3
 8042a2c:	e000e014 	.word	0xe000e014

08042a30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8042a30:	b480      	push	{r7}
 8042a32:	b083      	sub	sp, #12
 8042a34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8042a36:	2300      	movs	r3, #0
 8042a38:	607b      	str	r3, [r7, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 8042a3a:	4b09      	ldr	r3, [pc, #36]	; (8042a60 <prvTaskExitError+0x30>)
 8042a3c:	681b      	ldr	r3, [r3, #0]
 8042a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042a42:	d001      	beq.n	8042a48 <prvTaskExitError+0x18>
 8042a44:	b672      	cpsid	i
 8042a46:	e7fe      	b.n	8042a46 <prvTaskExitError+0x16>
	portDISABLE_INTERRUPTS();
 8042a48:	b672      	cpsid	i

	while( ulDummy == 0 )
 8042a4a:	bf00      	nop
 8042a4c:	687b      	ldr	r3, [r7, #4]
 8042a4e:	2b00      	cmp	r3, #0
 8042a50:	d0fc      	beq.n	8042a4c <prvTaskExitError+0x1c>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 8042a52:	bf00      	nop
 8042a54:	370c      	adds	r7, #12
 8042a56:	46bd      	mov	sp, r7
 8042a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a5c:	4770      	bx	lr
 8042a5e:	bf00      	nop
 8042a60:	20018020 	.word	0x20018020

08042a64 <vPortYield>:
	}
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8042a64:	b480      	push	{r7}
 8042a66:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8042a68:	4b06      	ldr	r3, [pc, #24]	; (8042a84 <vPortYield+0x20>)
 8042a6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8042a6e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8042a70:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8042a74:	f3bf 8f6f 	isb	sy
}
 8042a78:	bf00      	nop
 8042a7a:	46bd      	mov	sp, r7
 8042a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a80:	4770      	bx	lr
 8042a82:	bf00      	nop
 8042a84:	e000ed04 	.word	0xe000ed04

08042a88 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8042a88:	b480      	push	{r7}
 8042a8a:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8042a8c:	b672      	cpsid	i
	ulCriticalNesting++;
 8042a8e:	4b07      	ldr	r3, [pc, #28]	; (8042aac <vPortEnterCritical+0x24>)
 8042a90:	681b      	ldr	r3, [r3, #0]
 8042a92:	3301      	adds	r3, #1
 8042a94:	4a05      	ldr	r2, [pc, #20]	; (8042aac <vPortEnterCritical+0x24>)
 8042a96:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8042a98:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8042a9c:	f3bf 8f6f 	isb	sy
}
 8042aa0:	bf00      	nop
 8042aa2:	46bd      	mov	sp, r7
 8042aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042aa8:	4770      	bx	lr
 8042aaa:	bf00      	nop
 8042aac:	20018020 	.word	0x20018020

08042ab0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8042ab0:	b480      	push	{r7}
 8042ab2:	af00      	add	r7, sp, #0
	configASSERT( ulCriticalNesting );
 8042ab4:	4b0a      	ldr	r3, [pc, #40]	; (8042ae0 <vPortExitCritical+0x30>)
 8042ab6:	681b      	ldr	r3, [r3, #0]
 8042ab8:	2b00      	cmp	r3, #0
 8042aba:	d101      	bne.n	8042ac0 <vPortExitCritical+0x10>
 8042abc:	b672      	cpsid	i
 8042abe:	e7fe      	b.n	8042abe <vPortExitCritical+0xe>
	ulCriticalNesting--;
 8042ac0:	4b07      	ldr	r3, [pc, #28]	; (8042ae0 <vPortExitCritical+0x30>)
 8042ac2:	681b      	ldr	r3, [r3, #0]
 8042ac4:	3b01      	subs	r3, #1
 8042ac6:	4a06      	ldr	r2, [pc, #24]	; (8042ae0 <vPortExitCritical+0x30>)
 8042ac8:	6013      	str	r3, [r2, #0]

	if( ulCriticalNesting == 0 )
 8042aca:	4b05      	ldr	r3, [pc, #20]	; (8042ae0 <vPortExitCritical+0x30>)
 8042acc:	681b      	ldr	r3, [r3, #0]
 8042ace:	2b00      	cmp	r3, #0
 8042ad0:	d100      	bne.n	8042ad4 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8042ad2:	b662      	cpsie	i
	}
}
 8042ad4:	bf00      	nop
 8042ad6:	46bd      	mov	sp, r7
 8042ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042adc:	4770      	bx	lr
 8042ade:	bf00      	nop
 8042ae0:	20018020 	.word	0x20018020

08042ae4 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8042ae4:	b580      	push	{r7, lr}
 8042ae6:	b082      	sub	sp, #8
 8042ae8:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8042aea:	f000 f935 	bl	8042d58 <ulSetInterruptMaskFromISR>
 8042aee:	6078      	str	r0, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8042af0:	f001 f88e 	bl	8043c10 <xTaskIncrementTick>
 8042af4:	4603      	mov	r3, r0
 8042af6:	2b00      	cmp	r3, #0
 8042af8:	d003      	beq.n	8042b02 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8042afa:	4b05      	ldr	r3, [pc, #20]	; (8042b10 <SysTick_Handler+0x2c>)
 8042afc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8042b00:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8042b02:	6878      	ldr	r0, [r7, #4]
 8042b04:	f000 f92e 	bl	8042d64 <vClearInterruptMaskFromISR>
}
 8042b08:	bf00      	nop
 8042b0a:	3708      	adds	r7, #8
 8042b0c:	46bd      	mov	sp, r7
 8042b0e:	bd80      	pop	{r7, pc}
 8042b10:	e000ed04 	.word	0xe000ed04

08042b14 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8042b14:	b580      	push	{r7, lr}
 8042b16:	b086      	sub	sp, #24
 8042b18:	af00      	add	r7, sp, #0
 8042b1a:	6078      	str	r0, [r7, #4]
#endif /* configENABLE_TRUSTZONE */
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
 8042b1c:	687b      	ldr	r3, [r7, #4]
 8042b1e:	699b      	ldr	r3, [r3, #24]
 8042b20:	617b      	str	r3, [r7, #20]
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 8042b22:	697b      	ldr	r3, [r7, #20]
 8042b24:	3b02      	subs	r3, #2
 8042b26:	781b      	ldrb	r3, [r3, #0]
 8042b28:	74fb      	strb	r3, [r7, #19]

	switch( ucSVCNumber )
 8042b2a:	7cfb      	ldrb	r3, [r7, #19]
 8042b2c:	2b01      	cmp	r3, #1
 8042b2e:	d018      	beq.n	8042b62 <vPortSVCHandler_C+0x4e>
 8042b30:	2b02      	cmp	r3, #2
 8042b32:	d01e      	beq.n	8042b72 <vPortSVCHandler_C+0x5e>
 8042b34:	2b00      	cmp	r3, #0
 8042b36:	d123      	bne.n	8042b80 <vPortSVCHandler_C+0x6c>
		#if( configENABLE_TRUSTZONE == 1 )
			case portSVC_ALLOCATE_SECURE_CONTEXT:
			{
				/* R0 contains the stack size passed as parameter to the
				 * vPortAllocateSecureContext function. */
				ulR0 = pulCallerStackAddress[ 0 ];
 8042b38:	687b      	ldr	r3, [r7, #4]
 8042b3a:	681b      	ldr	r3, [r3, #0]
 8042b3c:	60fb      	str	r3, [r7, #12]
					xSecureContext = SecureContext_AllocateContext( ulR0, ulIsTaskPrivileged );
				}
				#else
				{
					/* Allocate and load a context for the secure task. */
					xSecureContext = SecureContext_AllocateContext( ulR0 );
 8042b3e:	68f8      	ldr	r0, [r7, #12]
 8042b40:	f001 ffca 	bl	8044ad8 <__SecureContext_AllocateContext_veneer>
 8042b44:	4602      	mov	r2, r0
 8042b46:	4b11      	ldr	r3, [pc, #68]	; (8042b8c <vPortSVCHandler_C+0x78>)
 8042b48:	601a      	str	r2, [r3, #0]
				}
				#endif /* configENABLE_MPU */

				configASSERT( xSecureContext != NULL );
 8042b4a:	4b10      	ldr	r3, [pc, #64]	; (8042b8c <vPortSVCHandler_C+0x78>)
 8042b4c:	681b      	ldr	r3, [r3, #0]
 8042b4e:	2b00      	cmp	r3, #0
 8042b50:	d101      	bne.n	8042b56 <vPortSVCHandler_C+0x42>
 8042b52:	b672      	cpsid	i
 8042b54:	e7fe      	b.n	8042b54 <vPortSVCHandler_C+0x40>
				SecureContext_LoadContext( xSecureContext );
 8042b56:	4b0d      	ldr	r3, [pc, #52]	; (8042b8c <vPortSVCHandler_C+0x78>)
 8042b58:	681b      	ldr	r3, [r3, #0]
 8042b5a:	4618      	mov	r0, r3
 8042b5c:	f001 ff94 	bl	8044a88 <__SecureContext_LoadContext_veneer>
			}
			break;
 8042b60:	e010      	b.n	8042b84 <vPortSVCHandler_C+0x70>

			case portSVC_FREE_SECURE_CONTEXT:
			{
				/* R0 contains the secure context handle to be freed. */
				ulR0 = pulCallerStackAddress[ 0 ];
 8042b62:	687b      	ldr	r3, [r7, #4]
 8042b64:	681b      	ldr	r3, [r3, #0]
 8042b66:	60fb      	str	r3, [r7, #12]

				/* Free the secure context. */
				SecureContext_FreeContext( ( SecureContextHandle_t ) ulR0 );
 8042b68:	68fb      	ldr	r3, [r7, #12]
 8042b6a:	4618      	mov	r0, r3
 8042b6c:	f001 ffa4 	bl	8044ab8 <__SecureContext_FreeContext_veneer>
			}
			break;
 8042b70:	e008      	b.n	8042b84 <vPortSVCHandler_C+0x70>
		{
			#if( configENABLE_TRUSTZONE == 1 )
			{
				/* De-prioritize the non-secure exceptions so that the
				 * non-secure pendSV runs at the lowest priority. */
				SecureInit_DePrioritizeNSExceptions();
 8042b72:	f001 ffc1 	bl	8044af8 <__SecureInit_DePrioritizeNSExceptions_veneer>

				/* Initialize the secure context management system. */
				SecureContext_Init();
 8042b76:	f001 ff7f 	bl	8044a78 <__SecureContext_Init_veneer>
			}
			#endif /* configENABLE_FPU */

			/* Setup the context of the first task so that the first task starts
			 * executing. */
			vRestoreContextOfFirstTask();
 8042b7a:	f000 f8b9 	bl	8042cf0 <vRestoreContextOfFirstTask>
		}
		break;
 8042b7e:	e001      	b.n	8042b84 <vPortSVCHandler_C+0x70>
		#endif /* configENABLE_MPU */

		default:
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
 8042b80:	b672      	cpsid	i
 8042b82:	e7fe      	b.n	8042b82 <vPortSVCHandler_C+0x6e>
		}
	}
}
 8042b84:	bf00      	nop
 8042b86:	3718      	adds	r7, #24
 8042b88:	46bd      	mov	sp, r7
 8042b8a:	bd80      	pop	{r7, pc}
 8042b8c:	2001b118 	.word	0x2001b118

08042b90 <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 8042b90:	b480      	push	{r7}
 8042b92:	b085      	sub	sp, #20
 8042b94:	af00      	add	r7, sp, #0
 8042b96:	60f8      	str	r0, [r7, #12]
 8042b98:	60b9      	str	r1, [r7, #8]
 8042b9a:	607a      	str	r2, [r7, #4]
 8042b9c:	603b      	str	r3, [r7, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8042b9e:	68fb      	ldr	r3, [r7, #12]
 8042ba0:	3b04      	subs	r3, #4
 8042ba2:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 8042ba4:	68fb      	ldr	r3, [r7, #12]
 8042ba6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8042baa:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042bac:	68fb      	ldr	r3, [r7, #12]
 8042bae:	3b04      	subs	r3, #4
 8042bb0:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 8042bb2:	687a      	ldr	r2, [r7, #4]
 8042bb4:	68fb      	ldr	r3, [r7, #12]
 8042bb6:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042bb8:	68fb      	ldr	r3, [r7, #12]
 8042bba:	3b04      	subs	r3, #4
 8042bbc:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8042bbe:	4a3b      	ldr	r2, [pc, #236]	; (8042cac <pxPortInitialiseStack+0x11c>)
 8042bc0:	68fb      	ldr	r3, [r7, #12]
 8042bc2:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042bc4:	68fb      	ldr	r3, [r7, #12]
 8042bc6:	3b04      	subs	r3, #4
 8042bc8:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
 8042bca:	68fb      	ldr	r3, [r7, #12]
 8042bcc:	f04f 3212 	mov.w	r2, #303174162	; 0x12121212
 8042bd0:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042bd2:	68fb      	ldr	r3, [r7, #12]
 8042bd4:	3b04      	subs	r3, #4
 8042bd6:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8042bd8:	68fb      	ldr	r3, [r7, #12]
 8042bda:	f04f 3203 	mov.w	r2, #50529027	; 0x3030303
 8042bde:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042be0:	68fb      	ldr	r3, [r7, #12]
 8042be2:	3b04      	subs	r3, #4
 8042be4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
 8042be6:	68fb      	ldr	r3, [r7, #12]
 8042be8:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
 8042bec:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042bee:	68fb      	ldr	r3, [r7, #12]
 8042bf0:	3b04      	subs	r3, #4
 8042bf2:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 8042bf4:	68fb      	ldr	r3, [r7, #12]
 8042bf6:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 8042bfa:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042bfc:	68fb      	ldr	r3, [r7, #12]
 8042bfe:	3b04      	subs	r3, #4
 8042c00:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 8042c02:	683a      	ldr	r2, [r7, #0]
 8042c04:	68fb      	ldr	r3, [r7, #12]
 8042c06:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c08:	68fb      	ldr	r3, [r7, #12]
 8042c0a:	3b04      	subs	r3, #4
 8042c0c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
 8042c0e:	68fb      	ldr	r3, [r7, #12]
 8042c10:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 8042c14:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c16:	68fb      	ldr	r3, [r7, #12]
 8042c18:	3b04      	subs	r3, #4
 8042c1a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 8042c1c:	68fb      	ldr	r3, [r7, #12]
 8042c1e:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
 8042c22:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c24:	68fb      	ldr	r3, [r7, #12]
 8042c26:	3b04      	subs	r3, #4
 8042c28:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
 8042c2a:	68fb      	ldr	r3, [r7, #12]
 8042c2c:	f04f 3209 	mov.w	r2, #151587081	; 0x9090909
 8042c30:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c32:	68fb      	ldr	r3, [r7, #12]
 8042c34:	3b04      	subs	r3, #4
 8042c36:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8042c38:	68fb      	ldr	r3, [r7, #12]
 8042c3a:	f04f 3208 	mov.w	r2, #134744072	; 0x8080808
 8042c3e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c40:	68fb      	ldr	r3, [r7, #12]
 8042c42:	3b04      	subs	r3, #4
 8042c44:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
 8042c46:	68fb      	ldr	r3, [r7, #12]
 8042c48:	f04f 3207 	mov.w	r2, #117901063	; 0x7070707
 8042c4c:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c4e:	68fb      	ldr	r3, [r7, #12]
 8042c50:	3b04      	subs	r3, #4
 8042c52:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8042c54:	68fb      	ldr	r3, [r7, #12]
 8042c56:	f04f 3206 	mov.w	r2, #101058054	; 0x6060606
 8042c5a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c5c:	68fb      	ldr	r3, [r7, #12]
 8042c5e:	3b04      	subs	r3, #4
 8042c60:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
 8042c62:	68fb      	ldr	r3, [r7, #12]
 8042c64:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
 8042c68:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c6a:	68fb      	ldr	r3, [r7, #12]
 8042c6c:	3b04      	subs	r3, #4
 8042c6e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 8042c70:	68fb      	ldr	r3, [r7, #12]
 8042c72:	f04f 3204 	mov.w	r2, #67372036	; 0x4040404
 8042c76:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8042c78:	68fb      	ldr	r3, [r7, #12]
 8042c7a:	3b04      	subs	r3, #4
 8042c7c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 8042c7e:	68fb      	ldr	r3, [r7, #12]
 8042c80:	f06f 0243 	mvn.w	r2, #67	; 0x43
 8042c84:	601a      	str	r2, [r3, #0]
				*pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED;	/* Slot used to hold this task's CONTROL value. */
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
 8042c86:	68fb      	ldr	r3, [r7, #12]
 8042c88:	3b04      	subs	r3, #4
 8042c8a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 8042c8c:	68ba      	ldr	r2, [r7, #8]
 8042c8e:	68fb      	ldr	r3, [r7, #12]
 8042c90:	601a      	str	r2, [r3, #0]

		#if( configENABLE_TRUSTZONE == 1 )
		{
			pxTopOfStack--;
 8042c92:	68fb      	ldr	r3, [r7, #12]
 8042c94:	3b04      	subs	r3, #4
 8042c96:	60fb      	str	r3, [r7, #12]
			*pxTopOfStack = portNO_SECURE_CONTEXT;		/* Slot used to hold this task's xSecureContext value. */
 8042c98:	68fb      	ldr	r3, [r7, #12]
 8042c9a:	2200      	movs	r2, #0
 8042c9c:	601a      	str	r2, [r3, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
 8042c9e:	68fb      	ldr	r3, [r7, #12]
}
 8042ca0:	4618      	mov	r0, r3
 8042ca2:	3714      	adds	r7, #20
 8042ca4:	46bd      	mov	sp, r7
 8042ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042caa:	4770      	bx	lr
 8042cac:	08042a31 	.word	0x08042a31

08042cb0 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8042cb0:	b580      	push	{r7, lr}
 8042cb2:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*( portNVIC_SYSPRI2 ) |= portNVIC_PENDSV_PRI;
 8042cb4:	4b0c      	ldr	r3, [pc, #48]	; (8042ce8 <xPortStartScheduler+0x38>)
 8042cb6:	681b      	ldr	r3, [r3, #0]
 8042cb8:	4a0b      	ldr	r2, [pc, #44]	; (8042ce8 <xPortStartScheduler+0x38>)
 8042cba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8042cbe:	6013      	str	r3, [r2, #0]
	*( portNVIC_SYSPRI2 ) |= portNVIC_SYSTICK_PRI;
 8042cc0:	4b09      	ldr	r3, [pc, #36]	; (8042ce8 <xPortStartScheduler+0x38>)
 8042cc2:	681b      	ldr	r3, [r3, #0]
 8042cc4:	4a08      	ldr	r2, [pc, #32]	; (8042ce8 <xPortStartScheduler+0x38>)
 8042cc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8042cca:	6013      	str	r3, [r2, #0]
	}
	#endif /* configENABLE_MPU */

	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	prvSetupTimerInterrupt();
 8042ccc:	f7ff fe8c 	bl	80429e8 <prvSetupTimerInterrupt>

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 8042cd0:	4b06      	ldr	r3, [pc, #24]	; (8042cec <xPortStartScheduler+0x3c>)
 8042cd2:	2200      	movs	r2, #0
 8042cd4:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 8042cd6:	f000 f82b 	bl	8042d30 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 8042cda:	f001 f849 	bl	8043d70 <vTaskSwitchContext>
	prvTaskExitError();
 8042cde:	f7ff fea7 	bl	8042a30 <prvTaskExitError>

	/* Should not get here. */
	return 0;
 8042ce2:	2300      	movs	r3, #0
}
 8042ce4:	4618      	mov	r0, r3
 8042ce6:	bd80      	pop	{r7, pc}
 8042ce8:	e000ed20 	.word	0xe000ed20
 8042cec:	20018020 	.word	0x20018020

08042cf0 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8042cf0:	4a0b      	ldr	r2, [pc, #44]	; (8042d20 <pxCurrentTCBConst2>)
 8042cf2:	6813      	ldr	r3, [r2, #0]
 8042cf4:	6818      	ldr	r0, [r3, #0]
 8042cf6:	c80e      	ldmia	r0!, {r1, r2, r3}
 8042cf8:	4c0a      	ldr	r4, [pc, #40]	; (8042d24 <xSecureContextConst2>)
 8042cfa:	6021      	str	r1, [r4, #0]
 8042cfc:	f382 880b 	msr	PSPLIM, r2
 8042d00:	2102      	movs	r1, #2
 8042d02:	f381 8814 	msr	CONTROL, r1
 8042d06:	3020      	adds	r0, #32
 8042d08:	f380 8809 	msr	PSP, r0
 8042d0c:	f3bf 8f6f 	isb	sy
 8042d10:	4718      	bx	r3
 8042d12:	bf00      	nop
 8042d14:	f3af 8000 	nop.w
 8042d18:	f3af 8000 	nop.w
 8042d1c:	f3af 8000 	nop.w

08042d20 <pxCurrentTCBConst2>:
 8042d20:	2001b11c 	.word	0x2001b11c

08042d24 <xSecureContextConst2>:
 8042d24:	2001b118 	.word	0x2001b118
	"xMAIR0Const2: .word 0xe000edc0						\n"
	"xRNRConst2: .word 0xe000ed98						\n"
	"xRBARConst2: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 8042d28:	bf00      	nop
 8042d2a:	bf00      	nop
 8042d2c:	0000      	movs	r0, r0
	...

08042d30 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8042d30:	4807      	ldr	r0, [pc, #28]	; (8042d50 <xVTORConst>)
 8042d32:	6800      	ldr	r0, [r0, #0]
 8042d34:	6800      	ldr	r0, [r0, #0]
 8042d36:	f380 8808 	msr	MSP, r0
 8042d3a:	b662      	cpsie	i
 8042d3c:	b661      	cpsie	f
 8042d3e:	f3bf 8f4f 	dsb	sy
 8042d42:	f3bf 8f6f 	isb	sy
 8042d46:	df02      	svc	2
 8042d48:	bf00      	nop
 8042d4a:	bf00      	nop
 8042d4c:	f3af 8000 	nop.w

08042d50 <xVTORConst>:
 8042d50:	e000ed08 	.word	0xe000ed08
	"													\n"
	"   .align 4										\n"
	"xVTORConst: .word 0xe000ed08						\n"
	:: "i" ( portSVC_START_SCHEDULER ) : "memory"
	);
}
 8042d54:	bf00      	nop
 8042d56:	bf00      	nop

08042d58 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8042d58:	f3ef 8010 	mrs	r0, PRIMASK
 8042d5c:	b672      	cpsid	i
 8042d5e:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will never be reached,
	 * but some compilers warn if it is not included, while others won't compile
	 * if it is. */
	return 0;
#endif
}
 8042d60:	bf00      	nop
 8042d62:	4618      	mov	r0, r3

08042d64 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8042d64:	f380 8810 	msr	PRIMASK, r0
 8042d68:	4770      	bx	lr
	 * the compiler can't see that.  Some compilers generate warnings without
	 * the following line, while others generate warnings if the line is
	 * included. */
	( void ) ulMask;
#endif
}
 8042d6a:	bf00      	nop
 8042d6c:	0000      	movs	r0, r0
	...

08042d70 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8042d70:	f3ef 8109 	mrs	r1, PSP
 8042d74:	4a1f      	ldr	r2, [pc, #124]	; (8042df4 <xSecureContextConst>)
 8042d76:	6810      	ldr	r0, [r2, #0]
 8042d78:	b178      	cbz	r0, 8042d9a <save_ns_context>
 8042d7a:	b507      	push	{r0, r1, r2, lr}
 8042d7c:	f001 feb4 	bl	8044ae8 <__SecureContext_SaveContext_veneer>
 8042d80:	bc0f      	pop	{r0, r1, r2, r3}
 8042d82:	469e      	mov	lr, r3
 8042d84:	065a      	lsls	r2, r3, #25
 8042d86:	d508      	bpl.n	8042d9a <save_ns_context>
 8042d88:	4b19      	ldr	r3, [pc, #100]	; (8042df0 <pxCurrentTCBConst>)
 8042d8a:	681a      	ldr	r2, [r3, #0]
 8042d8c:	390c      	subs	r1, #12
 8042d8e:	6011      	str	r1, [r2, #0]
 8042d90:	f3ef 820b 	mrs	r2, PSPLIM
 8042d94:	4673      	mov	r3, lr
 8042d96:	c10d      	stmia	r1!, {r0, r2, r3}
 8042d98:	e00b      	b.n	8042db2 <select_next_task>

08042d9a <save_ns_context>:
 8042d9a:	4b15      	ldr	r3, [pc, #84]	; (8042df0 <pxCurrentTCBConst>)
 8042d9c:	681a      	ldr	r2, [r3, #0]
 8042d9e:	392c      	subs	r1, #44	; 0x2c
 8042da0:	6011      	str	r1, [r2, #0]
 8042da2:	310c      	adds	r1, #12
 8042da4:	e881 0ff0 	stmia.w	r1, {r4, r5, r6, r7, r8, r9, sl, fp}
 8042da8:	f3ef 820b 	mrs	r2, PSPLIM
 8042dac:	4673      	mov	r3, lr
 8042dae:	390c      	subs	r1, #12
 8042db0:	c10d      	stmia	r1!, {r0, r2, r3}

08042db2 <select_next_task>:
 8042db2:	b672      	cpsid	i
 8042db4:	f000 ffdc 	bl	8043d70 <vTaskSwitchContext>
 8042db8:	b662      	cpsie	i
 8042dba:	4a0d      	ldr	r2, [pc, #52]	; (8042df0 <pxCurrentTCBConst>)
 8042dbc:	6813      	ldr	r3, [r2, #0]
 8042dbe:	6819      	ldr	r1, [r3, #0]
 8042dc0:	c90d      	ldmia	r1!, {r0, r2, r3}
 8042dc2:	f382 880b 	msr	PSPLIM, r2
 8042dc6:	469e      	mov	lr, r3
 8042dc8:	4a0a      	ldr	r2, [pc, #40]	; (8042df4 <xSecureContextConst>)
 8042dca:	6010      	str	r0, [r2, #0]
 8042dcc:	b148      	cbz	r0, 8042de2 <restore_ns_context>
 8042dce:	b40a      	push	{r1, r3}
 8042dd0:	f001 fe5a 	bl	8044a88 <__SecureContext_LoadContext_veneer>
 8042dd4:	bc0a      	pop	{r1, r3}
 8042dd6:	469e      	mov	lr, r3
 8042dd8:	065a      	lsls	r2, r3, #25
 8042dda:	d502      	bpl.n	8042de2 <restore_ns_context>
 8042ddc:	f381 8809 	msr	PSP, r1
 8042de0:	4770      	bx	lr

08042de2 <restore_ns_context>:
 8042de2:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8042de6:	f381 8809 	msr	PSP, r1
 8042dea:	4770      	bx	lr
 8042dec:	f3af 8000 	nop.w

08042df0 <pxCurrentTCBConst>:
 8042df0:	2001b11c 	.word	0x2001b11c

08042df4 <xSecureContextConst>:
 8042df4:	2001b118 	.word	0x2001b118
	"xMAIR0Const: .word 0xe000edc0						\n"
	"xRNRConst: .word 0xe000ed98						\n"
	"xRBARConst: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 8042df8:	bf00      	nop
 8042dfa:	bf00      	nop
 8042dfc:	0000      	movs	r0, r0
	...

08042e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8042e00:	f01e 0f04 	tst.w	lr, #4
 8042e04:	bf0c      	ite	eq
 8042e06:	f3ef 8008 	mrseq	r0, MSP
 8042e0a:	f3ef 8009 	mrsne	r0, PSP
 8042e0e:	4904      	ldr	r1, [pc, #16]	; (8042e20 <svchandler_address_const>)
 8042e10:	4708      	bx	r1
 8042e12:	bf00      	nop
 8042e14:	f3af 8000 	nop.w
 8042e18:	f3af 8000 	nop.w
 8042e1c:	f3af 8000 	nop.w

08042e20 <svchandler_address_const>:
 8042e20:	08042b15 	.word	0x08042b15
	"	bx r1											\n"
	"													\n"
	"	.align 4										\n"
	"svchandler_address_const: .word vPortSVCHandler_C	\n"
	);
}
 8042e24:	bf00      	nop
 8042e26:	bf00      	nop

08042e28 <vPortAllocateSecureContext>:
/*-----------------------------------------------------------*/

void vPortAllocateSecureContext( uint32_t ulSecureStackSize ) /* __attribute__ (( naked )) */
{
	__asm volatile
 8042e28:	df00      	svc	0
 8042e2a:	4770      	bx	lr
	(
	"	svc %0											\n" /* Secure context is allocated in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_ALLOCATE_SECURE_CONTEXT ) : "memory"
	);
}
 8042e2c:	bf00      	nop

08042e2e <vPortFreeSecureContext>:
/*-----------------------------------------------------------*/

void vPortFreeSecureContext( uint32_t *pulTCB ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8042e2e:	6801      	ldr	r1, [r0, #0]
 8042e30:	6808      	ldr	r0, [r1, #0]
 8042e32:	2800      	cmp	r0, #0
 8042e34:	bf18      	it	ne
 8042e36:	df01      	svcne	1
 8042e38:	4770      	bx	lr
	"	it ne											\n"
	"	svcne %0										\n" /* Secure context is freed in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_FREE_SECURE_CONTEXT ) : "memory"
	);
}
 8042e3a:	bf00      	nop

08042e3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8042e3c:	b580      	push	{r7, lr}
 8042e3e:	b084      	sub	sp, #16
 8042e40:	af00      	add	r7, sp, #0
 8042e42:	6078      	str	r0, [r7, #4]
 8042e44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8042e46:	687b      	ldr	r3, [r7, #4]
 8042e48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8042e4a:	68fb      	ldr	r3, [r7, #12]
 8042e4c:	2b00      	cmp	r3, #0
 8042e4e:	d101      	bne.n	8042e54 <xQueueGenericReset+0x18>
 8042e50:	b672      	cpsid	i
 8042e52:	e7fe      	b.n	8042e52 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8042e54:	f7ff fe18 	bl	8042a88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8042e58:	68fb      	ldr	r3, [r7, #12]
 8042e5a:	681a      	ldr	r2, [r3, #0]
 8042e5c:	68fb      	ldr	r3, [r7, #12]
 8042e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8042e60:	68f9      	ldr	r1, [r7, #12]
 8042e62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8042e64:	fb01 f303 	mul.w	r3, r1, r3
 8042e68:	441a      	add	r2, r3
 8042e6a:	68fb      	ldr	r3, [r7, #12]
 8042e6c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8042e6e:	68fb      	ldr	r3, [r7, #12]
 8042e70:	2200      	movs	r2, #0
 8042e72:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8042e74:	68fb      	ldr	r3, [r7, #12]
 8042e76:	681a      	ldr	r2, [r3, #0]
 8042e78:	68fb      	ldr	r3, [r7, #12]
 8042e7a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8042e7c:	68fb      	ldr	r3, [r7, #12]
 8042e7e:	681a      	ldr	r2, [r3, #0]
 8042e80:	68fb      	ldr	r3, [r7, #12]
 8042e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8042e84:	3b01      	subs	r3, #1
 8042e86:	68f9      	ldr	r1, [r7, #12]
 8042e88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8042e8a:	fb01 f303 	mul.w	r3, r1, r3
 8042e8e:	441a      	add	r2, r3
 8042e90:	68fb      	ldr	r3, [r7, #12]
 8042e92:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8042e94:	68fb      	ldr	r3, [r7, #12]
 8042e96:	22ff      	movs	r2, #255	; 0xff
 8042e98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8042e9c:	68fb      	ldr	r3, [r7, #12]
 8042e9e:	22ff      	movs	r2, #255	; 0xff
 8042ea0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8042ea4:	683b      	ldr	r3, [r7, #0]
 8042ea6:	2b00      	cmp	r3, #0
 8042ea8:	d10e      	bne.n	8042ec8 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8042eaa:	68fb      	ldr	r3, [r7, #12]
 8042eac:	691b      	ldr	r3, [r3, #16]
 8042eae:	2b00      	cmp	r3, #0
 8042eb0:	d014      	beq.n	8042edc <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8042eb2:	68fb      	ldr	r3, [r7, #12]
 8042eb4:	3310      	adds	r3, #16
 8042eb6:	4618      	mov	r0, r3
 8042eb8:	f001 f812 	bl	8043ee0 <xTaskRemoveFromEventList>
 8042ebc:	4603      	mov	r3, r0
 8042ebe:	2b00      	cmp	r3, #0
 8042ec0:	d00c      	beq.n	8042edc <xQueueGenericReset+0xa0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8042ec2:	f7ff fdcf 	bl	8042a64 <vPortYield>
 8042ec6:	e009      	b.n	8042edc <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8042ec8:	68fb      	ldr	r3, [r7, #12]
 8042eca:	3310      	adds	r3, #16
 8042ecc:	4618      	mov	r0, r3
 8042ece:	f7ff fcd7 	bl	8042880 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8042ed2:	68fb      	ldr	r3, [r7, #12]
 8042ed4:	3324      	adds	r3, #36	; 0x24
 8042ed6:	4618      	mov	r0, r3
 8042ed8:	f7ff fcd2 	bl	8042880 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8042edc:	f7ff fde8 	bl	8042ab0 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8042ee0:	2301      	movs	r3, #1
}
 8042ee2:	4618      	mov	r0, r3
 8042ee4:	3710      	adds	r7, #16
 8042ee6:	46bd      	mov	sp, r7
 8042ee8:	bd80      	pop	{r7, pc}

08042eea <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8042eea:	b580      	push	{r7, lr}
 8042eec:	b088      	sub	sp, #32
 8042eee:	af02      	add	r7, sp, #8
 8042ef0:	60f8      	str	r0, [r7, #12]
 8042ef2:	60b9      	str	r1, [r7, #8]
 8042ef4:	607a      	str	r2, [r7, #4]
 8042ef6:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8042ef8:	68fb      	ldr	r3, [r7, #12]
 8042efa:	2b00      	cmp	r3, #0
 8042efc:	d101      	bne.n	8042f02 <xQueueGenericCreateStatic+0x18>
 8042efe:	b672      	cpsid	i
 8042f00:	e7fe      	b.n	8042f00 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8042f02:	683b      	ldr	r3, [r7, #0]
 8042f04:	2b00      	cmp	r3, #0
 8042f06:	d101      	bne.n	8042f0c <xQueueGenericCreateStatic+0x22>
 8042f08:	b672      	cpsid	i
 8042f0a:	e7fe      	b.n	8042f0a <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8042f0c:	687b      	ldr	r3, [r7, #4]
 8042f0e:	2b00      	cmp	r3, #0
 8042f10:	d002      	beq.n	8042f18 <xQueueGenericCreateStatic+0x2e>
 8042f12:	68bb      	ldr	r3, [r7, #8]
 8042f14:	2b00      	cmp	r3, #0
 8042f16:	d001      	beq.n	8042f1c <xQueueGenericCreateStatic+0x32>
 8042f18:	2301      	movs	r3, #1
 8042f1a:	e000      	b.n	8042f1e <xQueueGenericCreateStatic+0x34>
 8042f1c:	2300      	movs	r3, #0
 8042f1e:	2b00      	cmp	r3, #0
 8042f20:	d101      	bne.n	8042f26 <xQueueGenericCreateStatic+0x3c>
 8042f22:	b672      	cpsid	i
 8042f24:	e7fe      	b.n	8042f24 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8042f26:	687b      	ldr	r3, [r7, #4]
 8042f28:	2b00      	cmp	r3, #0
 8042f2a:	d102      	bne.n	8042f32 <xQueueGenericCreateStatic+0x48>
 8042f2c:	68bb      	ldr	r3, [r7, #8]
 8042f2e:	2b00      	cmp	r3, #0
 8042f30:	d101      	bne.n	8042f36 <xQueueGenericCreateStatic+0x4c>
 8042f32:	2301      	movs	r3, #1
 8042f34:	e000      	b.n	8042f38 <xQueueGenericCreateStatic+0x4e>
 8042f36:	2300      	movs	r3, #0
 8042f38:	2b00      	cmp	r3, #0
 8042f3a:	d101      	bne.n	8042f40 <xQueueGenericCreateStatic+0x56>
 8042f3c:	b672      	cpsid	i
 8042f3e:	e7fe      	b.n	8042f3e <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8042f40:	2350      	movs	r3, #80	; 0x50
 8042f42:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8042f44:	693b      	ldr	r3, [r7, #16]
 8042f46:	2b50      	cmp	r3, #80	; 0x50
 8042f48:	d001      	beq.n	8042f4e <xQueueGenericCreateStatic+0x64>
 8042f4a:	b672      	cpsid	i
 8042f4c:	e7fe      	b.n	8042f4c <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8042f4e:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8042f50:	683b      	ldr	r3, [r7, #0]
 8042f52:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8042f54:	697b      	ldr	r3, [r7, #20]
 8042f56:	2b00      	cmp	r3, #0
 8042f58:	d00d      	beq.n	8042f76 <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8042f5a:	697b      	ldr	r3, [r7, #20]
 8042f5c:	2201      	movs	r2, #1
 8042f5e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8042f62:	f897 2020 	ldrb.w	r2, [r7, #32]
 8042f66:	697b      	ldr	r3, [r7, #20]
 8042f68:	9300      	str	r3, [sp, #0]
 8042f6a:	4613      	mov	r3, r2
 8042f6c:	687a      	ldr	r2, [r7, #4]
 8042f6e:	68b9      	ldr	r1, [r7, #8]
 8042f70:	68f8      	ldr	r0, [r7, #12]
 8042f72:	f000 f805 	bl	8042f80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8042f76:	697b      	ldr	r3, [r7, #20]
	}
 8042f78:	4618      	mov	r0, r3
 8042f7a:	3718      	adds	r7, #24
 8042f7c:	46bd      	mov	sp, r7
 8042f7e:	bd80      	pop	{r7, pc}

08042f80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8042f80:	b580      	push	{r7, lr}
 8042f82:	b084      	sub	sp, #16
 8042f84:	af00      	add	r7, sp, #0
 8042f86:	60f8      	str	r0, [r7, #12]
 8042f88:	60b9      	str	r1, [r7, #8]
 8042f8a:	607a      	str	r2, [r7, #4]
 8042f8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8042f8e:	68bb      	ldr	r3, [r7, #8]
 8042f90:	2b00      	cmp	r3, #0
 8042f92:	d103      	bne.n	8042f9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8042f94:	69bb      	ldr	r3, [r7, #24]
 8042f96:	69ba      	ldr	r2, [r7, #24]
 8042f98:	601a      	str	r2, [r3, #0]
 8042f9a:	e002      	b.n	8042fa2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8042f9c:	69bb      	ldr	r3, [r7, #24]
 8042f9e:	687a      	ldr	r2, [r7, #4]
 8042fa0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8042fa2:	69bb      	ldr	r3, [r7, #24]
 8042fa4:	68fa      	ldr	r2, [r7, #12]
 8042fa6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8042fa8:	69bb      	ldr	r3, [r7, #24]
 8042faa:	68ba      	ldr	r2, [r7, #8]
 8042fac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8042fae:	2101      	movs	r1, #1
 8042fb0:	69b8      	ldr	r0, [r7, #24]
 8042fb2:	f7ff ff43 	bl	8042e3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8042fb6:	69bb      	ldr	r3, [r7, #24]
 8042fb8:	78fa      	ldrb	r2, [r7, #3]
 8042fba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8042fbe:	bf00      	nop
 8042fc0:	3710      	adds	r7, #16
 8042fc2:	46bd      	mov	sp, r7
 8042fc4:	bd80      	pop	{r7, pc}

08042fc6 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8042fc6:	b580      	push	{r7, lr}
 8042fc8:	b08a      	sub	sp, #40	; 0x28
 8042fca:	af00      	add	r7, sp, #0
 8042fcc:	60f8      	str	r0, [r7, #12]
 8042fce:	60b9      	str	r1, [r7, #8]
 8042fd0:	607a      	str	r2, [r7, #4]
 8042fd2:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8042fd4:	2300      	movs	r3, #0
 8042fd6:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8042fd8:	68fb      	ldr	r3, [r7, #12]
 8042fda:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8042fdc:	6a3b      	ldr	r3, [r7, #32]
 8042fde:	2b00      	cmp	r3, #0
 8042fe0:	d101      	bne.n	8042fe6 <xQueueGenericSend+0x20>
 8042fe2:	b672      	cpsid	i
 8042fe4:	e7fe      	b.n	8042fe4 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8042fe6:	68bb      	ldr	r3, [r7, #8]
 8042fe8:	2b00      	cmp	r3, #0
 8042fea:	d103      	bne.n	8042ff4 <xQueueGenericSend+0x2e>
 8042fec:	6a3b      	ldr	r3, [r7, #32]
 8042fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042ff0:	2b00      	cmp	r3, #0
 8042ff2:	d101      	bne.n	8042ff8 <xQueueGenericSend+0x32>
 8042ff4:	2301      	movs	r3, #1
 8042ff6:	e000      	b.n	8042ffa <xQueueGenericSend+0x34>
 8042ff8:	2300      	movs	r3, #0
 8042ffa:	2b00      	cmp	r3, #0
 8042ffc:	d101      	bne.n	8043002 <xQueueGenericSend+0x3c>
 8042ffe:	b672      	cpsid	i
 8043000:	e7fe      	b.n	8043000 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8043002:	683b      	ldr	r3, [r7, #0]
 8043004:	2b02      	cmp	r3, #2
 8043006:	d103      	bne.n	8043010 <xQueueGenericSend+0x4a>
 8043008:	6a3b      	ldr	r3, [r7, #32]
 804300a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804300c:	2b01      	cmp	r3, #1
 804300e:	d101      	bne.n	8043014 <xQueueGenericSend+0x4e>
 8043010:	2301      	movs	r3, #1
 8043012:	e000      	b.n	8043016 <xQueueGenericSend+0x50>
 8043014:	2300      	movs	r3, #0
 8043016:	2b00      	cmp	r3, #0
 8043018:	d101      	bne.n	804301e <xQueueGenericSend+0x58>
 804301a:	b672      	cpsid	i
 804301c:	e7fe      	b.n	804301c <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 804301e:	f001 f90f 	bl	8044240 <xTaskGetSchedulerState>
 8043022:	4603      	mov	r3, r0
 8043024:	2b00      	cmp	r3, #0
 8043026:	d102      	bne.n	804302e <xQueueGenericSend+0x68>
 8043028:	687b      	ldr	r3, [r7, #4]
 804302a:	2b00      	cmp	r3, #0
 804302c:	d101      	bne.n	8043032 <xQueueGenericSend+0x6c>
 804302e:	2301      	movs	r3, #1
 8043030:	e000      	b.n	8043034 <xQueueGenericSend+0x6e>
 8043032:	2300      	movs	r3, #0
 8043034:	2b00      	cmp	r3, #0
 8043036:	d101      	bne.n	804303c <xQueueGenericSend+0x76>
 8043038:	b672      	cpsid	i
 804303a:	e7fe      	b.n	804303a <xQueueGenericSend+0x74>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 804303c:	f7ff fd24 	bl	8042a88 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8043040:	6a3b      	ldr	r3, [r7, #32]
 8043042:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8043044:	6a3b      	ldr	r3, [r7, #32]
 8043046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8043048:	429a      	cmp	r2, r3
 804304a:	d302      	bcc.n	8043052 <xQueueGenericSend+0x8c>
 804304c:	683b      	ldr	r3, [r7, #0]
 804304e:	2b02      	cmp	r3, #2
 8043050:	d11d      	bne.n	804308e <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8043052:	683a      	ldr	r2, [r7, #0]
 8043054:	68b9      	ldr	r1, [r7, #8]
 8043056:	6a38      	ldr	r0, [r7, #32]
 8043058:	f000 f99b 	bl	8043392 <prvCopyDataToQueue>
 804305c:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 804305e:	6a3b      	ldr	r3, [r7, #32]
 8043060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043062:	2b00      	cmp	r3, #0
 8043064:	d00a      	beq.n	804307c <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8043066:	6a3b      	ldr	r3, [r7, #32]
 8043068:	3324      	adds	r3, #36	; 0x24
 804306a:	4618      	mov	r0, r3
 804306c:	f000 ff38 	bl	8043ee0 <xTaskRemoveFromEventList>
 8043070:	4603      	mov	r3, r0
 8043072:	2b00      	cmp	r3, #0
 8043074:	d007      	beq.n	8043086 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8043076:	f7ff fcf5 	bl	8042a64 <vPortYield>
 804307a:	e004      	b.n	8043086 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 804307c:	69fb      	ldr	r3, [r7, #28]
 804307e:	2b00      	cmp	r3, #0
 8043080:	d001      	beq.n	8043086 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8043082:	f7ff fcef 	bl	8042a64 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8043086:	f7ff fd13 	bl	8042ab0 <vPortExitCritical>
				return pdPASS;
 804308a:	2301      	movs	r3, #1
 804308c:	e05c      	b.n	8043148 <xQueueGenericSend+0x182>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 804308e:	687b      	ldr	r3, [r7, #4]
 8043090:	2b00      	cmp	r3, #0
 8043092:	d103      	bne.n	804309c <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8043094:	f7ff fd0c 	bl	8042ab0 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8043098:	2300      	movs	r3, #0
 804309a:	e055      	b.n	8043148 <xQueueGenericSend+0x182>
				}
				else if( xEntryTimeSet == pdFALSE )
 804309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 804309e:	2b00      	cmp	r3, #0
 80430a0:	d106      	bne.n	80430b0 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80430a2:	f107 0314 	add.w	r3, r7, #20
 80430a6:	4618      	mov	r0, r3
 80430a8:	f000 ff76 	bl	8043f98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80430ac:	2301      	movs	r3, #1
 80430ae:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80430b0:	f7ff fcfe 	bl	8042ab0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80430b4:	f000 fcca 	bl	8043a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80430b8:	f7ff fce6 	bl	8042a88 <vPortEnterCritical>
 80430bc:	6a3b      	ldr	r3, [r7, #32]
 80430be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80430c2:	b25b      	sxtb	r3, r3
 80430c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80430c8:	d103      	bne.n	80430d2 <xQueueGenericSend+0x10c>
 80430ca:	6a3b      	ldr	r3, [r7, #32]
 80430cc:	2200      	movs	r2, #0
 80430ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80430d2:	6a3b      	ldr	r3, [r7, #32]
 80430d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80430d8:	b25b      	sxtb	r3, r3
 80430da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80430de:	d103      	bne.n	80430e8 <xQueueGenericSend+0x122>
 80430e0:	6a3b      	ldr	r3, [r7, #32]
 80430e2:	2200      	movs	r2, #0
 80430e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80430e8:	f7ff fce2 	bl	8042ab0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80430ec:	1d3a      	adds	r2, r7, #4
 80430ee:	f107 0314 	add.w	r3, r7, #20
 80430f2:	4611      	mov	r1, r2
 80430f4:	4618      	mov	r0, r3
 80430f6:	f000 ff65 	bl	8043fc4 <xTaskCheckForTimeOut>
 80430fa:	4603      	mov	r3, r0
 80430fc:	2b00      	cmp	r3, #0
 80430fe:	d11d      	bne.n	804313c <xQueueGenericSend+0x176>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8043100:	6a38      	ldr	r0, [r7, #32]
 8043102:	f000 fa3e 	bl	8043582 <prvIsQueueFull>
 8043106:	4603      	mov	r3, r0
 8043108:	2b00      	cmp	r3, #0
 804310a:	d011      	beq.n	8043130 <xQueueGenericSend+0x16a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 804310c:	6a3b      	ldr	r3, [r7, #32]
 804310e:	3310      	adds	r3, #16
 8043110:	687a      	ldr	r2, [r7, #4]
 8043112:	4611      	mov	r1, r2
 8043114:	4618      	mov	r0, r3
 8043116:	f000 fea5 	bl	8043e64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 804311a:	6a38      	ldr	r0, [r7, #32]
 804311c:	f000 f9c9 	bl	80434b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8043120:	f000 fcda 	bl	8043ad8 <xTaskResumeAll>
 8043124:	4603      	mov	r3, r0
 8043126:	2b00      	cmp	r3, #0
 8043128:	d188      	bne.n	804303c <xQueueGenericSend+0x76>
				{
					portYIELD_WITHIN_API();
 804312a:	f7ff fc9b 	bl	8042a64 <vPortYield>
 804312e:	e785      	b.n	804303c <xQueueGenericSend+0x76>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8043130:	6a38      	ldr	r0, [r7, #32]
 8043132:	f000 f9be 	bl	80434b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8043136:	f000 fccf 	bl	8043ad8 <xTaskResumeAll>
 804313a:	e77f      	b.n	804303c <xQueueGenericSend+0x76>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 804313c:	6a38      	ldr	r0, [r7, #32]
 804313e:	f000 f9b8 	bl	80434b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8043142:	f000 fcc9 	bl	8043ad8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8043146:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8043148:	4618      	mov	r0, r3
 804314a:	3728      	adds	r7, #40	; 0x28
 804314c:	46bd      	mov	sp, r7
 804314e:	bd80      	pop	{r7, pc}

08043150 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8043150:	b580      	push	{r7, lr}
 8043152:	b088      	sub	sp, #32
 8043154:	af00      	add	r7, sp, #0
 8043156:	60f8      	str	r0, [r7, #12]
 8043158:	60b9      	str	r1, [r7, #8]
 804315a:	607a      	str	r2, [r7, #4]
 804315c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 804315e:	68fb      	ldr	r3, [r7, #12]
 8043160:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8043162:	69bb      	ldr	r3, [r7, #24]
 8043164:	2b00      	cmp	r3, #0
 8043166:	d101      	bne.n	804316c <xQueueGenericSendFromISR+0x1c>
 8043168:	b672      	cpsid	i
 804316a:	e7fe      	b.n	804316a <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 804316c:	68bb      	ldr	r3, [r7, #8]
 804316e:	2b00      	cmp	r3, #0
 8043170:	d103      	bne.n	804317a <xQueueGenericSendFromISR+0x2a>
 8043172:	69bb      	ldr	r3, [r7, #24]
 8043174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043176:	2b00      	cmp	r3, #0
 8043178:	d101      	bne.n	804317e <xQueueGenericSendFromISR+0x2e>
 804317a:	2301      	movs	r3, #1
 804317c:	e000      	b.n	8043180 <xQueueGenericSendFromISR+0x30>
 804317e:	2300      	movs	r3, #0
 8043180:	2b00      	cmp	r3, #0
 8043182:	d101      	bne.n	8043188 <xQueueGenericSendFromISR+0x38>
 8043184:	b672      	cpsid	i
 8043186:	e7fe      	b.n	8043186 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8043188:	683b      	ldr	r3, [r7, #0]
 804318a:	2b02      	cmp	r3, #2
 804318c:	d103      	bne.n	8043196 <xQueueGenericSendFromISR+0x46>
 804318e:	69bb      	ldr	r3, [r7, #24]
 8043190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8043192:	2b01      	cmp	r3, #1
 8043194:	d101      	bne.n	804319a <xQueueGenericSendFromISR+0x4a>
 8043196:	2301      	movs	r3, #1
 8043198:	e000      	b.n	804319c <xQueueGenericSendFromISR+0x4c>
 804319a:	2300      	movs	r3, #0
 804319c:	2b00      	cmp	r3, #0
 804319e:	d101      	bne.n	80431a4 <xQueueGenericSendFromISR+0x54>
 80431a0:	b672      	cpsid	i
 80431a2:	e7fe      	b.n	80431a2 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80431a4:	f7ff fdd8 	bl	8042d58 <ulSetInterruptMaskFromISR>
 80431a8:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80431aa:	69bb      	ldr	r3, [r7, #24]
 80431ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80431ae:	69bb      	ldr	r3, [r7, #24]
 80431b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80431b2:	429a      	cmp	r2, r3
 80431b4:	d302      	bcc.n	80431bc <xQueueGenericSendFromISR+0x6c>
 80431b6:	683b      	ldr	r3, [r7, #0]
 80431b8:	2b02      	cmp	r3, #2
 80431ba:	d12a      	bne.n	8043212 <xQueueGenericSendFromISR+0xc2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80431bc:	69bb      	ldr	r3, [r7, #24]
 80431be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80431c2:	74fb      	strb	r3, [r7, #19]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80431c4:	683a      	ldr	r2, [r7, #0]
 80431c6:	68b9      	ldr	r1, [r7, #8]
 80431c8:	69b8      	ldr	r0, [r7, #24]
 80431ca:	f000 f8e2 	bl	8043392 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80431ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80431d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80431d6:	d112      	bne.n	80431fe <xQueueGenericSendFromISR+0xae>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80431d8:	69bb      	ldr	r3, [r7, #24]
 80431da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80431dc:	2b00      	cmp	r3, #0
 80431de:	d015      	beq.n	804320c <xQueueGenericSendFromISR+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80431e0:	69bb      	ldr	r3, [r7, #24]
 80431e2:	3324      	adds	r3, #36	; 0x24
 80431e4:	4618      	mov	r0, r3
 80431e6:	f000 fe7b 	bl	8043ee0 <xTaskRemoveFromEventList>
 80431ea:	4603      	mov	r3, r0
 80431ec:	2b00      	cmp	r3, #0
 80431ee:	d00d      	beq.n	804320c <xQueueGenericSendFromISR+0xbc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80431f0:	687b      	ldr	r3, [r7, #4]
 80431f2:	2b00      	cmp	r3, #0
 80431f4:	d00a      	beq.n	804320c <xQueueGenericSendFromISR+0xbc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80431f6:	687b      	ldr	r3, [r7, #4]
 80431f8:	2201      	movs	r2, #1
 80431fa:	601a      	str	r2, [r3, #0]
 80431fc:	e006      	b.n	804320c <xQueueGenericSendFromISR+0xbc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80431fe:	7cfb      	ldrb	r3, [r7, #19]
 8043200:	3301      	adds	r3, #1
 8043202:	b2db      	uxtb	r3, r3
 8043204:	b25a      	sxtb	r2, r3
 8043206:	69bb      	ldr	r3, [r7, #24]
 8043208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 804320c:	2301      	movs	r3, #1
 804320e:	61fb      	str	r3, [r7, #28]
		{
 8043210:	e001      	b.n	8043216 <xQueueGenericSendFromISR+0xc6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8043212:	2300      	movs	r3, #0
 8043214:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8043216:	6978      	ldr	r0, [r7, #20]
 8043218:	f7ff fda4 	bl	8042d64 <vClearInterruptMaskFromISR>

	return xReturn;
 804321c:	69fb      	ldr	r3, [r7, #28]
}
 804321e:	4618      	mov	r0, r3
 8043220:	3720      	adds	r7, #32
 8043222:	46bd      	mov	sp, r7
 8043224:	bd80      	pop	{r7, pc}

08043226 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8043226:	b580      	push	{r7, lr}
 8043228:	b08a      	sub	sp, #40	; 0x28
 804322a:	af00      	add	r7, sp, #0
 804322c:	60f8      	str	r0, [r7, #12]
 804322e:	60b9      	str	r1, [r7, #8]
 8043230:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8043232:	2300      	movs	r3, #0
 8043234:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8043236:	68fb      	ldr	r3, [r7, #12]
 8043238:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 804323a:	6a3b      	ldr	r3, [r7, #32]
 804323c:	2b00      	cmp	r3, #0
 804323e:	d101      	bne.n	8043244 <xQueueReceive+0x1e>
 8043240:	b672      	cpsid	i
 8043242:	e7fe      	b.n	8043242 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8043244:	68bb      	ldr	r3, [r7, #8]
 8043246:	2b00      	cmp	r3, #0
 8043248:	d103      	bne.n	8043252 <xQueueReceive+0x2c>
 804324a:	6a3b      	ldr	r3, [r7, #32]
 804324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804324e:	2b00      	cmp	r3, #0
 8043250:	d101      	bne.n	8043256 <xQueueReceive+0x30>
 8043252:	2301      	movs	r3, #1
 8043254:	e000      	b.n	8043258 <xQueueReceive+0x32>
 8043256:	2300      	movs	r3, #0
 8043258:	2b00      	cmp	r3, #0
 804325a:	d101      	bne.n	8043260 <xQueueReceive+0x3a>
 804325c:	b672      	cpsid	i
 804325e:	e7fe      	b.n	804325e <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8043260:	f000 ffee 	bl	8044240 <xTaskGetSchedulerState>
 8043264:	4603      	mov	r3, r0
 8043266:	2b00      	cmp	r3, #0
 8043268:	d102      	bne.n	8043270 <xQueueReceive+0x4a>
 804326a:	687b      	ldr	r3, [r7, #4]
 804326c:	2b00      	cmp	r3, #0
 804326e:	d101      	bne.n	8043274 <xQueueReceive+0x4e>
 8043270:	2301      	movs	r3, #1
 8043272:	e000      	b.n	8043276 <xQueueReceive+0x50>
 8043274:	2300      	movs	r3, #0
 8043276:	2b00      	cmp	r3, #0
 8043278:	d101      	bne.n	804327e <xQueueReceive+0x58>
 804327a:	b672      	cpsid	i
 804327c:	e7fe      	b.n	804327c <xQueueReceive+0x56>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 804327e:	f7ff fc03 	bl	8042a88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8043282:	6a3b      	ldr	r3, [r7, #32]
 8043284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8043286:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8043288:	69fb      	ldr	r3, [r7, #28]
 804328a:	2b00      	cmp	r3, #0
 804328c:	d019      	beq.n	80432c2 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 804328e:	68b9      	ldr	r1, [r7, #8]
 8043290:	6a38      	ldr	r0, [r7, #32]
 8043292:	f000 f8e8 	bl	8043466 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8043296:	69fb      	ldr	r3, [r7, #28]
 8043298:	1e5a      	subs	r2, r3, #1
 804329a:	6a3b      	ldr	r3, [r7, #32]
 804329c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 804329e:	6a3b      	ldr	r3, [r7, #32]
 80432a0:	691b      	ldr	r3, [r3, #16]
 80432a2:	2b00      	cmp	r3, #0
 80432a4:	d009      	beq.n	80432ba <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80432a6:	6a3b      	ldr	r3, [r7, #32]
 80432a8:	3310      	adds	r3, #16
 80432aa:	4618      	mov	r0, r3
 80432ac:	f000 fe18 	bl	8043ee0 <xTaskRemoveFromEventList>
 80432b0:	4603      	mov	r3, r0
 80432b2:	2b00      	cmp	r3, #0
 80432b4:	d001      	beq.n	80432ba <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80432b6:	f7ff fbd5 	bl	8042a64 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80432ba:	f7ff fbf9 	bl	8042ab0 <vPortExitCritical>
				return pdPASS;
 80432be:	2301      	movs	r3, #1
 80432c0:	e063      	b.n	804338a <xQueueReceive+0x164>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80432c2:	687b      	ldr	r3, [r7, #4]
 80432c4:	2b00      	cmp	r3, #0
 80432c6:	d103      	bne.n	80432d0 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80432c8:	f7ff fbf2 	bl	8042ab0 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80432cc:	2300      	movs	r3, #0
 80432ce:	e05c      	b.n	804338a <xQueueReceive+0x164>
				}
				else if( xEntryTimeSet == pdFALSE )
 80432d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80432d2:	2b00      	cmp	r3, #0
 80432d4:	d106      	bne.n	80432e4 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80432d6:	f107 0314 	add.w	r3, r7, #20
 80432da:	4618      	mov	r0, r3
 80432dc:	f000 fe5c 	bl	8043f98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80432e0:	2301      	movs	r3, #1
 80432e2:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80432e4:	f7ff fbe4 	bl	8042ab0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80432e8:	f000 fbb0 	bl	8043a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80432ec:	f7ff fbcc 	bl	8042a88 <vPortEnterCritical>
 80432f0:	6a3b      	ldr	r3, [r7, #32]
 80432f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80432f6:	b25b      	sxtb	r3, r3
 80432f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80432fc:	d103      	bne.n	8043306 <xQueueReceive+0xe0>
 80432fe:	6a3b      	ldr	r3, [r7, #32]
 8043300:	2200      	movs	r2, #0
 8043302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8043306:	6a3b      	ldr	r3, [r7, #32]
 8043308:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 804330c:	b25b      	sxtb	r3, r3
 804330e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043312:	d103      	bne.n	804331c <xQueueReceive+0xf6>
 8043314:	6a3b      	ldr	r3, [r7, #32]
 8043316:	2200      	movs	r2, #0
 8043318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 804331c:	f7ff fbc8 	bl	8042ab0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8043320:	1d3a      	adds	r2, r7, #4
 8043322:	f107 0314 	add.w	r3, r7, #20
 8043326:	4611      	mov	r1, r2
 8043328:	4618      	mov	r0, r3
 804332a:	f000 fe4b 	bl	8043fc4 <xTaskCheckForTimeOut>
 804332e:	4603      	mov	r3, r0
 8043330:	2b00      	cmp	r3, #0
 8043332:	d11d      	bne.n	8043370 <xQueueReceive+0x14a>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8043334:	6a38      	ldr	r0, [r7, #32]
 8043336:	f000 f90e 	bl	8043556 <prvIsQueueEmpty>
 804333a:	4603      	mov	r3, r0
 804333c:	2b00      	cmp	r3, #0
 804333e:	d011      	beq.n	8043364 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8043340:	6a3b      	ldr	r3, [r7, #32]
 8043342:	3324      	adds	r3, #36	; 0x24
 8043344:	687a      	ldr	r2, [r7, #4]
 8043346:	4611      	mov	r1, r2
 8043348:	4618      	mov	r0, r3
 804334a:	f000 fd8b 	bl	8043e64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 804334e:	6a38      	ldr	r0, [r7, #32]
 8043350:	f000 f8af 	bl	80434b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8043354:	f000 fbc0 	bl	8043ad8 <xTaskResumeAll>
 8043358:	4603      	mov	r3, r0
 804335a:	2b00      	cmp	r3, #0
 804335c:	d18f      	bne.n	804327e <xQueueReceive+0x58>
				{
					portYIELD_WITHIN_API();
 804335e:	f7ff fb81 	bl	8042a64 <vPortYield>
 8043362:	e78c      	b.n	804327e <xQueueReceive+0x58>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8043364:	6a38      	ldr	r0, [r7, #32]
 8043366:	f000 f8a4 	bl	80434b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 804336a:	f000 fbb5 	bl	8043ad8 <xTaskResumeAll>
 804336e:	e786      	b.n	804327e <xQueueReceive+0x58>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8043370:	6a38      	ldr	r0, [r7, #32]
 8043372:	f000 f89e 	bl	80434b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8043376:	f000 fbaf 	bl	8043ad8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 804337a:	6a38      	ldr	r0, [r7, #32]
 804337c:	f000 f8eb 	bl	8043556 <prvIsQueueEmpty>
 8043380:	4603      	mov	r3, r0
 8043382:	2b00      	cmp	r3, #0
 8043384:	f43f af7b 	beq.w	804327e <xQueueReceive+0x58>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8043388:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 804338a:	4618      	mov	r0, r3
 804338c:	3728      	adds	r7, #40	; 0x28
 804338e:	46bd      	mov	sp, r7
 8043390:	bd80      	pop	{r7, pc}

08043392 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8043392:	b580      	push	{r7, lr}
 8043394:	b086      	sub	sp, #24
 8043396:	af00      	add	r7, sp, #0
 8043398:	60f8      	str	r0, [r7, #12]
 804339a:	60b9      	str	r1, [r7, #8]
 804339c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 804339e:	2300      	movs	r3, #0
 80433a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80433a2:	68fb      	ldr	r3, [r7, #12]
 80433a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80433a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80433a8:	68fb      	ldr	r3, [r7, #12]
 80433aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80433ac:	2b00      	cmp	r3, #0
 80433ae:	d10d      	bne.n	80433cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80433b0:	68fb      	ldr	r3, [r7, #12]
 80433b2:	681b      	ldr	r3, [r3, #0]
 80433b4:	2b00      	cmp	r3, #0
 80433b6:	d14d      	bne.n	8043454 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80433b8:	68fb      	ldr	r3, [r7, #12]
 80433ba:	689b      	ldr	r3, [r3, #8]
 80433bc:	4618      	mov	r0, r3
 80433be:	f000 ff5d 	bl	804427c <xTaskPriorityDisinherit>
 80433c2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80433c4:	68fb      	ldr	r3, [r7, #12]
 80433c6:	2200      	movs	r2, #0
 80433c8:	609a      	str	r2, [r3, #8]
 80433ca:	e043      	b.n	8043454 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80433cc:	687b      	ldr	r3, [r7, #4]
 80433ce:	2b00      	cmp	r3, #0
 80433d0:	d119      	bne.n	8043406 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80433d2:	68fb      	ldr	r3, [r7, #12]
 80433d4:	6858      	ldr	r0, [r3, #4]
 80433d6:	68fb      	ldr	r3, [r7, #12]
 80433d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80433da:	461a      	mov	r2, r3
 80433dc:	68b9      	ldr	r1, [r7, #8]
 80433de:	f001 fb29 	bl	8044a34 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80433e2:	68fb      	ldr	r3, [r7, #12]
 80433e4:	685a      	ldr	r2, [r3, #4]
 80433e6:	68fb      	ldr	r3, [r7, #12]
 80433e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80433ea:	441a      	add	r2, r3
 80433ec:	68fb      	ldr	r3, [r7, #12]
 80433ee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80433f0:	68fb      	ldr	r3, [r7, #12]
 80433f2:	685a      	ldr	r2, [r3, #4]
 80433f4:	68fb      	ldr	r3, [r7, #12]
 80433f6:	689b      	ldr	r3, [r3, #8]
 80433f8:	429a      	cmp	r2, r3
 80433fa:	d32b      	bcc.n	8043454 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80433fc:	68fb      	ldr	r3, [r7, #12]
 80433fe:	681a      	ldr	r2, [r3, #0]
 8043400:	68fb      	ldr	r3, [r7, #12]
 8043402:	605a      	str	r2, [r3, #4]
 8043404:	e026      	b.n	8043454 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8043406:	68fb      	ldr	r3, [r7, #12]
 8043408:	68d8      	ldr	r0, [r3, #12]
 804340a:	68fb      	ldr	r3, [r7, #12]
 804340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804340e:	461a      	mov	r2, r3
 8043410:	68b9      	ldr	r1, [r7, #8]
 8043412:	f001 fb0f 	bl	8044a34 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8043416:	68fb      	ldr	r3, [r7, #12]
 8043418:	68da      	ldr	r2, [r3, #12]
 804341a:	68fb      	ldr	r3, [r7, #12]
 804341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804341e:	425b      	negs	r3, r3
 8043420:	441a      	add	r2, r3
 8043422:	68fb      	ldr	r3, [r7, #12]
 8043424:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8043426:	68fb      	ldr	r3, [r7, #12]
 8043428:	68da      	ldr	r2, [r3, #12]
 804342a:	68fb      	ldr	r3, [r7, #12]
 804342c:	681b      	ldr	r3, [r3, #0]
 804342e:	429a      	cmp	r2, r3
 8043430:	d207      	bcs.n	8043442 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8043432:	68fb      	ldr	r3, [r7, #12]
 8043434:	689a      	ldr	r2, [r3, #8]
 8043436:	68fb      	ldr	r3, [r7, #12]
 8043438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804343a:	425b      	negs	r3, r3
 804343c:	441a      	add	r2, r3
 804343e:	68fb      	ldr	r3, [r7, #12]
 8043440:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8043442:	687b      	ldr	r3, [r7, #4]
 8043444:	2b02      	cmp	r3, #2
 8043446:	d105      	bne.n	8043454 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8043448:	693b      	ldr	r3, [r7, #16]
 804344a:	2b00      	cmp	r3, #0
 804344c:	d002      	beq.n	8043454 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 804344e:	693b      	ldr	r3, [r7, #16]
 8043450:	3b01      	subs	r3, #1
 8043452:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8043454:	693b      	ldr	r3, [r7, #16]
 8043456:	1c5a      	adds	r2, r3, #1
 8043458:	68fb      	ldr	r3, [r7, #12]
 804345a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 804345c:	697b      	ldr	r3, [r7, #20]
}
 804345e:	4618      	mov	r0, r3
 8043460:	3718      	adds	r7, #24
 8043462:	46bd      	mov	sp, r7
 8043464:	bd80      	pop	{r7, pc}

08043466 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8043466:	b580      	push	{r7, lr}
 8043468:	b082      	sub	sp, #8
 804346a:	af00      	add	r7, sp, #0
 804346c:	6078      	str	r0, [r7, #4]
 804346e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8043470:	687b      	ldr	r3, [r7, #4]
 8043472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043474:	2b00      	cmp	r3, #0
 8043476:	d018      	beq.n	80434aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8043478:	687b      	ldr	r3, [r7, #4]
 804347a:	68da      	ldr	r2, [r3, #12]
 804347c:	687b      	ldr	r3, [r7, #4]
 804347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043480:	441a      	add	r2, r3
 8043482:	687b      	ldr	r3, [r7, #4]
 8043484:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8043486:	687b      	ldr	r3, [r7, #4]
 8043488:	68da      	ldr	r2, [r3, #12]
 804348a:	687b      	ldr	r3, [r7, #4]
 804348c:	689b      	ldr	r3, [r3, #8]
 804348e:	429a      	cmp	r2, r3
 8043490:	d303      	bcc.n	804349a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8043492:	687b      	ldr	r3, [r7, #4]
 8043494:	681a      	ldr	r2, [r3, #0]
 8043496:	687b      	ldr	r3, [r7, #4]
 8043498:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 804349a:	687b      	ldr	r3, [r7, #4]
 804349c:	68d9      	ldr	r1, [r3, #12]
 804349e:	687b      	ldr	r3, [r7, #4]
 80434a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80434a2:	461a      	mov	r2, r3
 80434a4:	6838      	ldr	r0, [r7, #0]
 80434a6:	f001 fac5 	bl	8044a34 <memcpy>
	}
}
 80434aa:	bf00      	nop
 80434ac:	3708      	adds	r7, #8
 80434ae:	46bd      	mov	sp, r7
 80434b0:	bd80      	pop	{r7, pc}

080434b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80434b2:	b580      	push	{r7, lr}
 80434b4:	b084      	sub	sp, #16
 80434b6:	af00      	add	r7, sp, #0
 80434b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80434ba:	f7ff fae5 	bl	8042a88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80434be:	687b      	ldr	r3, [r7, #4]
 80434c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80434c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80434c6:	e011      	b.n	80434ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80434c8:	687b      	ldr	r3, [r7, #4]
 80434ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80434cc:	2b00      	cmp	r3, #0
 80434ce:	d012      	beq.n	80434f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80434d0:	687b      	ldr	r3, [r7, #4]
 80434d2:	3324      	adds	r3, #36	; 0x24
 80434d4:	4618      	mov	r0, r3
 80434d6:	f000 fd03 	bl	8043ee0 <xTaskRemoveFromEventList>
 80434da:	4603      	mov	r3, r0
 80434dc:	2b00      	cmp	r3, #0
 80434de:	d001      	beq.n	80434e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80434e0:	f000 fdc0 	bl	8044064 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80434e4:	7bfb      	ldrb	r3, [r7, #15]
 80434e6:	3b01      	subs	r3, #1
 80434e8:	b2db      	uxtb	r3, r3
 80434ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80434ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80434f0:	2b00      	cmp	r3, #0
 80434f2:	dce9      	bgt.n	80434c8 <prvUnlockQueue+0x16>
 80434f4:	e000      	b.n	80434f8 <prvUnlockQueue+0x46>
					break;
 80434f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80434f8:	687b      	ldr	r3, [r7, #4]
 80434fa:	22ff      	movs	r2, #255	; 0xff
 80434fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8043500:	f7ff fad6 	bl	8042ab0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8043504:	f7ff fac0 	bl	8042a88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8043508:	687b      	ldr	r3, [r7, #4]
 804350a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 804350e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8043510:	e011      	b.n	8043536 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8043512:	687b      	ldr	r3, [r7, #4]
 8043514:	691b      	ldr	r3, [r3, #16]
 8043516:	2b00      	cmp	r3, #0
 8043518:	d012      	beq.n	8043540 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 804351a:	687b      	ldr	r3, [r7, #4]
 804351c:	3310      	adds	r3, #16
 804351e:	4618      	mov	r0, r3
 8043520:	f000 fcde 	bl	8043ee0 <xTaskRemoveFromEventList>
 8043524:	4603      	mov	r3, r0
 8043526:	2b00      	cmp	r3, #0
 8043528:	d001      	beq.n	804352e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 804352a:	f000 fd9b 	bl	8044064 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 804352e:	7bbb      	ldrb	r3, [r7, #14]
 8043530:	3b01      	subs	r3, #1
 8043532:	b2db      	uxtb	r3, r3
 8043534:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8043536:	f997 300e 	ldrsb.w	r3, [r7, #14]
 804353a:	2b00      	cmp	r3, #0
 804353c:	dce9      	bgt.n	8043512 <prvUnlockQueue+0x60>
 804353e:	e000      	b.n	8043542 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8043540:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8043542:	687b      	ldr	r3, [r7, #4]
 8043544:	22ff      	movs	r2, #255	; 0xff
 8043546:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 804354a:	f7ff fab1 	bl	8042ab0 <vPortExitCritical>
}
 804354e:	bf00      	nop
 8043550:	3710      	adds	r7, #16
 8043552:	46bd      	mov	sp, r7
 8043554:	bd80      	pop	{r7, pc}

08043556 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8043556:	b580      	push	{r7, lr}
 8043558:	b084      	sub	sp, #16
 804355a:	af00      	add	r7, sp, #0
 804355c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 804355e:	f7ff fa93 	bl	8042a88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8043562:	687b      	ldr	r3, [r7, #4]
 8043564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8043566:	2b00      	cmp	r3, #0
 8043568:	d102      	bne.n	8043570 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 804356a:	2301      	movs	r3, #1
 804356c:	60fb      	str	r3, [r7, #12]
 804356e:	e001      	b.n	8043574 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8043570:	2300      	movs	r3, #0
 8043572:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8043574:	f7ff fa9c 	bl	8042ab0 <vPortExitCritical>

	return xReturn;
 8043578:	68fb      	ldr	r3, [r7, #12]
}
 804357a:	4618      	mov	r0, r3
 804357c:	3710      	adds	r7, #16
 804357e:	46bd      	mov	sp, r7
 8043580:	bd80      	pop	{r7, pc}

08043582 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8043582:	b580      	push	{r7, lr}
 8043584:	b084      	sub	sp, #16
 8043586:	af00      	add	r7, sp, #0
 8043588:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 804358a:	f7ff fa7d 	bl	8042a88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 804358e:	687b      	ldr	r3, [r7, #4]
 8043590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8043592:	687b      	ldr	r3, [r7, #4]
 8043594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8043596:	429a      	cmp	r2, r3
 8043598:	d102      	bne.n	80435a0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 804359a:	2301      	movs	r3, #1
 804359c:	60fb      	str	r3, [r7, #12]
 804359e:	e001      	b.n	80435a4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80435a0:	2300      	movs	r3, #0
 80435a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80435a4:	f7ff fa84 	bl	8042ab0 <vPortExitCritical>

	return xReturn;
 80435a8:	68fb      	ldr	r3, [r7, #12]
}
 80435aa:	4618      	mov	r0, r3
 80435ac:	3710      	adds	r7, #16
 80435ae:	46bd      	mov	sp, r7
 80435b0:	bd80      	pop	{r7, pc}
	...

080435b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80435b4:	b480      	push	{r7}
 80435b6:	b085      	sub	sp, #20
 80435b8:	af00      	add	r7, sp, #0
 80435ba:	6078      	str	r0, [r7, #4]
 80435bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80435be:	2300      	movs	r3, #0
 80435c0:	60fb      	str	r3, [r7, #12]
 80435c2:	e014      	b.n	80435ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80435c4:	4a0e      	ldr	r2, [pc, #56]	; (8043600 <vQueueAddToRegistry+0x4c>)
 80435c6:	68fb      	ldr	r3, [r7, #12]
 80435c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80435cc:	2b00      	cmp	r3, #0
 80435ce:	d10b      	bne.n	80435e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80435d0:	490b      	ldr	r1, [pc, #44]	; (8043600 <vQueueAddToRegistry+0x4c>)
 80435d2:	68fb      	ldr	r3, [r7, #12]
 80435d4:	683a      	ldr	r2, [r7, #0]
 80435d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80435da:	4a09      	ldr	r2, [pc, #36]	; (8043600 <vQueueAddToRegistry+0x4c>)
 80435dc:	68fb      	ldr	r3, [r7, #12]
 80435de:	00db      	lsls	r3, r3, #3
 80435e0:	4413      	add	r3, r2
 80435e2:	687a      	ldr	r2, [r7, #4]
 80435e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80435e6:	e005      	b.n	80435f4 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80435e8:	68fb      	ldr	r3, [r7, #12]
 80435ea:	3301      	adds	r3, #1
 80435ec:	60fb      	str	r3, [r7, #12]
 80435ee:	68fb      	ldr	r3, [r7, #12]
 80435f0:	2b07      	cmp	r3, #7
 80435f2:	d9e7      	bls.n	80435c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80435f4:	bf00      	nop
 80435f6:	3714      	adds	r7, #20
 80435f8:	46bd      	mov	sp, r7
 80435fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80435fe:	4770      	bx	lr
 8043600:	2001b754 	.word	0x2001b754

08043604 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8043604:	b580      	push	{r7, lr}
 8043606:	b086      	sub	sp, #24
 8043608:	af00      	add	r7, sp, #0
 804360a:	60f8      	str	r0, [r7, #12]
 804360c:	60b9      	str	r1, [r7, #8]
 804360e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8043610:	68fb      	ldr	r3, [r7, #12]
 8043612:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8043614:	f7ff fa38 	bl	8042a88 <vPortEnterCritical>
 8043618:	697b      	ldr	r3, [r7, #20]
 804361a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 804361e:	b25b      	sxtb	r3, r3
 8043620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043624:	d103      	bne.n	804362e <vQueueWaitForMessageRestricted+0x2a>
 8043626:	697b      	ldr	r3, [r7, #20]
 8043628:	2200      	movs	r2, #0
 804362a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 804362e:	697b      	ldr	r3, [r7, #20]
 8043630:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8043634:	b25b      	sxtb	r3, r3
 8043636:	f1b3 3fff 	cmp.w	r3, #4294967295
 804363a:	d103      	bne.n	8043644 <vQueueWaitForMessageRestricted+0x40>
 804363c:	697b      	ldr	r3, [r7, #20]
 804363e:	2200      	movs	r2, #0
 8043640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8043644:	f7ff fa34 	bl	8042ab0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8043648:	697b      	ldr	r3, [r7, #20]
 804364a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 804364c:	2b00      	cmp	r3, #0
 804364e:	d106      	bne.n	804365e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8043650:	697b      	ldr	r3, [r7, #20]
 8043652:	3324      	adds	r3, #36	; 0x24
 8043654:	687a      	ldr	r2, [r7, #4]
 8043656:	68b9      	ldr	r1, [r7, #8]
 8043658:	4618      	mov	r0, r3
 804365a:	f000 fc1f 	bl	8043e9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 804365e:	6978      	ldr	r0, [r7, #20]
 8043660:	f7ff ff27 	bl	80434b2 <prvUnlockQueue>
	}
 8043664:	bf00      	nop
 8043666:	3718      	adds	r7, #24
 8043668:	46bd      	mov	sp, r7
 804366a:	bd80      	pop	{r7, pc}

0804366c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 804366c:	b580      	push	{r7, lr}
 804366e:	b08c      	sub	sp, #48	; 0x30
 8043670:	af04      	add	r7, sp, #16
 8043672:	60f8      	str	r0, [r7, #12]
 8043674:	60b9      	str	r1, [r7, #8]
 8043676:	607a      	str	r2, [r7, #4]
 8043678:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 804367a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 804367c:	2b00      	cmp	r3, #0
 804367e:	d101      	bne.n	8043684 <xTaskCreateStatic+0x18>
 8043680:	b672      	cpsid	i
 8043682:	e7fe      	b.n	8043682 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8043684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8043686:	2b00      	cmp	r3, #0
 8043688:	d101      	bne.n	804368e <xTaskCreateStatic+0x22>
 804368a:	b672      	cpsid	i
 804368c:	e7fe      	b.n	804368c <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 804368e:	235c      	movs	r3, #92	; 0x5c
 8043690:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8043692:	697b      	ldr	r3, [r7, #20]
 8043694:	2b5c      	cmp	r3, #92	; 0x5c
 8043696:	d001      	beq.n	804369c <xTaskCreateStatic+0x30>
 8043698:	b672      	cpsid	i
 804369a:	e7fe      	b.n	804369a <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 804369c:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 804369e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80436a0:	2b00      	cmp	r3, #0
 80436a2:	d01e      	beq.n	80436e2 <xTaskCreateStatic+0x76>
 80436a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80436a6:	2b00      	cmp	r3, #0
 80436a8:	d01b      	beq.n	80436e2 <xTaskCreateStatic+0x76>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80436aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80436ac:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80436ae:	69fb      	ldr	r3, [r7, #28]
 80436b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80436b2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80436b4:	69fb      	ldr	r3, [r7, #28]
 80436b6:	2202      	movs	r2, #2
 80436b8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80436bc:	2300      	movs	r3, #0
 80436be:	9303      	str	r3, [sp, #12]
 80436c0:	69fb      	ldr	r3, [r7, #28]
 80436c2:	9302      	str	r3, [sp, #8]
 80436c4:	f107 0318 	add.w	r3, r7, #24
 80436c8:	9301      	str	r3, [sp, #4]
 80436ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80436cc:	9300      	str	r3, [sp, #0]
 80436ce:	683b      	ldr	r3, [r7, #0]
 80436d0:	687a      	ldr	r2, [r7, #4]
 80436d2:	68b9      	ldr	r1, [r7, #8]
 80436d4:	68f8      	ldr	r0, [r7, #12]
 80436d6:	f000 f850 	bl	804377a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80436da:	69f8      	ldr	r0, [r7, #28]
 80436dc:	f000 f8d6 	bl	804388c <prvAddNewTaskToReadyList>
 80436e0:	e001      	b.n	80436e6 <xTaskCreateStatic+0x7a>
		}
		else
		{
			xReturn = NULL;
 80436e2:	2300      	movs	r3, #0
 80436e4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80436e6:	69bb      	ldr	r3, [r7, #24]
	}
 80436e8:	4618      	mov	r0, r3
 80436ea:	3720      	adds	r7, #32
 80436ec:	46bd      	mov	sp, r7
 80436ee:	bd80      	pop	{r7, pc}

080436f0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80436f0:	b580      	push	{r7, lr}
 80436f2:	b08c      	sub	sp, #48	; 0x30
 80436f4:	af04      	add	r7, sp, #16
 80436f6:	60f8      	str	r0, [r7, #12]
 80436f8:	60b9      	str	r1, [r7, #8]
 80436fa:	603b      	str	r3, [r7, #0]
 80436fc:	4613      	mov	r3, r2
 80436fe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8043700:	88fb      	ldrh	r3, [r7, #6]
 8043702:	009b      	lsls	r3, r3, #2
 8043704:	4618      	mov	r0, r3
 8043706:	f7fe ff0f 	bl	8042528 <pvPortMalloc>
 804370a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 804370c:	697b      	ldr	r3, [r7, #20]
 804370e:	2b00      	cmp	r3, #0
 8043710:	d00e      	beq.n	8043730 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8043712:	205c      	movs	r0, #92	; 0x5c
 8043714:	f7fe ff08 	bl	8042528 <pvPortMalloc>
 8043718:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 804371a:	69fb      	ldr	r3, [r7, #28]
 804371c:	2b00      	cmp	r3, #0
 804371e:	d003      	beq.n	8043728 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8043720:	69fb      	ldr	r3, [r7, #28]
 8043722:	697a      	ldr	r2, [r7, #20]
 8043724:	631a      	str	r2, [r3, #48]	; 0x30
 8043726:	e005      	b.n	8043734 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8043728:	6978      	ldr	r0, [r7, #20]
 804372a:	f7fe ffa5 	bl	8042678 <vPortFree>
 804372e:	e001      	b.n	8043734 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8043730:	2300      	movs	r3, #0
 8043732:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8043734:	69fb      	ldr	r3, [r7, #28]
 8043736:	2b00      	cmp	r3, #0
 8043738:	d017      	beq.n	804376a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 804373a:	69fb      	ldr	r3, [r7, #28]
 804373c:	2200      	movs	r2, #0
 804373e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8043742:	88fa      	ldrh	r2, [r7, #6]
 8043744:	2300      	movs	r3, #0
 8043746:	9303      	str	r3, [sp, #12]
 8043748:	69fb      	ldr	r3, [r7, #28]
 804374a:	9302      	str	r3, [sp, #8]
 804374c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 804374e:	9301      	str	r3, [sp, #4]
 8043750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043752:	9300      	str	r3, [sp, #0]
 8043754:	683b      	ldr	r3, [r7, #0]
 8043756:	68b9      	ldr	r1, [r7, #8]
 8043758:	68f8      	ldr	r0, [r7, #12]
 804375a:	f000 f80e 	bl	804377a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 804375e:	69f8      	ldr	r0, [r7, #28]
 8043760:	f000 f894 	bl	804388c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8043764:	2301      	movs	r3, #1
 8043766:	61bb      	str	r3, [r7, #24]
 8043768:	e002      	b.n	8043770 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 804376a:	f04f 33ff 	mov.w	r3, #4294967295
 804376e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8043770:	69bb      	ldr	r3, [r7, #24]
	}
 8043772:	4618      	mov	r0, r3
 8043774:	3720      	adds	r7, #32
 8043776:	46bd      	mov	sp, r7
 8043778:	bd80      	pop	{r7, pc}

0804377a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 804377a:	b580      	push	{r7, lr}
 804377c:	b086      	sub	sp, #24
 804377e:	af00      	add	r7, sp, #0
 8043780:	60f8      	str	r0, [r7, #12]
 8043782:	60b9      	str	r1, [r7, #8]
 8043784:	607a      	str	r2, [r7, #4]
 8043786:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8043788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804378a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 804378c:	687b      	ldr	r3, [r7, #4]
 804378e:	009b      	lsls	r3, r3, #2
 8043790:	461a      	mov	r2, r3
 8043792:	21a5      	movs	r1, #165	; 0xa5
 8043794:	f001 f959 	bl	8044a4a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8043798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804379a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804379c:	687b      	ldr	r3, [r7, #4]
 804379e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80437a2:	3b01      	subs	r3, #1
 80437a4:	009b      	lsls	r3, r3, #2
 80437a6:	4413      	add	r3, r2
 80437a8:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80437aa:	693b      	ldr	r3, [r7, #16]
 80437ac:	f023 0307 	bic.w	r3, r3, #7
 80437b0:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80437b2:	693b      	ldr	r3, [r7, #16]
 80437b4:	f003 0307 	and.w	r3, r3, #7
 80437b8:	2b00      	cmp	r3, #0
 80437ba:	d001      	beq.n	80437c0 <prvInitialiseNewTask+0x46>
 80437bc:	b672      	cpsid	i
 80437be:	e7fe      	b.n	80437be <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80437c0:	68bb      	ldr	r3, [r7, #8]
 80437c2:	2b00      	cmp	r3, #0
 80437c4:	d01f      	beq.n	8043806 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80437c6:	2300      	movs	r3, #0
 80437c8:	617b      	str	r3, [r7, #20]
 80437ca:	e012      	b.n	80437f2 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80437cc:	68ba      	ldr	r2, [r7, #8]
 80437ce:	697b      	ldr	r3, [r7, #20]
 80437d0:	4413      	add	r3, r2
 80437d2:	7819      	ldrb	r1, [r3, #0]
 80437d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80437d6:	697b      	ldr	r3, [r7, #20]
 80437d8:	4413      	add	r3, r2
 80437da:	3334      	adds	r3, #52	; 0x34
 80437dc:	460a      	mov	r2, r1
 80437de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80437e0:	68ba      	ldr	r2, [r7, #8]
 80437e2:	697b      	ldr	r3, [r7, #20]
 80437e4:	4413      	add	r3, r2
 80437e6:	781b      	ldrb	r3, [r3, #0]
 80437e8:	2b00      	cmp	r3, #0
 80437ea:	d006      	beq.n	80437fa <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80437ec:	697b      	ldr	r3, [r7, #20]
 80437ee:	3301      	adds	r3, #1
 80437f0:	617b      	str	r3, [r7, #20]
 80437f2:	697b      	ldr	r3, [r7, #20]
 80437f4:	2b0f      	cmp	r3, #15
 80437f6:	d9e9      	bls.n	80437cc <prvInitialiseNewTask+0x52>
 80437f8:	e000      	b.n	80437fc <prvInitialiseNewTask+0x82>
			{
				break;
 80437fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80437fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80437fe:	2200      	movs	r2, #0
 8043800:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8043804:	e003      	b.n	804380e <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8043806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043808:	2200      	movs	r2, #0
 804380a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 804380e:	6a3b      	ldr	r3, [r7, #32]
 8043810:	2b37      	cmp	r3, #55	; 0x37
 8043812:	d901      	bls.n	8043818 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8043814:	2337      	movs	r3, #55	; 0x37
 8043816:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8043818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804381a:	6a3a      	ldr	r2, [r7, #32]
 804381c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 804381e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043820:	6a3a      	ldr	r2, [r7, #32]
 8043822:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8043824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043826:	2200      	movs	r2, #0
 8043828:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 804382a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804382c:	3304      	adds	r3, #4
 804382e:	4618      	mov	r0, r3
 8043830:	f7ff f846 	bl	80428c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8043834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043836:	3318      	adds	r3, #24
 8043838:	4618      	mov	r0, r3
 804383a:	f7ff f841 	bl	80428c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 804383e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043840:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8043842:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8043844:	6a3b      	ldr	r3, [r7, #32]
 8043846:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 804384a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804384c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 804384e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043850:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8043852:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8043854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043856:	2200      	movs	r2, #0
 8043858:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 804385a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804385c:	2200      	movs	r2, #0
 804385e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		function as well. */
		#if( portHAS_STACK_OVERFLOW_CHECKING == 1 )
		{
			#if( portSTACK_GROWTH < 0 )
			{
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8043862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043864:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8043866:	683b      	ldr	r3, [r7, #0]
 8043868:	68fa      	ldr	r2, [r7, #12]
 804386a:	6938      	ldr	r0, [r7, #16]
 804386c:	f7ff f990 	bl	8042b90 <pxPortInitialiseStack>
 8043870:	4602      	mov	r2, r0
 8043872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8043874:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8043876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8043878:	2b00      	cmp	r3, #0
 804387a:	d002      	beq.n	8043882 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 804387c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 804387e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8043880:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8043882:	bf00      	nop
 8043884:	3718      	adds	r7, #24
 8043886:	46bd      	mov	sp, r7
 8043888:	bd80      	pop	{r7, pc}
	...

0804388c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 804388c:	b580      	push	{r7, lr}
 804388e:	b082      	sub	sp, #8
 8043890:	af00      	add	r7, sp, #0
 8043892:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8043894:	f7ff f8f8 	bl	8042a88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8043898:	4b2a      	ldr	r3, [pc, #168]	; (8043944 <prvAddNewTaskToReadyList+0xb8>)
 804389a:	681b      	ldr	r3, [r3, #0]
 804389c:	3301      	adds	r3, #1
 804389e:	4a29      	ldr	r2, [pc, #164]	; (8043944 <prvAddNewTaskToReadyList+0xb8>)
 80438a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80438a2:	4b29      	ldr	r3, [pc, #164]	; (8043948 <prvAddNewTaskToReadyList+0xbc>)
 80438a4:	681b      	ldr	r3, [r3, #0]
 80438a6:	2b00      	cmp	r3, #0
 80438a8:	d109      	bne.n	80438be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80438aa:	4a27      	ldr	r2, [pc, #156]	; (8043948 <prvAddNewTaskToReadyList+0xbc>)
 80438ac:	687b      	ldr	r3, [r7, #4]
 80438ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80438b0:	4b24      	ldr	r3, [pc, #144]	; (8043944 <prvAddNewTaskToReadyList+0xb8>)
 80438b2:	681b      	ldr	r3, [r3, #0]
 80438b4:	2b01      	cmp	r3, #1
 80438b6:	d110      	bne.n	80438da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80438b8:	f000 fc0c 	bl	80440d4 <prvInitialiseTaskLists>
 80438bc:	e00d      	b.n	80438da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80438be:	4b23      	ldr	r3, [pc, #140]	; (804394c <prvAddNewTaskToReadyList+0xc0>)
 80438c0:	681b      	ldr	r3, [r3, #0]
 80438c2:	2b00      	cmp	r3, #0
 80438c4:	d109      	bne.n	80438da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80438c6:	4b20      	ldr	r3, [pc, #128]	; (8043948 <prvAddNewTaskToReadyList+0xbc>)
 80438c8:	681b      	ldr	r3, [r3, #0]
 80438ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80438cc:	687b      	ldr	r3, [r7, #4]
 80438ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80438d0:	429a      	cmp	r2, r3
 80438d2:	d802      	bhi.n	80438da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80438d4:	4a1c      	ldr	r2, [pc, #112]	; (8043948 <prvAddNewTaskToReadyList+0xbc>)
 80438d6:	687b      	ldr	r3, [r7, #4]
 80438d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80438da:	4b1d      	ldr	r3, [pc, #116]	; (8043950 <prvAddNewTaskToReadyList+0xc4>)
 80438dc:	681b      	ldr	r3, [r3, #0]
 80438de:	3301      	adds	r3, #1
 80438e0:	4a1b      	ldr	r2, [pc, #108]	; (8043950 <prvAddNewTaskToReadyList+0xc4>)
 80438e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80438e4:	4b1a      	ldr	r3, [pc, #104]	; (8043950 <prvAddNewTaskToReadyList+0xc4>)
 80438e6:	681a      	ldr	r2, [r3, #0]
 80438e8:	687b      	ldr	r3, [r7, #4]
 80438ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80438ec:	687b      	ldr	r3, [r7, #4]
 80438ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80438f0:	4b18      	ldr	r3, [pc, #96]	; (8043954 <prvAddNewTaskToReadyList+0xc8>)
 80438f2:	681b      	ldr	r3, [r3, #0]
 80438f4:	429a      	cmp	r2, r3
 80438f6:	d903      	bls.n	8043900 <prvAddNewTaskToReadyList+0x74>
 80438f8:	687b      	ldr	r3, [r7, #4]
 80438fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80438fc:	4a15      	ldr	r2, [pc, #84]	; (8043954 <prvAddNewTaskToReadyList+0xc8>)
 80438fe:	6013      	str	r3, [r2, #0]
 8043900:	687b      	ldr	r3, [r7, #4]
 8043902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043904:	4613      	mov	r3, r2
 8043906:	009b      	lsls	r3, r3, #2
 8043908:	4413      	add	r3, r2
 804390a:	009b      	lsls	r3, r3, #2
 804390c:	4a12      	ldr	r2, [pc, #72]	; (8043958 <prvAddNewTaskToReadyList+0xcc>)
 804390e:	441a      	add	r2, r3
 8043910:	687b      	ldr	r3, [r7, #4]
 8043912:	3304      	adds	r3, #4
 8043914:	4619      	mov	r1, r3
 8043916:	4610      	mov	r0, r2
 8043918:	f7fe ffdf 	bl	80428da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 804391c:	f7ff f8c8 	bl	8042ab0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8043920:	4b0a      	ldr	r3, [pc, #40]	; (804394c <prvAddNewTaskToReadyList+0xc0>)
 8043922:	681b      	ldr	r3, [r3, #0]
 8043924:	2b00      	cmp	r3, #0
 8043926:	d008      	beq.n	804393a <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8043928:	4b07      	ldr	r3, [pc, #28]	; (8043948 <prvAddNewTaskToReadyList+0xbc>)
 804392a:	681b      	ldr	r3, [r3, #0]
 804392c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 804392e:	687b      	ldr	r3, [r7, #4]
 8043930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043932:	429a      	cmp	r2, r3
 8043934:	d201      	bcs.n	804393a <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8043936:	f7ff f895 	bl	8042a64 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 804393a:	bf00      	nop
 804393c:	3708      	adds	r7, #8
 804393e:	46bd      	mov	sp, r7
 8043940:	bd80      	pop	{r7, pc}
 8043942:	bf00      	nop
 8043944:	2001b5f0 	.word	0x2001b5f0
 8043948:	2001b11c 	.word	0x2001b11c
 804394c:	2001b5fc 	.word	0x2001b5fc
 8043950:	2001b60c 	.word	0x2001b60c
 8043954:	2001b5f8 	.word	0x2001b5f8
 8043958:	2001b120 	.word	0x2001b120

0804395c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 804395c:	b580      	push	{r7, lr}
 804395e:	b084      	sub	sp, #16
 8043960:	af00      	add	r7, sp, #0
 8043962:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8043964:	2300      	movs	r3, #0
 8043966:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8043968:	687b      	ldr	r3, [r7, #4]
 804396a:	2b00      	cmp	r3, #0
 804396c:	d00e      	beq.n	804398c <vTaskDelay+0x30>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 804396e:	4b0c      	ldr	r3, [pc, #48]	; (80439a0 <vTaskDelay+0x44>)
 8043970:	681b      	ldr	r3, [r3, #0]
 8043972:	2b00      	cmp	r3, #0
 8043974:	d001      	beq.n	804397a <vTaskDelay+0x1e>
 8043976:	b672      	cpsid	i
 8043978:	e7fe      	b.n	8043978 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 804397a:	f000 f867 	bl	8043a4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 804397e:	2100      	movs	r1, #0
 8043980:	6878      	ldr	r0, [r7, #4]
 8043982:	f000 fcd7 	bl	8044334 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8043986:	f000 f8a7 	bl	8043ad8 <xTaskResumeAll>
 804398a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 804398c:	68fb      	ldr	r3, [r7, #12]
 804398e:	2b00      	cmp	r3, #0
 8043990:	d101      	bne.n	8043996 <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 8043992:	f7ff f867 	bl	8042a64 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8043996:	bf00      	nop
 8043998:	3710      	adds	r7, #16
 804399a:	46bd      	mov	sp, r7
 804399c:	bd80      	pop	{r7, pc}
 804399e:	bf00      	nop
 80439a0:	2001b618 	.word	0x2001b618

080439a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80439a4:	b580      	push	{r7, lr}
 80439a6:	b088      	sub	sp, #32
 80439a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80439aa:	2300      	movs	r3, #0
 80439ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80439ae:	2300      	movs	r3, #0
 80439b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80439b2:	463a      	mov	r2, r7
 80439b4:	1d39      	adds	r1, r7, #4
 80439b6:	f107 0308 	add.w	r3, r7, #8
 80439ba:	4618      	mov	r0, r3
 80439bc:	f7fe fd80 	bl	80424c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80439c0:	6839      	ldr	r1, [r7, #0]
 80439c2:	687b      	ldr	r3, [r7, #4]
 80439c4:	68ba      	ldr	r2, [r7, #8]
 80439c6:	9202      	str	r2, [sp, #8]
 80439c8:	9301      	str	r3, [sp, #4]
 80439ca:	2300      	movs	r3, #0
 80439cc:	9300      	str	r3, [sp, #0]
 80439ce:	2300      	movs	r3, #0
 80439d0:	460a      	mov	r2, r1
 80439d2:	4918      	ldr	r1, [pc, #96]	; (8043a34 <vTaskStartScheduler+0x90>)
 80439d4:	4818      	ldr	r0, [pc, #96]	; (8043a38 <vTaskStartScheduler+0x94>)
 80439d6:	f7ff fe49 	bl	804366c <xTaskCreateStatic>
 80439da:	4602      	mov	r2, r0
 80439dc:	4b17      	ldr	r3, [pc, #92]	; (8043a3c <vTaskStartScheduler+0x98>)
 80439de:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80439e0:	4b16      	ldr	r3, [pc, #88]	; (8043a3c <vTaskStartScheduler+0x98>)
 80439e2:	681b      	ldr	r3, [r3, #0]
 80439e4:	2b00      	cmp	r3, #0
 80439e6:	d002      	beq.n	80439ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80439e8:	2301      	movs	r3, #1
 80439ea:	60fb      	str	r3, [r7, #12]
 80439ec:	e001      	b.n	80439f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80439ee:	2300      	movs	r3, #0
 80439f0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80439f2:	68fb      	ldr	r3, [r7, #12]
 80439f4:	2b01      	cmp	r3, #1
 80439f6:	d102      	bne.n	80439fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80439f8:	f000 fcf0 	bl	80443dc <xTimerCreateTimerTask>
 80439fc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80439fe:	68fb      	ldr	r3, [r7, #12]
 8043a00:	2b01      	cmp	r3, #1
 8043a02:	d10d      	bne.n	8043a20 <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8043a04:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8043a06:	4b0e      	ldr	r3, [pc, #56]	; (8043a40 <vTaskStartScheduler+0x9c>)
 8043a08:	f04f 32ff 	mov.w	r2, #4294967295
 8043a0c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8043a0e:	4b0d      	ldr	r3, [pc, #52]	; (8043a44 <vTaskStartScheduler+0xa0>)
 8043a10:	2201      	movs	r2, #1
 8043a12:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8043a14:	4b0c      	ldr	r3, [pc, #48]	; (8043a48 <vTaskStartScheduler+0xa4>)
 8043a16:	2200      	movs	r2, #0
 8043a18:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8043a1a:	f7ff f949 	bl	8042cb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8043a1e:	e005      	b.n	8043a2c <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8043a20:	68fb      	ldr	r3, [r7, #12]
 8043a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043a26:	d101      	bne.n	8043a2c <vTaskStartScheduler+0x88>
 8043a28:	b672      	cpsid	i
 8043a2a:	e7fe      	b.n	8043a2a <vTaskStartScheduler+0x86>
}
 8043a2c:	bf00      	nop
 8043a2e:	3710      	adds	r7, #16
 8043a30:	46bd      	mov	sp, r7
 8043a32:	bd80      	pop	{r7, pc}
 8043a34:	08044b34 	.word	0x08044b34
 8043a38:	0804407d 	.word	0x0804407d
 8043a3c:	2001b614 	.word	0x2001b614
 8043a40:	2001b610 	.word	0x2001b610
 8043a44:	2001b5fc 	.word	0x2001b5fc
 8043a48:	2001b5f4 	.word	0x2001b5f4

08043a4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8043a4c:	b480      	push	{r7}
 8043a4e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8043a50:	4b04      	ldr	r3, [pc, #16]	; (8043a64 <vTaskSuspendAll+0x18>)
 8043a52:	681b      	ldr	r3, [r3, #0]
 8043a54:	3301      	adds	r3, #1
 8043a56:	4a03      	ldr	r2, [pc, #12]	; (8043a64 <vTaskSuspendAll+0x18>)
 8043a58:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8043a5a:	bf00      	nop
 8043a5c:	46bd      	mov	sp, r7
 8043a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043a62:	4770      	bx	lr
 8043a64:	2001b618 	.word	0x2001b618

08043a68 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8043a68:	b480      	push	{r7}
 8043a6a:	b083      	sub	sp, #12
 8043a6c:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8043a6e:	2300      	movs	r3, #0
 8043a70:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8043a72:	4b14      	ldr	r3, [pc, #80]	; (8043ac4 <prvGetExpectedIdleTime+0x5c>)
 8043a74:	681b      	ldr	r3, [r3, #0]
 8043a76:	2b00      	cmp	r3, #0
 8043a78:	d001      	beq.n	8043a7e <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8043a7a:	2301      	movs	r3, #1
 8043a7c:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8043a7e:	4b12      	ldr	r3, [pc, #72]	; (8043ac8 <prvGetExpectedIdleTime+0x60>)
 8043a80:	681b      	ldr	r3, [r3, #0]
 8043a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043a84:	2b00      	cmp	r3, #0
 8043a86:	d002      	beq.n	8043a8e <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8043a88:	2300      	movs	r3, #0
 8043a8a:	607b      	str	r3, [r7, #4]
 8043a8c:	e012      	b.n	8043ab4 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8043a8e:	4b0f      	ldr	r3, [pc, #60]	; (8043acc <prvGetExpectedIdleTime+0x64>)
 8043a90:	681b      	ldr	r3, [r3, #0]
 8043a92:	2b01      	cmp	r3, #1
 8043a94:	d902      	bls.n	8043a9c <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8043a96:	2300      	movs	r3, #0
 8043a98:	607b      	str	r3, [r7, #4]
 8043a9a:	e00b      	b.n	8043ab4 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8043a9c:	683b      	ldr	r3, [r7, #0]
 8043a9e:	2b00      	cmp	r3, #0
 8043aa0:	d002      	beq.n	8043aa8 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8043aa2:	2300      	movs	r3, #0
 8043aa4:	607b      	str	r3, [r7, #4]
 8043aa6:	e005      	b.n	8043ab4 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8043aa8:	4b09      	ldr	r3, [pc, #36]	; (8043ad0 <prvGetExpectedIdleTime+0x68>)
 8043aaa:	681a      	ldr	r2, [r3, #0]
 8043aac:	4b09      	ldr	r3, [pc, #36]	; (8043ad4 <prvGetExpectedIdleTime+0x6c>)
 8043aae:	681b      	ldr	r3, [r3, #0]
 8043ab0:	1ad3      	subs	r3, r2, r3
 8043ab2:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8043ab4:	687b      	ldr	r3, [r7, #4]
	}
 8043ab6:	4618      	mov	r0, r3
 8043ab8:	370c      	adds	r7, #12
 8043aba:	46bd      	mov	sp, r7
 8043abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043ac0:	4770      	bx	lr
 8043ac2:	bf00      	nop
 8043ac4:	2001b5f8 	.word	0x2001b5f8
 8043ac8:	2001b11c 	.word	0x2001b11c
 8043acc:	2001b120 	.word	0x2001b120
 8043ad0:	2001b610 	.word	0x2001b610
 8043ad4:	2001b5f4 	.word	0x2001b5f4

08043ad8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8043ad8:	b580      	push	{r7, lr}
 8043ada:	b084      	sub	sp, #16
 8043adc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8043ade:	2300      	movs	r3, #0
 8043ae0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8043ae2:	2300      	movs	r3, #0
 8043ae4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8043ae6:	4b3a      	ldr	r3, [pc, #232]	; (8043bd0 <xTaskResumeAll+0xf8>)
 8043ae8:	681b      	ldr	r3, [r3, #0]
 8043aea:	2b00      	cmp	r3, #0
 8043aec:	d101      	bne.n	8043af2 <xTaskResumeAll+0x1a>
 8043aee:	b672      	cpsid	i
 8043af0:	e7fe      	b.n	8043af0 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8043af2:	f7fe ffc9 	bl	8042a88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8043af6:	4b36      	ldr	r3, [pc, #216]	; (8043bd0 <xTaskResumeAll+0xf8>)
 8043af8:	681b      	ldr	r3, [r3, #0]
 8043afa:	3b01      	subs	r3, #1
 8043afc:	4a34      	ldr	r2, [pc, #208]	; (8043bd0 <xTaskResumeAll+0xf8>)
 8043afe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8043b00:	4b33      	ldr	r3, [pc, #204]	; (8043bd0 <xTaskResumeAll+0xf8>)
 8043b02:	681b      	ldr	r3, [r3, #0]
 8043b04:	2b00      	cmp	r3, #0
 8043b06:	d15c      	bne.n	8043bc2 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8043b08:	4b32      	ldr	r3, [pc, #200]	; (8043bd4 <xTaskResumeAll+0xfc>)
 8043b0a:	681b      	ldr	r3, [r3, #0]
 8043b0c:	2b00      	cmp	r3, #0
 8043b0e:	d058      	beq.n	8043bc2 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8043b10:	e02f      	b.n	8043b72 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8043b12:	4b31      	ldr	r3, [pc, #196]	; (8043bd8 <xTaskResumeAll+0x100>)
 8043b14:	68db      	ldr	r3, [r3, #12]
 8043b16:	68db      	ldr	r3, [r3, #12]
 8043b18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8043b1a:	68fb      	ldr	r3, [r7, #12]
 8043b1c:	3318      	adds	r3, #24
 8043b1e:	4618      	mov	r0, r3
 8043b20:	f7fe ff38 	bl	8042994 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8043b24:	68fb      	ldr	r3, [r7, #12]
 8043b26:	3304      	adds	r3, #4
 8043b28:	4618      	mov	r0, r3
 8043b2a:	f7fe ff33 	bl	8042994 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8043b2e:	68fb      	ldr	r3, [r7, #12]
 8043b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043b32:	4b2a      	ldr	r3, [pc, #168]	; (8043bdc <xTaskResumeAll+0x104>)
 8043b34:	681b      	ldr	r3, [r3, #0]
 8043b36:	429a      	cmp	r2, r3
 8043b38:	d903      	bls.n	8043b42 <xTaskResumeAll+0x6a>
 8043b3a:	68fb      	ldr	r3, [r7, #12]
 8043b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043b3e:	4a27      	ldr	r2, [pc, #156]	; (8043bdc <xTaskResumeAll+0x104>)
 8043b40:	6013      	str	r3, [r2, #0]
 8043b42:	68fb      	ldr	r3, [r7, #12]
 8043b44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043b46:	4613      	mov	r3, r2
 8043b48:	009b      	lsls	r3, r3, #2
 8043b4a:	4413      	add	r3, r2
 8043b4c:	009b      	lsls	r3, r3, #2
 8043b4e:	4a24      	ldr	r2, [pc, #144]	; (8043be0 <xTaskResumeAll+0x108>)
 8043b50:	441a      	add	r2, r3
 8043b52:	68fb      	ldr	r3, [r7, #12]
 8043b54:	3304      	adds	r3, #4
 8043b56:	4619      	mov	r1, r3
 8043b58:	4610      	mov	r0, r2
 8043b5a:	f7fe febe 	bl	80428da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8043b5e:	68fb      	ldr	r3, [r7, #12]
 8043b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043b62:	4b20      	ldr	r3, [pc, #128]	; (8043be4 <xTaskResumeAll+0x10c>)
 8043b64:	681b      	ldr	r3, [r3, #0]
 8043b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043b68:	429a      	cmp	r2, r3
 8043b6a:	d302      	bcc.n	8043b72 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8043b6c:	4b1e      	ldr	r3, [pc, #120]	; (8043be8 <xTaskResumeAll+0x110>)
 8043b6e:	2201      	movs	r2, #1
 8043b70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8043b72:	4b19      	ldr	r3, [pc, #100]	; (8043bd8 <xTaskResumeAll+0x100>)
 8043b74:	681b      	ldr	r3, [r3, #0]
 8043b76:	2b00      	cmp	r3, #0
 8043b78:	d1cb      	bne.n	8043b12 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8043b7a:	68fb      	ldr	r3, [r7, #12]
 8043b7c:	2b00      	cmp	r3, #0
 8043b7e:	d001      	beq.n	8043b84 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8043b80:	f000 fb3e 	bl	8044200 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8043b84:	4b19      	ldr	r3, [pc, #100]	; (8043bec <xTaskResumeAll+0x114>)
 8043b86:	681b      	ldr	r3, [r3, #0]
 8043b88:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8043b8a:	687b      	ldr	r3, [r7, #4]
 8043b8c:	2b00      	cmp	r3, #0
 8043b8e:	d010      	beq.n	8043bb2 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8043b90:	f000 f83e 	bl	8043c10 <xTaskIncrementTick>
 8043b94:	4603      	mov	r3, r0
 8043b96:	2b00      	cmp	r3, #0
 8043b98:	d002      	beq.n	8043ba0 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8043b9a:	4b13      	ldr	r3, [pc, #76]	; (8043be8 <xTaskResumeAll+0x110>)
 8043b9c:	2201      	movs	r2, #1
 8043b9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8043ba0:	687b      	ldr	r3, [r7, #4]
 8043ba2:	3b01      	subs	r3, #1
 8043ba4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8043ba6:	687b      	ldr	r3, [r7, #4]
 8043ba8:	2b00      	cmp	r3, #0
 8043baa:	d1f1      	bne.n	8043b90 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8043bac:	4b0f      	ldr	r3, [pc, #60]	; (8043bec <xTaskResumeAll+0x114>)
 8043bae:	2200      	movs	r2, #0
 8043bb0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8043bb2:	4b0d      	ldr	r3, [pc, #52]	; (8043be8 <xTaskResumeAll+0x110>)
 8043bb4:	681b      	ldr	r3, [r3, #0]
 8043bb6:	2b00      	cmp	r3, #0
 8043bb8:	d003      	beq.n	8043bc2 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8043bba:	2301      	movs	r3, #1
 8043bbc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8043bbe:	f7fe ff51 	bl	8042a64 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8043bc2:	f7fe ff75 	bl	8042ab0 <vPortExitCritical>

	return xAlreadyYielded;
 8043bc6:	68bb      	ldr	r3, [r7, #8]
}
 8043bc8:	4618      	mov	r0, r3
 8043bca:	3710      	adds	r7, #16
 8043bcc:	46bd      	mov	sp, r7
 8043bce:	bd80      	pop	{r7, pc}
 8043bd0:	2001b618 	.word	0x2001b618
 8043bd4:	2001b5f0 	.word	0x2001b5f0
 8043bd8:	2001b5b0 	.word	0x2001b5b0
 8043bdc:	2001b5f8 	.word	0x2001b5f8
 8043be0:	2001b120 	.word	0x2001b120
 8043be4:	2001b11c 	.word	0x2001b11c
 8043be8:	2001b604 	.word	0x2001b604
 8043bec:	2001b600 	.word	0x2001b600

08043bf0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8043bf0:	b480      	push	{r7}
 8043bf2:	b083      	sub	sp, #12
 8043bf4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8043bf6:	4b05      	ldr	r3, [pc, #20]	; (8043c0c <xTaskGetTickCount+0x1c>)
 8043bf8:	681b      	ldr	r3, [r3, #0]
 8043bfa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8043bfc:	687b      	ldr	r3, [r7, #4]
}
 8043bfe:	4618      	mov	r0, r3
 8043c00:	370c      	adds	r7, #12
 8043c02:	46bd      	mov	sp, r7
 8043c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c08:	4770      	bx	lr
 8043c0a:	bf00      	nop
 8043c0c:	2001b5f4 	.word	0x2001b5f4

08043c10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8043c10:	b580      	push	{r7, lr}
 8043c12:	b086      	sub	sp, #24
 8043c14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8043c16:	2300      	movs	r3, #0
 8043c18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8043c1a:	4b4a      	ldr	r3, [pc, #296]	; (8043d44 <xTaskIncrementTick+0x134>)
 8043c1c:	681b      	ldr	r3, [r3, #0]
 8043c1e:	2b00      	cmp	r3, #0
 8043c20:	d17f      	bne.n	8043d22 <xTaskIncrementTick+0x112>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8043c22:	4b49      	ldr	r3, [pc, #292]	; (8043d48 <xTaskIncrementTick+0x138>)
 8043c24:	681b      	ldr	r3, [r3, #0]
 8043c26:	3301      	adds	r3, #1
 8043c28:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8043c2a:	4a47      	ldr	r2, [pc, #284]	; (8043d48 <xTaskIncrementTick+0x138>)
 8043c2c:	693b      	ldr	r3, [r7, #16]
 8043c2e:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8043c30:	693b      	ldr	r3, [r7, #16]
 8043c32:	2b00      	cmp	r3, #0
 8043c34:	d117      	bne.n	8043c66 <xTaskIncrementTick+0x56>
		{
			taskSWITCH_DELAYED_LISTS();
 8043c36:	4b45      	ldr	r3, [pc, #276]	; (8043d4c <xTaskIncrementTick+0x13c>)
 8043c38:	681b      	ldr	r3, [r3, #0]
 8043c3a:	681b      	ldr	r3, [r3, #0]
 8043c3c:	2b00      	cmp	r3, #0
 8043c3e:	d001      	beq.n	8043c44 <xTaskIncrementTick+0x34>
 8043c40:	b672      	cpsid	i
 8043c42:	e7fe      	b.n	8043c42 <xTaskIncrementTick+0x32>
 8043c44:	4b41      	ldr	r3, [pc, #260]	; (8043d4c <xTaskIncrementTick+0x13c>)
 8043c46:	681b      	ldr	r3, [r3, #0]
 8043c48:	60fb      	str	r3, [r7, #12]
 8043c4a:	4b41      	ldr	r3, [pc, #260]	; (8043d50 <xTaskIncrementTick+0x140>)
 8043c4c:	681b      	ldr	r3, [r3, #0]
 8043c4e:	4a3f      	ldr	r2, [pc, #252]	; (8043d4c <xTaskIncrementTick+0x13c>)
 8043c50:	6013      	str	r3, [r2, #0]
 8043c52:	4a3f      	ldr	r2, [pc, #252]	; (8043d50 <xTaskIncrementTick+0x140>)
 8043c54:	68fb      	ldr	r3, [r7, #12]
 8043c56:	6013      	str	r3, [r2, #0]
 8043c58:	4b3e      	ldr	r3, [pc, #248]	; (8043d54 <xTaskIncrementTick+0x144>)
 8043c5a:	681b      	ldr	r3, [r3, #0]
 8043c5c:	3301      	adds	r3, #1
 8043c5e:	4a3d      	ldr	r2, [pc, #244]	; (8043d54 <xTaskIncrementTick+0x144>)
 8043c60:	6013      	str	r3, [r2, #0]
 8043c62:	f000 facd 	bl	8044200 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8043c66:	4b3c      	ldr	r3, [pc, #240]	; (8043d58 <xTaskIncrementTick+0x148>)
 8043c68:	681b      	ldr	r3, [r3, #0]
 8043c6a:	693a      	ldr	r2, [r7, #16]
 8043c6c:	429a      	cmp	r2, r3
 8043c6e:	d349      	bcc.n	8043d04 <xTaskIncrementTick+0xf4>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8043c70:	4b36      	ldr	r3, [pc, #216]	; (8043d4c <xTaskIncrementTick+0x13c>)
 8043c72:	681b      	ldr	r3, [r3, #0]
 8043c74:	681b      	ldr	r3, [r3, #0]
 8043c76:	2b00      	cmp	r3, #0
 8043c78:	d104      	bne.n	8043c84 <xTaskIncrementTick+0x74>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8043c7a:	4b37      	ldr	r3, [pc, #220]	; (8043d58 <xTaskIncrementTick+0x148>)
 8043c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8043c80:	601a      	str	r2, [r3, #0]
					break;
 8043c82:	e03f      	b.n	8043d04 <xTaskIncrementTick+0xf4>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8043c84:	4b31      	ldr	r3, [pc, #196]	; (8043d4c <xTaskIncrementTick+0x13c>)
 8043c86:	681b      	ldr	r3, [r3, #0]
 8043c88:	68db      	ldr	r3, [r3, #12]
 8043c8a:	68db      	ldr	r3, [r3, #12]
 8043c8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8043c8e:	68bb      	ldr	r3, [r7, #8]
 8043c90:	685b      	ldr	r3, [r3, #4]
 8043c92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8043c94:	693a      	ldr	r2, [r7, #16]
 8043c96:	687b      	ldr	r3, [r7, #4]
 8043c98:	429a      	cmp	r2, r3
 8043c9a:	d203      	bcs.n	8043ca4 <xTaskIncrementTick+0x94>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8043c9c:	4a2e      	ldr	r2, [pc, #184]	; (8043d58 <xTaskIncrementTick+0x148>)
 8043c9e:	687b      	ldr	r3, [r7, #4]
 8043ca0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8043ca2:	e02f      	b.n	8043d04 <xTaskIncrementTick+0xf4>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8043ca4:	68bb      	ldr	r3, [r7, #8]
 8043ca6:	3304      	adds	r3, #4
 8043ca8:	4618      	mov	r0, r3
 8043caa:	f7fe fe73 	bl	8042994 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8043cae:	68bb      	ldr	r3, [r7, #8]
 8043cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8043cb2:	2b00      	cmp	r3, #0
 8043cb4:	d004      	beq.n	8043cc0 <xTaskIncrementTick+0xb0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8043cb6:	68bb      	ldr	r3, [r7, #8]
 8043cb8:	3318      	adds	r3, #24
 8043cba:	4618      	mov	r0, r3
 8043cbc:	f7fe fe6a 	bl	8042994 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8043cc0:	68bb      	ldr	r3, [r7, #8]
 8043cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043cc4:	4b25      	ldr	r3, [pc, #148]	; (8043d5c <xTaskIncrementTick+0x14c>)
 8043cc6:	681b      	ldr	r3, [r3, #0]
 8043cc8:	429a      	cmp	r2, r3
 8043cca:	d903      	bls.n	8043cd4 <xTaskIncrementTick+0xc4>
 8043ccc:	68bb      	ldr	r3, [r7, #8]
 8043cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043cd0:	4a22      	ldr	r2, [pc, #136]	; (8043d5c <xTaskIncrementTick+0x14c>)
 8043cd2:	6013      	str	r3, [r2, #0]
 8043cd4:	68bb      	ldr	r3, [r7, #8]
 8043cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043cd8:	4613      	mov	r3, r2
 8043cda:	009b      	lsls	r3, r3, #2
 8043cdc:	4413      	add	r3, r2
 8043cde:	009b      	lsls	r3, r3, #2
 8043ce0:	4a1f      	ldr	r2, [pc, #124]	; (8043d60 <xTaskIncrementTick+0x150>)
 8043ce2:	441a      	add	r2, r3
 8043ce4:	68bb      	ldr	r3, [r7, #8]
 8043ce6:	3304      	adds	r3, #4
 8043ce8:	4619      	mov	r1, r3
 8043cea:	4610      	mov	r0, r2
 8043cec:	f7fe fdf5 	bl	80428da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8043cf0:	68bb      	ldr	r3, [r7, #8]
 8043cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043cf4:	4b1b      	ldr	r3, [pc, #108]	; (8043d64 <xTaskIncrementTick+0x154>)
 8043cf6:	681b      	ldr	r3, [r3, #0]
 8043cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043cfa:	429a      	cmp	r2, r3
 8043cfc:	d3b8      	bcc.n	8043c70 <xTaskIncrementTick+0x60>
						{
							xSwitchRequired = pdTRUE;
 8043cfe:	2301      	movs	r3, #1
 8043d00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8043d02:	e7b5      	b.n	8043c70 <xTaskIncrementTick+0x60>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8043d04:	4b17      	ldr	r3, [pc, #92]	; (8043d64 <xTaskIncrementTick+0x154>)
 8043d06:	681b      	ldr	r3, [r3, #0]
 8043d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043d0a:	4915      	ldr	r1, [pc, #84]	; (8043d60 <xTaskIncrementTick+0x150>)
 8043d0c:	4613      	mov	r3, r2
 8043d0e:	009b      	lsls	r3, r3, #2
 8043d10:	4413      	add	r3, r2
 8043d12:	009b      	lsls	r3, r3, #2
 8043d14:	440b      	add	r3, r1
 8043d16:	681b      	ldr	r3, [r3, #0]
 8043d18:	2b01      	cmp	r3, #1
 8043d1a:	d907      	bls.n	8043d2c <xTaskIncrementTick+0x11c>
			{
				xSwitchRequired = pdTRUE;
 8043d1c:	2301      	movs	r3, #1
 8043d1e:	617b      	str	r3, [r7, #20]
 8043d20:	e004      	b.n	8043d2c <xTaskIncrementTick+0x11c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8043d22:	4b11      	ldr	r3, [pc, #68]	; (8043d68 <xTaskIncrementTick+0x158>)
 8043d24:	681b      	ldr	r3, [r3, #0]
 8043d26:	3301      	adds	r3, #1
 8043d28:	4a0f      	ldr	r2, [pc, #60]	; (8043d68 <xTaskIncrementTick+0x158>)
 8043d2a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8043d2c:	4b0f      	ldr	r3, [pc, #60]	; (8043d6c <xTaskIncrementTick+0x15c>)
 8043d2e:	681b      	ldr	r3, [r3, #0]
 8043d30:	2b00      	cmp	r3, #0
 8043d32:	d001      	beq.n	8043d38 <xTaskIncrementTick+0x128>
		{
			xSwitchRequired = pdTRUE;
 8043d34:	2301      	movs	r3, #1
 8043d36:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8043d38:	697b      	ldr	r3, [r7, #20]
}
 8043d3a:	4618      	mov	r0, r3
 8043d3c:	3718      	adds	r7, #24
 8043d3e:	46bd      	mov	sp, r7
 8043d40:	bd80      	pop	{r7, pc}
 8043d42:	bf00      	nop
 8043d44:	2001b618 	.word	0x2001b618
 8043d48:	2001b5f4 	.word	0x2001b5f4
 8043d4c:	2001b5a8 	.word	0x2001b5a8
 8043d50:	2001b5ac 	.word	0x2001b5ac
 8043d54:	2001b608 	.word	0x2001b608
 8043d58:	2001b610 	.word	0x2001b610
 8043d5c:	2001b5f8 	.word	0x2001b5f8
 8043d60:	2001b120 	.word	0x2001b120
 8043d64:	2001b11c 	.word	0x2001b11c
 8043d68:	2001b600 	.word	0x2001b600
 8043d6c:	2001b604 	.word	0x2001b604

08043d70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8043d70:	b580      	push	{r7, lr}
 8043d72:	b084      	sub	sp, #16
 8043d74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8043d76:	4b36      	ldr	r3, [pc, #216]	; (8043e50 <vTaskSwitchContext+0xe0>)
 8043d78:	681b      	ldr	r3, [r3, #0]
 8043d7a:	2b00      	cmp	r3, #0
 8043d7c:	d003      	beq.n	8043d86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8043d7e:	4b35      	ldr	r3, [pc, #212]	; (8043e54 <vTaskSwitchContext+0xe4>)
 8043d80:	2201      	movs	r2, #1
 8043d82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8043d84:	e05f      	b.n	8043e46 <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 8043d86:	4b33      	ldr	r3, [pc, #204]	; (8043e54 <vTaskSwitchContext+0xe4>)
 8043d88:	2200      	movs	r2, #0
 8043d8a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8043d8c:	4b32      	ldr	r3, [pc, #200]	; (8043e58 <vTaskSwitchContext+0xe8>)
 8043d8e:	681b      	ldr	r3, [r3, #0]
 8043d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8043d92:	60bb      	str	r3, [r7, #8]
 8043d94:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8043d98:	607b      	str	r3, [r7, #4]
 8043d9a:	68bb      	ldr	r3, [r7, #8]
 8043d9c:	681b      	ldr	r3, [r3, #0]
 8043d9e:	687a      	ldr	r2, [r7, #4]
 8043da0:	429a      	cmp	r2, r3
 8043da2:	d111      	bne.n	8043dc8 <vTaskSwitchContext+0x58>
 8043da4:	68bb      	ldr	r3, [r7, #8]
 8043da6:	3304      	adds	r3, #4
 8043da8:	681b      	ldr	r3, [r3, #0]
 8043daa:	687a      	ldr	r2, [r7, #4]
 8043dac:	429a      	cmp	r2, r3
 8043dae:	d10b      	bne.n	8043dc8 <vTaskSwitchContext+0x58>
 8043db0:	68bb      	ldr	r3, [r7, #8]
 8043db2:	3308      	adds	r3, #8
 8043db4:	681b      	ldr	r3, [r3, #0]
 8043db6:	687a      	ldr	r2, [r7, #4]
 8043db8:	429a      	cmp	r2, r3
 8043dba:	d105      	bne.n	8043dc8 <vTaskSwitchContext+0x58>
 8043dbc:	68bb      	ldr	r3, [r7, #8]
 8043dbe:	330c      	adds	r3, #12
 8043dc0:	681b      	ldr	r3, [r3, #0]
 8043dc2:	687a      	ldr	r2, [r7, #4]
 8043dc4:	429a      	cmp	r2, r3
 8043dc6:	d008      	beq.n	8043dda <vTaskSwitchContext+0x6a>
 8043dc8:	4b23      	ldr	r3, [pc, #140]	; (8043e58 <vTaskSwitchContext+0xe8>)
 8043dca:	681a      	ldr	r2, [r3, #0]
 8043dcc:	4b22      	ldr	r3, [pc, #136]	; (8043e58 <vTaskSwitchContext+0xe8>)
 8043dce:	681b      	ldr	r3, [r3, #0]
 8043dd0:	3334      	adds	r3, #52	; 0x34
 8043dd2:	4619      	mov	r1, r3
 8043dd4:	4610      	mov	r0, r2
 8043dd6:	f7fe fb67 	bl	80424a8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8043dda:	4b20      	ldr	r3, [pc, #128]	; (8043e5c <vTaskSwitchContext+0xec>)
 8043ddc:	681b      	ldr	r3, [r3, #0]
 8043dde:	60fb      	str	r3, [r7, #12]
 8043de0:	e007      	b.n	8043df2 <vTaskSwitchContext+0x82>
 8043de2:	68fb      	ldr	r3, [r7, #12]
 8043de4:	2b00      	cmp	r3, #0
 8043de6:	d101      	bne.n	8043dec <vTaskSwitchContext+0x7c>
 8043de8:	b672      	cpsid	i
 8043dea:	e7fe      	b.n	8043dea <vTaskSwitchContext+0x7a>
 8043dec:	68fb      	ldr	r3, [r7, #12]
 8043dee:	3b01      	subs	r3, #1
 8043df0:	60fb      	str	r3, [r7, #12]
 8043df2:	491b      	ldr	r1, [pc, #108]	; (8043e60 <vTaskSwitchContext+0xf0>)
 8043df4:	68fa      	ldr	r2, [r7, #12]
 8043df6:	4613      	mov	r3, r2
 8043df8:	009b      	lsls	r3, r3, #2
 8043dfa:	4413      	add	r3, r2
 8043dfc:	009b      	lsls	r3, r3, #2
 8043dfe:	440b      	add	r3, r1
 8043e00:	681b      	ldr	r3, [r3, #0]
 8043e02:	2b00      	cmp	r3, #0
 8043e04:	d0ed      	beq.n	8043de2 <vTaskSwitchContext+0x72>
 8043e06:	68fa      	ldr	r2, [r7, #12]
 8043e08:	4613      	mov	r3, r2
 8043e0a:	009b      	lsls	r3, r3, #2
 8043e0c:	4413      	add	r3, r2
 8043e0e:	009b      	lsls	r3, r3, #2
 8043e10:	4a13      	ldr	r2, [pc, #76]	; (8043e60 <vTaskSwitchContext+0xf0>)
 8043e12:	4413      	add	r3, r2
 8043e14:	603b      	str	r3, [r7, #0]
 8043e16:	683b      	ldr	r3, [r7, #0]
 8043e18:	685b      	ldr	r3, [r3, #4]
 8043e1a:	685a      	ldr	r2, [r3, #4]
 8043e1c:	683b      	ldr	r3, [r7, #0]
 8043e1e:	605a      	str	r2, [r3, #4]
 8043e20:	683b      	ldr	r3, [r7, #0]
 8043e22:	685a      	ldr	r2, [r3, #4]
 8043e24:	683b      	ldr	r3, [r7, #0]
 8043e26:	3308      	adds	r3, #8
 8043e28:	429a      	cmp	r2, r3
 8043e2a:	d104      	bne.n	8043e36 <vTaskSwitchContext+0xc6>
 8043e2c:	683b      	ldr	r3, [r7, #0]
 8043e2e:	685b      	ldr	r3, [r3, #4]
 8043e30:	685a      	ldr	r2, [r3, #4]
 8043e32:	683b      	ldr	r3, [r7, #0]
 8043e34:	605a      	str	r2, [r3, #4]
 8043e36:	683b      	ldr	r3, [r7, #0]
 8043e38:	685b      	ldr	r3, [r3, #4]
 8043e3a:	68db      	ldr	r3, [r3, #12]
 8043e3c:	4a06      	ldr	r2, [pc, #24]	; (8043e58 <vTaskSwitchContext+0xe8>)
 8043e3e:	6013      	str	r3, [r2, #0]
 8043e40:	4a06      	ldr	r2, [pc, #24]	; (8043e5c <vTaskSwitchContext+0xec>)
 8043e42:	68fb      	ldr	r3, [r7, #12]
 8043e44:	6013      	str	r3, [r2, #0]
}
 8043e46:	bf00      	nop
 8043e48:	3710      	adds	r7, #16
 8043e4a:	46bd      	mov	sp, r7
 8043e4c:	bd80      	pop	{r7, pc}
 8043e4e:	bf00      	nop
 8043e50:	2001b618 	.word	0x2001b618
 8043e54:	2001b604 	.word	0x2001b604
 8043e58:	2001b11c 	.word	0x2001b11c
 8043e5c:	2001b5f8 	.word	0x2001b5f8
 8043e60:	2001b120 	.word	0x2001b120

08043e64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8043e64:	b580      	push	{r7, lr}
 8043e66:	b082      	sub	sp, #8
 8043e68:	af00      	add	r7, sp, #0
 8043e6a:	6078      	str	r0, [r7, #4]
 8043e6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8043e6e:	687b      	ldr	r3, [r7, #4]
 8043e70:	2b00      	cmp	r3, #0
 8043e72:	d101      	bne.n	8043e78 <vTaskPlaceOnEventList+0x14>
 8043e74:	b672      	cpsid	i
 8043e76:	e7fe      	b.n	8043e76 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8043e78:	4b07      	ldr	r3, [pc, #28]	; (8043e98 <vTaskPlaceOnEventList+0x34>)
 8043e7a:	681b      	ldr	r3, [r3, #0]
 8043e7c:	3318      	adds	r3, #24
 8043e7e:	4619      	mov	r1, r3
 8043e80:	6878      	ldr	r0, [r7, #4]
 8043e82:	f7fe fd4e 	bl	8042922 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8043e86:	2101      	movs	r1, #1
 8043e88:	6838      	ldr	r0, [r7, #0]
 8043e8a:	f000 fa53 	bl	8044334 <prvAddCurrentTaskToDelayedList>
}
 8043e8e:	bf00      	nop
 8043e90:	3708      	adds	r7, #8
 8043e92:	46bd      	mov	sp, r7
 8043e94:	bd80      	pop	{r7, pc}
 8043e96:	bf00      	nop
 8043e98:	2001b11c 	.word	0x2001b11c

08043e9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8043e9c:	b580      	push	{r7, lr}
 8043e9e:	b084      	sub	sp, #16
 8043ea0:	af00      	add	r7, sp, #0
 8043ea2:	60f8      	str	r0, [r7, #12]
 8043ea4:	60b9      	str	r1, [r7, #8]
 8043ea6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8043ea8:	68fb      	ldr	r3, [r7, #12]
 8043eaa:	2b00      	cmp	r3, #0
 8043eac:	d101      	bne.n	8043eb2 <vTaskPlaceOnEventListRestricted+0x16>
 8043eae:	b672      	cpsid	i
 8043eb0:	e7fe      	b.n	8043eb0 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8043eb2:	4b0a      	ldr	r3, [pc, #40]	; (8043edc <vTaskPlaceOnEventListRestricted+0x40>)
 8043eb4:	681b      	ldr	r3, [r3, #0]
 8043eb6:	3318      	adds	r3, #24
 8043eb8:	4619      	mov	r1, r3
 8043eba:	68f8      	ldr	r0, [r7, #12]
 8043ebc:	f7fe fd0d 	bl	80428da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8043ec0:	687b      	ldr	r3, [r7, #4]
 8043ec2:	2b00      	cmp	r3, #0
 8043ec4:	d002      	beq.n	8043ecc <vTaskPlaceOnEventListRestricted+0x30>
		{
			xTicksToWait = portMAX_DELAY;
 8043ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8043eca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8043ecc:	6879      	ldr	r1, [r7, #4]
 8043ece:	68b8      	ldr	r0, [r7, #8]
 8043ed0:	f000 fa30 	bl	8044334 <prvAddCurrentTaskToDelayedList>
	}
 8043ed4:	bf00      	nop
 8043ed6:	3710      	adds	r7, #16
 8043ed8:	46bd      	mov	sp, r7
 8043eda:	bd80      	pop	{r7, pc}
 8043edc:	2001b11c 	.word	0x2001b11c

08043ee0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8043ee0:	b580      	push	{r7, lr}
 8043ee2:	b084      	sub	sp, #16
 8043ee4:	af00      	add	r7, sp, #0
 8043ee6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8043ee8:	687b      	ldr	r3, [r7, #4]
 8043eea:	68db      	ldr	r3, [r3, #12]
 8043eec:	68db      	ldr	r3, [r3, #12]
 8043eee:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8043ef0:	68bb      	ldr	r3, [r7, #8]
 8043ef2:	2b00      	cmp	r3, #0
 8043ef4:	d101      	bne.n	8043efa <xTaskRemoveFromEventList+0x1a>
 8043ef6:	b672      	cpsid	i
 8043ef8:	e7fe      	b.n	8043ef8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8043efa:	68bb      	ldr	r3, [r7, #8]
 8043efc:	3318      	adds	r3, #24
 8043efe:	4618      	mov	r0, r3
 8043f00:	f7fe fd48 	bl	8042994 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8043f04:	4b1e      	ldr	r3, [pc, #120]	; (8043f80 <xTaskRemoveFromEventList+0xa0>)
 8043f06:	681b      	ldr	r3, [r3, #0]
 8043f08:	2b00      	cmp	r3, #0
 8043f0a:	d11f      	bne.n	8043f4c <xTaskRemoveFromEventList+0x6c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8043f0c:	68bb      	ldr	r3, [r7, #8]
 8043f0e:	3304      	adds	r3, #4
 8043f10:	4618      	mov	r0, r3
 8043f12:	f7fe fd3f 	bl	8042994 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8043f16:	68bb      	ldr	r3, [r7, #8]
 8043f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043f1a:	4b1a      	ldr	r3, [pc, #104]	; (8043f84 <xTaskRemoveFromEventList+0xa4>)
 8043f1c:	681b      	ldr	r3, [r3, #0]
 8043f1e:	429a      	cmp	r2, r3
 8043f20:	d903      	bls.n	8043f2a <xTaskRemoveFromEventList+0x4a>
 8043f22:	68bb      	ldr	r3, [r7, #8]
 8043f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043f26:	4a17      	ldr	r2, [pc, #92]	; (8043f84 <xTaskRemoveFromEventList+0xa4>)
 8043f28:	6013      	str	r3, [r2, #0]
 8043f2a:	68bb      	ldr	r3, [r7, #8]
 8043f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043f2e:	4613      	mov	r3, r2
 8043f30:	009b      	lsls	r3, r3, #2
 8043f32:	4413      	add	r3, r2
 8043f34:	009b      	lsls	r3, r3, #2
 8043f36:	4a14      	ldr	r2, [pc, #80]	; (8043f88 <xTaskRemoveFromEventList+0xa8>)
 8043f38:	441a      	add	r2, r3
 8043f3a:	68bb      	ldr	r3, [r7, #8]
 8043f3c:	3304      	adds	r3, #4
 8043f3e:	4619      	mov	r1, r3
 8043f40:	4610      	mov	r0, r2
 8043f42:	f7fe fcca 	bl	80428da <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 8043f46:	f000 f95b 	bl	8044200 <prvResetNextTaskUnblockTime>
 8043f4a:	e005      	b.n	8043f58 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8043f4c:	68bb      	ldr	r3, [r7, #8]
 8043f4e:	3318      	adds	r3, #24
 8043f50:	4619      	mov	r1, r3
 8043f52:	480e      	ldr	r0, [pc, #56]	; (8043f8c <xTaskRemoveFromEventList+0xac>)
 8043f54:	f7fe fcc1 	bl	80428da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8043f58:	68bb      	ldr	r3, [r7, #8]
 8043f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8043f5c:	4b0c      	ldr	r3, [pc, #48]	; (8043f90 <xTaskRemoveFromEventList+0xb0>)
 8043f5e:	681b      	ldr	r3, [r3, #0]
 8043f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8043f62:	429a      	cmp	r2, r3
 8043f64:	d905      	bls.n	8043f72 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8043f66:	2301      	movs	r3, #1
 8043f68:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8043f6a:	4b0a      	ldr	r3, [pc, #40]	; (8043f94 <xTaskRemoveFromEventList+0xb4>)
 8043f6c:	2201      	movs	r2, #1
 8043f6e:	601a      	str	r2, [r3, #0]
 8043f70:	e001      	b.n	8043f76 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8043f72:	2300      	movs	r3, #0
 8043f74:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8043f76:	68fb      	ldr	r3, [r7, #12]
}
 8043f78:	4618      	mov	r0, r3
 8043f7a:	3710      	adds	r7, #16
 8043f7c:	46bd      	mov	sp, r7
 8043f7e:	bd80      	pop	{r7, pc}
 8043f80:	2001b618 	.word	0x2001b618
 8043f84:	2001b5f8 	.word	0x2001b5f8
 8043f88:	2001b120 	.word	0x2001b120
 8043f8c:	2001b5b0 	.word	0x2001b5b0
 8043f90:	2001b11c 	.word	0x2001b11c
 8043f94:	2001b604 	.word	0x2001b604

08043f98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8043f98:	b480      	push	{r7}
 8043f9a:	b083      	sub	sp, #12
 8043f9c:	af00      	add	r7, sp, #0
 8043f9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8043fa0:	4b06      	ldr	r3, [pc, #24]	; (8043fbc <vTaskInternalSetTimeOutState+0x24>)
 8043fa2:	681a      	ldr	r2, [r3, #0]
 8043fa4:	687b      	ldr	r3, [r7, #4]
 8043fa6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8043fa8:	4b05      	ldr	r3, [pc, #20]	; (8043fc0 <vTaskInternalSetTimeOutState+0x28>)
 8043faa:	681a      	ldr	r2, [r3, #0]
 8043fac:	687b      	ldr	r3, [r7, #4]
 8043fae:	605a      	str	r2, [r3, #4]
}
 8043fb0:	bf00      	nop
 8043fb2:	370c      	adds	r7, #12
 8043fb4:	46bd      	mov	sp, r7
 8043fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043fba:	4770      	bx	lr
 8043fbc:	2001b608 	.word	0x2001b608
 8043fc0:	2001b5f4 	.word	0x2001b5f4

08043fc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8043fc4:	b580      	push	{r7, lr}
 8043fc6:	b086      	sub	sp, #24
 8043fc8:	af00      	add	r7, sp, #0
 8043fca:	6078      	str	r0, [r7, #4]
 8043fcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8043fce:	687b      	ldr	r3, [r7, #4]
 8043fd0:	2b00      	cmp	r3, #0
 8043fd2:	d101      	bne.n	8043fd8 <xTaskCheckForTimeOut+0x14>
 8043fd4:	b672      	cpsid	i
 8043fd6:	e7fe      	b.n	8043fd6 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8043fd8:	683b      	ldr	r3, [r7, #0]
 8043fda:	2b00      	cmp	r3, #0
 8043fdc:	d101      	bne.n	8043fe2 <xTaskCheckForTimeOut+0x1e>
 8043fde:	b672      	cpsid	i
 8043fe0:	e7fe      	b.n	8043fe0 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8043fe2:	f7fe fd51 	bl	8042a88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8043fe6:	4b1d      	ldr	r3, [pc, #116]	; (804405c <xTaskCheckForTimeOut+0x98>)
 8043fe8:	681b      	ldr	r3, [r3, #0]
 8043fea:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8043fec:	687b      	ldr	r3, [r7, #4]
 8043fee:	685b      	ldr	r3, [r3, #4]
 8043ff0:	693a      	ldr	r2, [r7, #16]
 8043ff2:	1ad3      	subs	r3, r2, r3
 8043ff4:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8043ff6:	683b      	ldr	r3, [r7, #0]
 8043ff8:	681b      	ldr	r3, [r3, #0]
 8043ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8043ffe:	d102      	bne.n	8044006 <xTaskCheckForTimeOut+0x42>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8044000:	2300      	movs	r3, #0
 8044002:	617b      	str	r3, [r7, #20]
 8044004:	e023      	b.n	804404e <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8044006:	687b      	ldr	r3, [r7, #4]
 8044008:	681a      	ldr	r2, [r3, #0]
 804400a:	4b15      	ldr	r3, [pc, #84]	; (8044060 <xTaskCheckForTimeOut+0x9c>)
 804400c:	681b      	ldr	r3, [r3, #0]
 804400e:	429a      	cmp	r2, r3
 8044010:	d007      	beq.n	8044022 <xTaskCheckForTimeOut+0x5e>
 8044012:	687b      	ldr	r3, [r7, #4]
 8044014:	685b      	ldr	r3, [r3, #4]
 8044016:	693a      	ldr	r2, [r7, #16]
 8044018:	429a      	cmp	r2, r3
 804401a:	d302      	bcc.n	8044022 <xTaskCheckForTimeOut+0x5e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 804401c:	2301      	movs	r3, #1
 804401e:	617b      	str	r3, [r7, #20]
 8044020:	e015      	b.n	804404e <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8044022:	683b      	ldr	r3, [r7, #0]
 8044024:	681b      	ldr	r3, [r3, #0]
 8044026:	68fa      	ldr	r2, [r7, #12]
 8044028:	429a      	cmp	r2, r3
 804402a:	d20b      	bcs.n	8044044 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 804402c:	683b      	ldr	r3, [r7, #0]
 804402e:	681a      	ldr	r2, [r3, #0]
 8044030:	68fb      	ldr	r3, [r7, #12]
 8044032:	1ad2      	subs	r2, r2, r3
 8044034:	683b      	ldr	r3, [r7, #0]
 8044036:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8044038:	6878      	ldr	r0, [r7, #4]
 804403a:	f7ff ffad 	bl	8043f98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 804403e:	2300      	movs	r3, #0
 8044040:	617b      	str	r3, [r7, #20]
 8044042:	e004      	b.n	804404e <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8044044:	683b      	ldr	r3, [r7, #0]
 8044046:	2200      	movs	r2, #0
 8044048:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 804404a:	2301      	movs	r3, #1
 804404c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 804404e:	f7fe fd2f 	bl	8042ab0 <vPortExitCritical>

	return xReturn;
 8044052:	697b      	ldr	r3, [r7, #20]
}
 8044054:	4618      	mov	r0, r3
 8044056:	3718      	adds	r7, #24
 8044058:	46bd      	mov	sp, r7
 804405a:	bd80      	pop	{r7, pc}
 804405c:	2001b5f4 	.word	0x2001b5f4
 8044060:	2001b608 	.word	0x2001b608

08044064 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8044064:	b480      	push	{r7}
 8044066:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8044068:	4b03      	ldr	r3, [pc, #12]	; (8044078 <vTaskMissedYield+0x14>)
 804406a:	2201      	movs	r2, #1
 804406c:	601a      	str	r2, [r3, #0]
}
 804406e:	bf00      	nop
 8044070:	46bd      	mov	sp, r7
 8044072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044076:	4770      	bx	lr
 8044078:	2001b604 	.word	0x2001b604

0804407c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 804407c:	b580      	push	{r7, lr}
 804407e:	b084      	sub	sp, #16
 8044080:	af00      	add	r7, sp, #0
 8044082:	6078      	str	r0, [r7, #4]
	SCHEDULER IS STARTED. **/

	/* In case a task that has a secure context deletes itself, in which case
	the idle task is responsible for deleting the task's secure context, if
	any. */
	portALLOCATE_SECURE_CONTEXT( configMINIMAL_SECURE_STACK_SIZE );
 8044084:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8044088:	f7fe fece 	bl	8042e28 <vPortAllocateSecureContext>

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 804408c:	f000 f862 	bl	8044154 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8044090:	4b0d      	ldr	r3, [pc, #52]	; (80440c8 <prvIdleTask+0x4c>)
 8044092:	681b      	ldr	r3, [r3, #0]
 8044094:	2b01      	cmp	r3, #1
 8044096:	d901      	bls.n	804409c <prvIdleTask+0x20>
			{
				taskYIELD();
 8044098:	f7fe fce4 	bl	8042a64 <vPortYield>
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 804409c:	f7ff fce4 	bl	8043a68 <prvGetExpectedIdleTime>
 80440a0:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80440a2:	68fb      	ldr	r3, [r7, #12]
 80440a4:	2b01      	cmp	r3, #1
 80440a6:	d9f1      	bls.n	804408c <prvIdleTask+0x10>
			{
				vTaskSuspendAll();
 80440a8:	f7ff fcd0 	bl	8043a4c <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 80440ac:	4b07      	ldr	r3, [pc, #28]	; (80440cc <prvIdleTask+0x50>)
 80440ae:	681a      	ldr	r2, [r3, #0]
 80440b0:	4b07      	ldr	r3, [pc, #28]	; (80440d0 <prvIdleTask+0x54>)
 80440b2:	681b      	ldr	r3, [r3, #0]
 80440b4:	429a      	cmp	r2, r3
 80440b6:	d201      	bcs.n	80440bc <prvIdleTask+0x40>
 80440b8:	b672      	cpsid	i
 80440ba:	e7fe      	b.n	80440ba <prvIdleTask+0x3e>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 80440bc:	f7ff fcd4 	bl	8043a68 <prvGetExpectedIdleTime>
 80440c0:	60f8      	str	r0, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 80440c2:	f7ff fd09 	bl	8043ad8 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 80440c6:	e7e1      	b.n	804408c <prvIdleTask+0x10>
 80440c8:	2001b120 	.word	0x2001b120
 80440cc:	2001b610 	.word	0x2001b610
 80440d0:	2001b5f4 	.word	0x2001b5f4

080440d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80440d4:	b580      	push	{r7, lr}
 80440d6:	b082      	sub	sp, #8
 80440d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80440da:	2300      	movs	r3, #0
 80440dc:	607b      	str	r3, [r7, #4]
 80440de:	e00c      	b.n	80440fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80440e0:	687a      	ldr	r2, [r7, #4]
 80440e2:	4613      	mov	r3, r2
 80440e4:	009b      	lsls	r3, r3, #2
 80440e6:	4413      	add	r3, r2
 80440e8:	009b      	lsls	r3, r3, #2
 80440ea:	4a12      	ldr	r2, [pc, #72]	; (8044134 <prvInitialiseTaskLists+0x60>)
 80440ec:	4413      	add	r3, r2
 80440ee:	4618      	mov	r0, r3
 80440f0:	f7fe fbc6 	bl	8042880 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80440f4:	687b      	ldr	r3, [r7, #4]
 80440f6:	3301      	adds	r3, #1
 80440f8:	607b      	str	r3, [r7, #4]
 80440fa:	687b      	ldr	r3, [r7, #4]
 80440fc:	2b37      	cmp	r3, #55	; 0x37
 80440fe:	d9ef      	bls.n	80440e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8044100:	480d      	ldr	r0, [pc, #52]	; (8044138 <prvInitialiseTaskLists+0x64>)
 8044102:	f7fe fbbd 	bl	8042880 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8044106:	480d      	ldr	r0, [pc, #52]	; (804413c <prvInitialiseTaskLists+0x68>)
 8044108:	f7fe fbba 	bl	8042880 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 804410c:	480c      	ldr	r0, [pc, #48]	; (8044140 <prvInitialiseTaskLists+0x6c>)
 804410e:	f7fe fbb7 	bl	8042880 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8044112:	480c      	ldr	r0, [pc, #48]	; (8044144 <prvInitialiseTaskLists+0x70>)
 8044114:	f7fe fbb4 	bl	8042880 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8044118:	480b      	ldr	r0, [pc, #44]	; (8044148 <prvInitialiseTaskLists+0x74>)
 804411a:	f7fe fbb1 	bl	8042880 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 804411e:	4b0b      	ldr	r3, [pc, #44]	; (804414c <prvInitialiseTaskLists+0x78>)
 8044120:	4a05      	ldr	r2, [pc, #20]	; (8044138 <prvInitialiseTaskLists+0x64>)
 8044122:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8044124:	4b0a      	ldr	r3, [pc, #40]	; (8044150 <prvInitialiseTaskLists+0x7c>)
 8044126:	4a05      	ldr	r2, [pc, #20]	; (804413c <prvInitialiseTaskLists+0x68>)
 8044128:	601a      	str	r2, [r3, #0]
}
 804412a:	bf00      	nop
 804412c:	3708      	adds	r7, #8
 804412e:	46bd      	mov	sp, r7
 8044130:	bd80      	pop	{r7, pc}
 8044132:	bf00      	nop
 8044134:	2001b120 	.word	0x2001b120
 8044138:	2001b580 	.word	0x2001b580
 804413c:	2001b594 	.word	0x2001b594
 8044140:	2001b5b0 	.word	0x2001b5b0
 8044144:	2001b5c4 	.word	0x2001b5c4
 8044148:	2001b5dc 	.word	0x2001b5dc
 804414c:	2001b5a8 	.word	0x2001b5a8
 8044150:	2001b5ac 	.word	0x2001b5ac

08044154 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8044154:	b580      	push	{r7, lr}
 8044156:	b082      	sub	sp, #8
 8044158:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 804415a:	e019      	b.n	8044190 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 804415c:	f7fe fc94 	bl	8042a88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8044160:	4b0f      	ldr	r3, [pc, #60]	; (80441a0 <prvCheckTasksWaitingTermination+0x4c>)
 8044162:	68db      	ldr	r3, [r3, #12]
 8044164:	68db      	ldr	r3, [r3, #12]
 8044166:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8044168:	687b      	ldr	r3, [r7, #4]
 804416a:	3304      	adds	r3, #4
 804416c:	4618      	mov	r0, r3
 804416e:	f7fe fc11 	bl	8042994 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8044172:	4b0c      	ldr	r3, [pc, #48]	; (80441a4 <prvCheckTasksWaitingTermination+0x50>)
 8044174:	681b      	ldr	r3, [r3, #0]
 8044176:	3b01      	subs	r3, #1
 8044178:	4a0a      	ldr	r2, [pc, #40]	; (80441a4 <prvCheckTasksWaitingTermination+0x50>)
 804417a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 804417c:	4b0a      	ldr	r3, [pc, #40]	; (80441a8 <prvCheckTasksWaitingTermination+0x54>)
 804417e:	681b      	ldr	r3, [r3, #0]
 8044180:	3b01      	subs	r3, #1
 8044182:	4a09      	ldr	r2, [pc, #36]	; (80441a8 <prvCheckTasksWaitingTermination+0x54>)
 8044184:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8044186:	f7fe fc93 	bl	8042ab0 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 804418a:	6878      	ldr	r0, [r7, #4]
 804418c:	f000 f80e 	bl	80441ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8044190:	4b05      	ldr	r3, [pc, #20]	; (80441a8 <prvCheckTasksWaitingTermination+0x54>)
 8044192:	681b      	ldr	r3, [r3, #0]
 8044194:	2b00      	cmp	r3, #0
 8044196:	d1e1      	bne.n	804415c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8044198:	bf00      	nop
 804419a:	3708      	adds	r7, #8
 804419c:	46bd      	mov	sp, r7
 804419e:	bd80      	pop	{r7, pc}
 80441a0:	2001b5c4 	.word	0x2001b5c4
 80441a4:	2001b5f0 	.word	0x2001b5f0
 80441a8:	2001b5d8 	.word	0x2001b5d8

080441ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80441ac:	b580      	push	{r7, lr}
 80441ae:	b082      	sub	sp, #8
 80441b0:	af00      	add	r7, sp, #0
 80441b2:	6078      	str	r0, [r7, #4]
		/* This call is required specifically for the TriCore port.  It must be
		above the vPortFree() calls.  The call is also used by ports/demos that
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );
 80441b4:	6878      	ldr	r0, [r7, #4]
 80441b6:	f7fe fe3a 	bl	8042e2e <vPortFreeSecureContext>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80441ba:	687b      	ldr	r3, [r7, #4]
 80441bc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80441c0:	2b00      	cmp	r3, #0
 80441c2:	d108      	bne.n	80441d6 <prvDeleteTCB+0x2a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80441c4:	687b      	ldr	r3, [r7, #4]
 80441c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80441c8:	4618      	mov	r0, r3
 80441ca:	f7fe fa55 	bl	8042678 <vPortFree>
				vPortFree( pxTCB );
 80441ce:	6878      	ldr	r0, [r7, #4]
 80441d0:	f7fe fa52 	bl	8042678 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80441d4:	e00f      	b.n	80441f6 <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80441d6:	687b      	ldr	r3, [r7, #4]
 80441d8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80441dc:	2b01      	cmp	r3, #1
 80441de:	d103      	bne.n	80441e8 <prvDeleteTCB+0x3c>
				vPortFree( pxTCB );
 80441e0:	6878      	ldr	r0, [r7, #4]
 80441e2:	f7fe fa49 	bl	8042678 <vPortFree>
	}
 80441e6:	e006      	b.n	80441f6 <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80441e8:	687b      	ldr	r3, [r7, #4]
 80441ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80441ee:	2b02      	cmp	r3, #2
 80441f0:	d001      	beq.n	80441f6 <prvDeleteTCB+0x4a>
 80441f2:	b672      	cpsid	i
 80441f4:	e7fe      	b.n	80441f4 <prvDeleteTCB+0x48>
	}
 80441f6:	bf00      	nop
 80441f8:	3708      	adds	r7, #8
 80441fa:	46bd      	mov	sp, r7
 80441fc:	bd80      	pop	{r7, pc}
	...

08044200 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8044200:	b480      	push	{r7}
 8044202:	b083      	sub	sp, #12
 8044204:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8044206:	4b0c      	ldr	r3, [pc, #48]	; (8044238 <prvResetNextTaskUnblockTime+0x38>)
 8044208:	681b      	ldr	r3, [r3, #0]
 804420a:	681b      	ldr	r3, [r3, #0]
 804420c:	2b00      	cmp	r3, #0
 804420e:	d104      	bne.n	804421a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8044210:	4b0a      	ldr	r3, [pc, #40]	; (804423c <prvResetNextTaskUnblockTime+0x3c>)
 8044212:	f04f 32ff 	mov.w	r2, #4294967295
 8044216:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8044218:	e008      	b.n	804422c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 804421a:	4b07      	ldr	r3, [pc, #28]	; (8044238 <prvResetNextTaskUnblockTime+0x38>)
 804421c:	681b      	ldr	r3, [r3, #0]
 804421e:	68db      	ldr	r3, [r3, #12]
 8044220:	68db      	ldr	r3, [r3, #12]
 8044222:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8044224:	687b      	ldr	r3, [r7, #4]
 8044226:	685b      	ldr	r3, [r3, #4]
 8044228:	4a04      	ldr	r2, [pc, #16]	; (804423c <prvResetNextTaskUnblockTime+0x3c>)
 804422a:	6013      	str	r3, [r2, #0]
}
 804422c:	bf00      	nop
 804422e:	370c      	adds	r7, #12
 8044230:	46bd      	mov	sp, r7
 8044232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044236:	4770      	bx	lr
 8044238:	2001b5a8 	.word	0x2001b5a8
 804423c:	2001b610 	.word	0x2001b610

08044240 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8044240:	b480      	push	{r7}
 8044242:	b083      	sub	sp, #12
 8044244:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8044246:	4b0b      	ldr	r3, [pc, #44]	; (8044274 <xTaskGetSchedulerState+0x34>)
 8044248:	681b      	ldr	r3, [r3, #0]
 804424a:	2b00      	cmp	r3, #0
 804424c:	d102      	bne.n	8044254 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 804424e:	2301      	movs	r3, #1
 8044250:	607b      	str	r3, [r7, #4]
 8044252:	e008      	b.n	8044266 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8044254:	4b08      	ldr	r3, [pc, #32]	; (8044278 <xTaskGetSchedulerState+0x38>)
 8044256:	681b      	ldr	r3, [r3, #0]
 8044258:	2b00      	cmp	r3, #0
 804425a:	d102      	bne.n	8044262 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 804425c:	2302      	movs	r3, #2
 804425e:	607b      	str	r3, [r7, #4]
 8044260:	e001      	b.n	8044266 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8044262:	2300      	movs	r3, #0
 8044264:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8044266:	687b      	ldr	r3, [r7, #4]
	}
 8044268:	4618      	mov	r0, r3
 804426a:	370c      	adds	r7, #12
 804426c:	46bd      	mov	sp, r7
 804426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044272:	4770      	bx	lr
 8044274:	2001b5fc 	.word	0x2001b5fc
 8044278:	2001b618 	.word	0x2001b618

0804427c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 804427c:	b580      	push	{r7, lr}
 804427e:	b084      	sub	sp, #16
 8044280:	af00      	add	r7, sp, #0
 8044282:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8044284:	687b      	ldr	r3, [r7, #4]
 8044286:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8044288:	2300      	movs	r3, #0
 804428a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 804428c:	687b      	ldr	r3, [r7, #4]
 804428e:	2b00      	cmp	r3, #0
 8044290:	d044      	beq.n	804431c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8044292:	4b25      	ldr	r3, [pc, #148]	; (8044328 <xTaskPriorityDisinherit+0xac>)
 8044294:	681b      	ldr	r3, [r3, #0]
 8044296:	68ba      	ldr	r2, [r7, #8]
 8044298:	429a      	cmp	r2, r3
 804429a:	d001      	beq.n	80442a0 <xTaskPriorityDisinherit+0x24>
 804429c:	b672      	cpsid	i
 804429e:	e7fe      	b.n	804429e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80442a0:	68bb      	ldr	r3, [r7, #8]
 80442a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80442a4:	2b00      	cmp	r3, #0
 80442a6:	d101      	bne.n	80442ac <xTaskPriorityDisinherit+0x30>
 80442a8:	b672      	cpsid	i
 80442aa:	e7fe      	b.n	80442aa <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 80442ac:	68bb      	ldr	r3, [r7, #8]
 80442ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80442b0:	1e5a      	subs	r2, r3, #1
 80442b2:	68bb      	ldr	r3, [r7, #8]
 80442b4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80442b6:	68bb      	ldr	r3, [r7, #8]
 80442b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80442ba:	68bb      	ldr	r3, [r7, #8]
 80442bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80442be:	429a      	cmp	r2, r3
 80442c0:	d02c      	beq.n	804431c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80442c2:	68bb      	ldr	r3, [r7, #8]
 80442c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80442c6:	2b00      	cmp	r3, #0
 80442c8:	d128      	bne.n	804431c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80442ca:	68bb      	ldr	r3, [r7, #8]
 80442cc:	3304      	adds	r3, #4
 80442ce:	4618      	mov	r0, r3
 80442d0:	f7fe fb60 	bl	8042994 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80442d4:	68bb      	ldr	r3, [r7, #8]
 80442d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80442d8:	68bb      	ldr	r3, [r7, #8]
 80442da:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80442dc:	68bb      	ldr	r3, [r7, #8]
 80442de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80442e0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80442e4:	68bb      	ldr	r3, [r7, #8]
 80442e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80442e8:	68bb      	ldr	r3, [r7, #8]
 80442ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80442ec:	4b0f      	ldr	r3, [pc, #60]	; (804432c <xTaskPriorityDisinherit+0xb0>)
 80442ee:	681b      	ldr	r3, [r3, #0]
 80442f0:	429a      	cmp	r2, r3
 80442f2:	d903      	bls.n	80442fc <xTaskPriorityDisinherit+0x80>
 80442f4:	68bb      	ldr	r3, [r7, #8]
 80442f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80442f8:	4a0c      	ldr	r2, [pc, #48]	; (804432c <xTaskPriorityDisinherit+0xb0>)
 80442fa:	6013      	str	r3, [r2, #0]
 80442fc:	68bb      	ldr	r3, [r7, #8]
 80442fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8044300:	4613      	mov	r3, r2
 8044302:	009b      	lsls	r3, r3, #2
 8044304:	4413      	add	r3, r2
 8044306:	009b      	lsls	r3, r3, #2
 8044308:	4a09      	ldr	r2, [pc, #36]	; (8044330 <xTaskPriorityDisinherit+0xb4>)
 804430a:	441a      	add	r2, r3
 804430c:	68bb      	ldr	r3, [r7, #8]
 804430e:	3304      	adds	r3, #4
 8044310:	4619      	mov	r1, r3
 8044312:	4610      	mov	r0, r2
 8044314:	f7fe fae1 	bl	80428da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8044318:	2301      	movs	r3, #1
 804431a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 804431c:	68fb      	ldr	r3, [r7, #12]
	}
 804431e:	4618      	mov	r0, r3
 8044320:	3710      	adds	r7, #16
 8044322:	46bd      	mov	sp, r7
 8044324:	bd80      	pop	{r7, pc}
 8044326:	bf00      	nop
 8044328:	2001b11c 	.word	0x2001b11c
 804432c:	2001b5f8 	.word	0x2001b5f8
 8044330:	2001b120 	.word	0x2001b120

08044334 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8044334:	b580      	push	{r7, lr}
 8044336:	b084      	sub	sp, #16
 8044338:	af00      	add	r7, sp, #0
 804433a:	6078      	str	r0, [r7, #4]
 804433c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 804433e:	4b21      	ldr	r3, [pc, #132]	; (80443c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8044340:	681b      	ldr	r3, [r3, #0]
 8044342:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8044344:	4b20      	ldr	r3, [pc, #128]	; (80443c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8044346:	681b      	ldr	r3, [r3, #0]
 8044348:	3304      	adds	r3, #4
 804434a:	4618      	mov	r0, r3
 804434c:	f7fe fb22 	bl	8042994 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8044350:	687b      	ldr	r3, [r7, #4]
 8044352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8044356:	d10a      	bne.n	804436e <prvAddCurrentTaskToDelayedList+0x3a>
 8044358:	683b      	ldr	r3, [r7, #0]
 804435a:	2b00      	cmp	r3, #0
 804435c:	d007      	beq.n	804436e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 804435e:	4b1a      	ldr	r3, [pc, #104]	; (80443c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8044360:	681b      	ldr	r3, [r3, #0]
 8044362:	3304      	adds	r3, #4
 8044364:	4619      	mov	r1, r3
 8044366:	4819      	ldr	r0, [pc, #100]	; (80443cc <prvAddCurrentTaskToDelayedList+0x98>)
 8044368:	f7fe fab7 	bl	80428da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 804436c:	e026      	b.n	80443bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 804436e:	68fa      	ldr	r2, [r7, #12]
 8044370:	687b      	ldr	r3, [r7, #4]
 8044372:	4413      	add	r3, r2
 8044374:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8044376:	4b14      	ldr	r3, [pc, #80]	; (80443c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8044378:	681b      	ldr	r3, [r3, #0]
 804437a:	68ba      	ldr	r2, [r7, #8]
 804437c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 804437e:	68ba      	ldr	r2, [r7, #8]
 8044380:	68fb      	ldr	r3, [r7, #12]
 8044382:	429a      	cmp	r2, r3
 8044384:	d209      	bcs.n	804439a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8044386:	4b12      	ldr	r3, [pc, #72]	; (80443d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8044388:	681a      	ldr	r2, [r3, #0]
 804438a:	4b0f      	ldr	r3, [pc, #60]	; (80443c8 <prvAddCurrentTaskToDelayedList+0x94>)
 804438c:	681b      	ldr	r3, [r3, #0]
 804438e:	3304      	adds	r3, #4
 8044390:	4619      	mov	r1, r3
 8044392:	4610      	mov	r0, r2
 8044394:	f7fe fac5 	bl	8042922 <vListInsert>
}
 8044398:	e010      	b.n	80443bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 804439a:	4b0e      	ldr	r3, [pc, #56]	; (80443d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 804439c:	681a      	ldr	r2, [r3, #0]
 804439e:	4b0a      	ldr	r3, [pc, #40]	; (80443c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80443a0:	681b      	ldr	r3, [r3, #0]
 80443a2:	3304      	adds	r3, #4
 80443a4:	4619      	mov	r1, r3
 80443a6:	4610      	mov	r0, r2
 80443a8:	f7fe fabb 	bl	8042922 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80443ac:	4b0a      	ldr	r3, [pc, #40]	; (80443d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80443ae:	681b      	ldr	r3, [r3, #0]
 80443b0:	68ba      	ldr	r2, [r7, #8]
 80443b2:	429a      	cmp	r2, r3
 80443b4:	d202      	bcs.n	80443bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80443b6:	4a08      	ldr	r2, [pc, #32]	; (80443d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80443b8:	68bb      	ldr	r3, [r7, #8]
 80443ba:	6013      	str	r3, [r2, #0]
}
 80443bc:	bf00      	nop
 80443be:	3710      	adds	r7, #16
 80443c0:	46bd      	mov	sp, r7
 80443c2:	bd80      	pop	{r7, pc}
 80443c4:	2001b5f4 	.word	0x2001b5f4
 80443c8:	2001b11c 	.word	0x2001b11c
 80443cc:	2001b5dc 	.word	0x2001b5dc
 80443d0:	2001b5ac 	.word	0x2001b5ac
 80443d4:	2001b5a8 	.word	0x2001b5a8
 80443d8:	2001b610 	.word	0x2001b610

080443dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80443dc:	b580      	push	{r7, lr}
 80443de:	b088      	sub	sp, #32
 80443e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80443e2:	2300      	movs	r3, #0
 80443e4:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80443e6:	f000 fac1 	bl	804496c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80443ea:	4b17      	ldr	r3, [pc, #92]	; (8044448 <xTimerCreateTimerTask+0x6c>)
 80443ec:	681b      	ldr	r3, [r3, #0]
 80443ee:	2b00      	cmp	r3, #0
 80443f0:	d020      	beq.n	8044434 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80443f2:	2300      	movs	r3, #0
 80443f4:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80443f6:	2300      	movs	r3, #0
 80443f8:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80443fa:	463a      	mov	r2, r7
 80443fc:	1d39      	adds	r1, r7, #4
 80443fe:	f107 0308 	add.w	r3, r7, #8
 8044402:	4618      	mov	r0, r3
 8044404:	f7fe f876 	bl	80424f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8044408:	6839      	ldr	r1, [r7, #0]
 804440a:	687b      	ldr	r3, [r7, #4]
 804440c:	68ba      	ldr	r2, [r7, #8]
 804440e:	9202      	str	r2, [sp, #8]
 8044410:	9301      	str	r3, [sp, #4]
 8044412:	2303      	movs	r3, #3
 8044414:	9300      	str	r3, [sp, #0]
 8044416:	2300      	movs	r3, #0
 8044418:	460a      	mov	r2, r1
 804441a:	490c      	ldr	r1, [pc, #48]	; (804444c <xTimerCreateTimerTask+0x70>)
 804441c:	480c      	ldr	r0, [pc, #48]	; (8044450 <xTimerCreateTimerTask+0x74>)
 804441e:	f7ff f925 	bl	804366c <xTaskCreateStatic>
 8044422:	4602      	mov	r2, r0
 8044424:	4b0b      	ldr	r3, [pc, #44]	; (8044454 <xTimerCreateTimerTask+0x78>)
 8044426:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8044428:	4b0a      	ldr	r3, [pc, #40]	; (8044454 <xTimerCreateTimerTask+0x78>)
 804442a:	681b      	ldr	r3, [r3, #0]
 804442c:	2b00      	cmp	r3, #0
 804442e:	d001      	beq.n	8044434 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8044430:	2301      	movs	r3, #1
 8044432:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8044434:	68fb      	ldr	r3, [r7, #12]
 8044436:	2b00      	cmp	r3, #0
 8044438:	d101      	bne.n	804443e <xTimerCreateTimerTask+0x62>
 804443a:	b672      	cpsid	i
 804443c:	e7fe      	b.n	804443c <xTimerCreateTimerTask+0x60>
	return xReturn;
 804443e:	68fb      	ldr	r3, [r7, #12]
}
 8044440:	4618      	mov	r0, r3
 8044442:	3710      	adds	r7, #16
 8044444:	46bd      	mov	sp, r7
 8044446:	bd80      	pop	{r7, pc}
 8044448:	2001b64c 	.word	0x2001b64c
 804444c:	08044b4c 	.word	0x08044b4c
 8044450:	08044569 	.word	0x08044569
 8044454:	2001b650 	.word	0x2001b650

08044458 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8044458:	b580      	push	{r7, lr}
 804445a:	b08a      	sub	sp, #40	; 0x28
 804445c:	af00      	add	r7, sp, #0
 804445e:	60f8      	str	r0, [r7, #12]
 8044460:	60b9      	str	r1, [r7, #8]
 8044462:	607a      	str	r2, [r7, #4]
 8044464:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8044466:	2300      	movs	r3, #0
 8044468:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 804446a:	68fb      	ldr	r3, [r7, #12]
 804446c:	2b00      	cmp	r3, #0
 804446e:	d101      	bne.n	8044474 <xTimerGenericCommand+0x1c>
 8044470:	b672      	cpsid	i
 8044472:	e7fe      	b.n	8044472 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8044474:	4b19      	ldr	r3, [pc, #100]	; (80444dc <xTimerGenericCommand+0x84>)
 8044476:	681b      	ldr	r3, [r3, #0]
 8044478:	2b00      	cmp	r3, #0
 804447a:	d02a      	beq.n	80444d2 <xTimerGenericCommand+0x7a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 804447c:	68bb      	ldr	r3, [r7, #8]
 804447e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8044480:	687b      	ldr	r3, [r7, #4]
 8044482:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8044484:	68fb      	ldr	r3, [r7, #12]
 8044486:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8044488:	68bb      	ldr	r3, [r7, #8]
 804448a:	2b05      	cmp	r3, #5
 804448c:	dc18      	bgt.n	80444c0 <xTimerGenericCommand+0x68>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 804448e:	f7ff fed7 	bl	8044240 <xTaskGetSchedulerState>
 8044492:	4603      	mov	r3, r0
 8044494:	2b02      	cmp	r3, #2
 8044496:	d109      	bne.n	80444ac <xTimerGenericCommand+0x54>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8044498:	4b10      	ldr	r3, [pc, #64]	; (80444dc <xTimerGenericCommand+0x84>)
 804449a:	6818      	ldr	r0, [r3, #0]
 804449c:	f107 0114 	add.w	r1, r7, #20
 80444a0:	2300      	movs	r3, #0
 80444a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80444a4:	f7fe fd8f 	bl	8042fc6 <xQueueGenericSend>
 80444a8:	6278      	str	r0, [r7, #36]	; 0x24
 80444aa:	e012      	b.n	80444d2 <xTimerGenericCommand+0x7a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80444ac:	4b0b      	ldr	r3, [pc, #44]	; (80444dc <xTimerGenericCommand+0x84>)
 80444ae:	6818      	ldr	r0, [r3, #0]
 80444b0:	f107 0114 	add.w	r1, r7, #20
 80444b4:	2300      	movs	r3, #0
 80444b6:	2200      	movs	r2, #0
 80444b8:	f7fe fd85 	bl	8042fc6 <xQueueGenericSend>
 80444bc:	6278      	str	r0, [r7, #36]	; 0x24
 80444be:	e008      	b.n	80444d2 <xTimerGenericCommand+0x7a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80444c0:	4b06      	ldr	r3, [pc, #24]	; (80444dc <xTimerGenericCommand+0x84>)
 80444c2:	6818      	ldr	r0, [r3, #0]
 80444c4:	f107 0114 	add.w	r1, r7, #20
 80444c8:	2300      	movs	r3, #0
 80444ca:	683a      	ldr	r2, [r7, #0]
 80444cc:	f7fe fe40 	bl	8043150 <xQueueGenericSendFromISR>
 80444d0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80444d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80444d4:	4618      	mov	r0, r3
 80444d6:	3728      	adds	r7, #40	; 0x28
 80444d8:	46bd      	mov	sp, r7
 80444da:	bd80      	pop	{r7, pc}
 80444dc:	2001b64c 	.word	0x2001b64c

080444e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80444e0:	b580      	push	{r7, lr}
 80444e2:	b086      	sub	sp, #24
 80444e4:	af02      	add	r7, sp, #8
 80444e6:	6078      	str	r0, [r7, #4]
 80444e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80444ea:	4b1e      	ldr	r3, [pc, #120]	; (8044564 <prvProcessExpiredTimer+0x84>)
 80444ec:	681b      	ldr	r3, [r3, #0]
 80444ee:	68db      	ldr	r3, [r3, #12]
 80444f0:	68db      	ldr	r3, [r3, #12]
 80444f2:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80444f4:	68fb      	ldr	r3, [r7, #12]
 80444f6:	3304      	adds	r3, #4
 80444f8:	4618      	mov	r0, r3
 80444fa:	f7fe fa4b 	bl	8042994 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80444fe:	68fb      	ldr	r3, [r7, #12]
 8044500:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8044504:	f003 0304 	and.w	r3, r3, #4
 8044508:	2b00      	cmp	r3, #0
 804450a:	d019      	beq.n	8044540 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 804450c:	68fb      	ldr	r3, [r7, #12]
 804450e:	699a      	ldr	r2, [r3, #24]
 8044510:	687b      	ldr	r3, [r7, #4]
 8044512:	18d1      	adds	r1, r2, r3
 8044514:	687b      	ldr	r3, [r7, #4]
 8044516:	683a      	ldr	r2, [r7, #0]
 8044518:	68f8      	ldr	r0, [r7, #12]
 804451a:	f000 f8c1 	bl	80446a0 <prvInsertTimerInActiveList>
 804451e:	4603      	mov	r3, r0
 8044520:	2b00      	cmp	r3, #0
 8044522:	d016      	beq.n	8044552 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8044524:	2300      	movs	r3, #0
 8044526:	9300      	str	r3, [sp, #0]
 8044528:	2300      	movs	r3, #0
 804452a:	687a      	ldr	r2, [r7, #4]
 804452c:	2100      	movs	r1, #0
 804452e:	68f8      	ldr	r0, [r7, #12]
 8044530:	f7ff ff92 	bl	8044458 <xTimerGenericCommand>
 8044534:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8044536:	68bb      	ldr	r3, [r7, #8]
 8044538:	2b00      	cmp	r3, #0
 804453a:	d10a      	bne.n	8044552 <prvProcessExpiredTimer+0x72>
 804453c:	b672      	cpsid	i
 804453e:	e7fe      	b.n	804453e <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8044540:	68fb      	ldr	r3, [r7, #12]
 8044542:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8044546:	f023 0301 	bic.w	r3, r3, #1
 804454a:	b2da      	uxtb	r2, r3
 804454c:	68fb      	ldr	r3, [r7, #12]
 804454e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8044552:	68fb      	ldr	r3, [r7, #12]
 8044554:	6a1b      	ldr	r3, [r3, #32]
 8044556:	68f8      	ldr	r0, [r7, #12]
 8044558:	4798      	blx	r3
}
 804455a:	bf00      	nop
 804455c:	3710      	adds	r7, #16
 804455e:	46bd      	mov	sp, r7
 8044560:	bd80      	pop	{r7, pc}
 8044562:	bf00      	nop
 8044564:	2001b644 	.word	0x2001b644

08044568 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8044568:	b580      	push	{r7, lr}
 804456a:	b084      	sub	sp, #16
 804456c:	af00      	add	r7, sp, #0
 804456e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8044570:	f107 0308 	add.w	r3, r7, #8
 8044574:	4618      	mov	r0, r3
 8044576:	f000 f84f 	bl	8044618 <prvGetNextExpireTime>
 804457a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 804457c:	68bb      	ldr	r3, [r7, #8]
 804457e:	4619      	mov	r1, r3
 8044580:	68f8      	ldr	r0, [r7, #12]
 8044582:	f000 f803 	bl	804458c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8044586:	f000 f8cd 	bl	8044724 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 804458a:	e7f1      	b.n	8044570 <prvTimerTask+0x8>

0804458c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 804458c:	b580      	push	{r7, lr}
 804458e:	b084      	sub	sp, #16
 8044590:	af00      	add	r7, sp, #0
 8044592:	6078      	str	r0, [r7, #4]
 8044594:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8044596:	f7ff fa59 	bl	8043a4c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 804459a:	f107 0308 	add.w	r3, r7, #8
 804459e:	4618      	mov	r0, r3
 80445a0:	f000 f85e 	bl	8044660 <prvSampleTimeNow>
 80445a4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80445a6:	68bb      	ldr	r3, [r7, #8]
 80445a8:	2b00      	cmp	r3, #0
 80445aa:	d12a      	bne.n	8044602 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80445ac:	683b      	ldr	r3, [r7, #0]
 80445ae:	2b00      	cmp	r3, #0
 80445b0:	d10a      	bne.n	80445c8 <prvProcessTimerOrBlockTask+0x3c>
 80445b2:	687a      	ldr	r2, [r7, #4]
 80445b4:	68fb      	ldr	r3, [r7, #12]
 80445b6:	429a      	cmp	r2, r3
 80445b8:	d806      	bhi.n	80445c8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80445ba:	f7ff fa8d 	bl	8043ad8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80445be:	68f9      	ldr	r1, [r7, #12]
 80445c0:	6878      	ldr	r0, [r7, #4]
 80445c2:	f7ff ff8d 	bl	80444e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80445c6:	e01e      	b.n	8044606 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 80445c8:	683b      	ldr	r3, [r7, #0]
 80445ca:	2b00      	cmp	r3, #0
 80445cc:	d008      	beq.n	80445e0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80445ce:	4b10      	ldr	r3, [pc, #64]	; (8044610 <prvProcessTimerOrBlockTask+0x84>)
 80445d0:	681b      	ldr	r3, [r3, #0]
 80445d2:	681b      	ldr	r3, [r3, #0]
 80445d4:	2b00      	cmp	r3, #0
 80445d6:	d101      	bne.n	80445dc <prvProcessTimerOrBlockTask+0x50>
 80445d8:	2301      	movs	r3, #1
 80445da:	e000      	b.n	80445de <prvProcessTimerOrBlockTask+0x52>
 80445dc:	2300      	movs	r3, #0
 80445de:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80445e0:	4b0c      	ldr	r3, [pc, #48]	; (8044614 <prvProcessTimerOrBlockTask+0x88>)
 80445e2:	6818      	ldr	r0, [r3, #0]
 80445e4:	687a      	ldr	r2, [r7, #4]
 80445e6:	68fb      	ldr	r3, [r7, #12]
 80445e8:	1ad3      	subs	r3, r2, r3
 80445ea:	683a      	ldr	r2, [r7, #0]
 80445ec:	4619      	mov	r1, r3
 80445ee:	f7ff f809 	bl	8043604 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80445f2:	f7ff fa71 	bl	8043ad8 <xTaskResumeAll>
 80445f6:	4603      	mov	r3, r0
 80445f8:	2b00      	cmp	r3, #0
 80445fa:	d104      	bne.n	8044606 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 80445fc:	f7fe fa32 	bl	8042a64 <vPortYield>
}
 8044600:	e001      	b.n	8044606 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8044602:	f7ff fa69 	bl	8043ad8 <xTaskResumeAll>
}
 8044606:	bf00      	nop
 8044608:	3710      	adds	r7, #16
 804460a:	46bd      	mov	sp, r7
 804460c:	bd80      	pop	{r7, pc}
 804460e:	bf00      	nop
 8044610:	2001b648 	.word	0x2001b648
 8044614:	2001b64c 	.word	0x2001b64c

08044618 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8044618:	b480      	push	{r7}
 804461a:	b085      	sub	sp, #20
 804461c:	af00      	add	r7, sp, #0
 804461e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8044620:	4b0e      	ldr	r3, [pc, #56]	; (804465c <prvGetNextExpireTime+0x44>)
 8044622:	681b      	ldr	r3, [r3, #0]
 8044624:	681b      	ldr	r3, [r3, #0]
 8044626:	2b00      	cmp	r3, #0
 8044628:	d101      	bne.n	804462e <prvGetNextExpireTime+0x16>
 804462a:	2201      	movs	r2, #1
 804462c:	e000      	b.n	8044630 <prvGetNextExpireTime+0x18>
 804462e:	2200      	movs	r2, #0
 8044630:	687b      	ldr	r3, [r7, #4]
 8044632:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8044634:	687b      	ldr	r3, [r7, #4]
 8044636:	681b      	ldr	r3, [r3, #0]
 8044638:	2b00      	cmp	r3, #0
 804463a:	d105      	bne.n	8044648 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 804463c:	4b07      	ldr	r3, [pc, #28]	; (804465c <prvGetNextExpireTime+0x44>)
 804463e:	681b      	ldr	r3, [r3, #0]
 8044640:	68db      	ldr	r3, [r3, #12]
 8044642:	681b      	ldr	r3, [r3, #0]
 8044644:	60fb      	str	r3, [r7, #12]
 8044646:	e001      	b.n	804464c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8044648:	2300      	movs	r3, #0
 804464a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 804464c:	68fb      	ldr	r3, [r7, #12]
}
 804464e:	4618      	mov	r0, r3
 8044650:	3714      	adds	r7, #20
 8044652:	46bd      	mov	sp, r7
 8044654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044658:	4770      	bx	lr
 804465a:	bf00      	nop
 804465c:	2001b644 	.word	0x2001b644

08044660 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8044660:	b580      	push	{r7, lr}
 8044662:	b084      	sub	sp, #16
 8044664:	af00      	add	r7, sp, #0
 8044666:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8044668:	f7ff fac2 	bl	8043bf0 <xTaskGetTickCount>
 804466c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 804466e:	4b0b      	ldr	r3, [pc, #44]	; (804469c <prvSampleTimeNow+0x3c>)
 8044670:	681b      	ldr	r3, [r3, #0]
 8044672:	68fa      	ldr	r2, [r7, #12]
 8044674:	429a      	cmp	r2, r3
 8044676:	d205      	bcs.n	8044684 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8044678:	f000 f91c 	bl	80448b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 804467c:	687b      	ldr	r3, [r7, #4]
 804467e:	2201      	movs	r2, #1
 8044680:	601a      	str	r2, [r3, #0]
 8044682:	e002      	b.n	804468a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8044684:	687b      	ldr	r3, [r7, #4]
 8044686:	2200      	movs	r2, #0
 8044688:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 804468a:	4a04      	ldr	r2, [pc, #16]	; (804469c <prvSampleTimeNow+0x3c>)
 804468c:	68fb      	ldr	r3, [r7, #12]
 804468e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8044690:	68fb      	ldr	r3, [r7, #12]
}
 8044692:	4618      	mov	r0, r3
 8044694:	3710      	adds	r7, #16
 8044696:	46bd      	mov	sp, r7
 8044698:	bd80      	pop	{r7, pc}
 804469a:	bf00      	nop
 804469c:	2001b654 	.word	0x2001b654

080446a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80446a0:	b580      	push	{r7, lr}
 80446a2:	b086      	sub	sp, #24
 80446a4:	af00      	add	r7, sp, #0
 80446a6:	60f8      	str	r0, [r7, #12]
 80446a8:	60b9      	str	r1, [r7, #8]
 80446aa:	607a      	str	r2, [r7, #4]
 80446ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80446ae:	2300      	movs	r3, #0
 80446b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80446b2:	68fb      	ldr	r3, [r7, #12]
 80446b4:	68ba      	ldr	r2, [r7, #8]
 80446b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80446b8:	68fb      	ldr	r3, [r7, #12]
 80446ba:	68fa      	ldr	r2, [r7, #12]
 80446bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80446be:	68ba      	ldr	r2, [r7, #8]
 80446c0:	687b      	ldr	r3, [r7, #4]
 80446c2:	429a      	cmp	r2, r3
 80446c4:	d812      	bhi.n	80446ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80446c6:	687a      	ldr	r2, [r7, #4]
 80446c8:	683b      	ldr	r3, [r7, #0]
 80446ca:	1ad2      	subs	r2, r2, r3
 80446cc:	68fb      	ldr	r3, [r7, #12]
 80446ce:	699b      	ldr	r3, [r3, #24]
 80446d0:	429a      	cmp	r2, r3
 80446d2:	d302      	bcc.n	80446da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80446d4:	2301      	movs	r3, #1
 80446d6:	617b      	str	r3, [r7, #20]
 80446d8:	e01b      	b.n	8044712 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80446da:	4b10      	ldr	r3, [pc, #64]	; (804471c <prvInsertTimerInActiveList+0x7c>)
 80446dc:	681a      	ldr	r2, [r3, #0]
 80446de:	68fb      	ldr	r3, [r7, #12]
 80446e0:	3304      	adds	r3, #4
 80446e2:	4619      	mov	r1, r3
 80446e4:	4610      	mov	r0, r2
 80446e6:	f7fe f91c 	bl	8042922 <vListInsert>
 80446ea:	e012      	b.n	8044712 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80446ec:	687a      	ldr	r2, [r7, #4]
 80446ee:	683b      	ldr	r3, [r7, #0]
 80446f0:	429a      	cmp	r2, r3
 80446f2:	d206      	bcs.n	8044702 <prvInsertTimerInActiveList+0x62>
 80446f4:	68ba      	ldr	r2, [r7, #8]
 80446f6:	683b      	ldr	r3, [r7, #0]
 80446f8:	429a      	cmp	r2, r3
 80446fa:	d302      	bcc.n	8044702 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80446fc:	2301      	movs	r3, #1
 80446fe:	617b      	str	r3, [r7, #20]
 8044700:	e007      	b.n	8044712 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8044702:	4b07      	ldr	r3, [pc, #28]	; (8044720 <prvInsertTimerInActiveList+0x80>)
 8044704:	681a      	ldr	r2, [r3, #0]
 8044706:	68fb      	ldr	r3, [r7, #12]
 8044708:	3304      	adds	r3, #4
 804470a:	4619      	mov	r1, r3
 804470c:	4610      	mov	r0, r2
 804470e:	f7fe f908 	bl	8042922 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8044712:	697b      	ldr	r3, [r7, #20]
}
 8044714:	4618      	mov	r0, r3
 8044716:	3718      	adds	r7, #24
 8044718:	46bd      	mov	sp, r7
 804471a:	bd80      	pop	{r7, pc}
 804471c:	2001b648 	.word	0x2001b648
 8044720:	2001b644 	.word	0x2001b644

08044724 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8044724:	b580      	push	{r7, lr}
 8044726:	b08c      	sub	sp, #48	; 0x30
 8044728:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 804472a:	e0b0      	b.n	804488e <prvProcessReceivedCommands+0x16a>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 804472c:	68bb      	ldr	r3, [r7, #8]
 804472e:	2b00      	cmp	r3, #0
 8044730:	da10      	bge.n	8044754 <prvProcessReceivedCommands+0x30>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8044732:	f107 0308 	add.w	r3, r7, #8
 8044736:	3304      	adds	r3, #4
 8044738:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 804473a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 804473c:	2b00      	cmp	r3, #0
 804473e:	d101      	bne.n	8044744 <prvProcessReceivedCommands+0x20>
 8044740:	b672      	cpsid	i
 8044742:	e7fe      	b.n	8044742 <prvProcessReceivedCommands+0x1e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8044744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8044746:	681b      	ldr	r3, [r3, #0]
 8044748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 804474a:	6850      	ldr	r0, [r2, #4]
 804474c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 804474e:	6892      	ldr	r2, [r2, #8]
 8044750:	4611      	mov	r1, r2
 8044752:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8044754:	68bb      	ldr	r3, [r7, #8]
 8044756:	2b00      	cmp	r3, #0
 8044758:	f2c0 8098 	blt.w	804488c <prvProcessReceivedCommands+0x168>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 804475c:	693b      	ldr	r3, [r7, #16]
 804475e:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8044760:	6a3b      	ldr	r3, [r7, #32]
 8044762:	695b      	ldr	r3, [r3, #20]
 8044764:	2b00      	cmp	r3, #0
 8044766:	d004      	beq.n	8044772 <prvProcessReceivedCommands+0x4e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8044768:	6a3b      	ldr	r3, [r7, #32]
 804476a:	3304      	adds	r3, #4
 804476c:	4618      	mov	r0, r3
 804476e:	f7fe f911 	bl	8042994 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8044772:	1d3b      	adds	r3, r7, #4
 8044774:	4618      	mov	r0, r3
 8044776:	f7ff ff73 	bl	8044660 <prvSampleTimeNow>
 804477a:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 804477c:	68bb      	ldr	r3, [r7, #8]
 804477e:	2b09      	cmp	r3, #9
 8044780:	f200 8085 	bhi.w	804488e <prvProcessReceivedCommands+0x16a>
 8044784:	a201      	add	r2, pc, #4	; (adr r2, 804478c <prvProcessReceivedCommands+0x68>)
 8044786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804478a:	bf00      	nop
 804478c:	080447b5 	.word	0x080447b5
 8044790:	080447b5 	.word	0x080447b5
 8044794:	080447b5 	.word	0x080447b5
 8044798:	08044817 	.word	0x08044817
 804479c:	0804482b 	.word	0x0804482b
 80447a0:	08044863 	.word	0x08044863
 80447a4:	080447b5 	.word	0x080447b5
 80447a8:	080447b5 	.word	0x080447b5
 80447ac:	08044817 	.word	0x08044817
 80447b0:	0804482b 	.word	0x0804482b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80447b4:	6a3b      	ldr	r3, [r7, #32]
 80447b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80447ba:	f043 0301 	orr.w	r3, r3, #1
 80447be:	b2da      	uxtb	r2, r3
 80447c0:	6a3b      	ldr	r3, [r7, #32]
 80447c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80447c6:	68fa      	ldr	r2, [r7, #12]
 80447c8:	6a3b      	ldr	r3, [r7, #32]
 80447ca:	699b      	ldr	r3, [r3, #24]
 80447cc:	18d1      	adds	r1, r2, r3
 80447ce:	68fb      	ldr	r3, [r7, #12]
 80447d0:	69fa      	ldr	r2, [r7, #28]
 80447d2:	6a38      	ldr	r0, [r7, #32]
 80447d4:	f7ff ff64 	bl	80446a0 <prvInsertTimerInActiveList>
 80447d8:	4603      	mov	r3, r0
 80447da:	2b00      	cmp	r3, #0
 80447dc:	d057      	beq.n	804488e <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80447de:	6a3b      	ldr	r3, [r7, #32]
 80447e0:	6a1b      	ldr	r3, [r3, #32]
 80447e2:	6a38      	ldr	r0, [r7, #32]
 80447e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80447e6:	6a3b      	ldr	r3, [r7, #32]
 80447e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80447ec:	f003 0304 	and.w	r3, r3, #4
 80447f0:	2b00      	cmp	r3, #0
 80447f2:	d04c      	beq.n	804488e <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80447f4:	68fa      	ldr	r2, [r7, #12]
 80447f6:	6a3b      	ldr	r3, [r7, #32]
 80447f8:	699b      	ldr	r3, [r3, #24]
 80447fa:	441a      	add	r2, r3
 80447fc:	2300      	movs	r3, #0
 80447fe:	9300      	str	r3, [sp, #0]
 8044800:	2300      	movs	r3, #0
 8044802:	2100      	movs	r1, #0
 8044804:	6a38      	ldr	r0, [r7, #32]
 8044806:	f7ff fe27 	bl	8044458 <xTimerGenericCommand>
 804480a:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 804480c:	69bb      	ldr	r3, [r7, #24]
 804480e:	2b00      	cmp	r3, #0
 8044810:	d13d      	bne.n	804488e <prvProcessReceivedCommands+0x16a>
 8044812:	b672      	cpsid	i
 8044814:	e7fe      	b.n	8044814 <prvProcessReceivedCommands+0xf0>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8044816:	6a3b      	ldr	r3, [r7, #32]
 8044818:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 804481c:	f023 0301 	bic.w	r3, r3, #1
 8044820:	b2da      	uxtb	r2, r3
 8044822:	6a3b      	ldr	r3, [r7, #32]
 8044824:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8044828:	e031      	b.n	804488e <prvProcessReceivedCommands+0x16a>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 804482a:	6a3b      	ldr	r3, [r7, #32]
 804482c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8044830:	f043 0301 	orr.w	r3, r3, #1
 8044834:	b2da      	uxtb	r2, r3
 8044836:	6a3b      	ldr	r3, [r7, #32]
 8044838:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 804483c:	68fa      	ldr	r2, [r7, #12]
 804483e:	6a3b      	ldr	r3, [r7, #32]
 8044840:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8044842:	6a3b      	ldr	r3, [r7, #32]
 8044844:	699b      	ldr	r3, [r3, #24]
 8044846:	2b00      	cmp	r3, #0
 8044848:	d101      	bne.n	804484e <prvProcessReceivedCommands+0x12a>
 804484a:	b672      	cpsid	i
 804484c:	e7fe      	b.n	804484c <prvProcessReceivedCommands+0x128>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 804484e:	6a3b      	ldr	r3, [r7, #32]
 8044850:	699a      	ldr	r2, [r3, #24]
 8044852:	69fb      	ldr	r3, [r7, #28]
 8044854:	18d1      	adds	r1, r2, r3
 8044856:	69fb      	ldr	r3, [r7, #28]
 8044858:	69fa      	ldr	r2, [r7, #28]
 804485a:	6a38      	ldr	r0, [r7, #32]
 804485c:	f7ff ff20 	bl	80446a0 <prvInsertTimerInActiveList>
					break;
 8044860:	e015      	b.n	804488e <prvProcessReceivedCommands+0x16a>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8044862:	6a3b      	ldr	r3, [r7, #32]
 8044864:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8044868:	f003 0302 	and.w	r3, r3, #2
 804486c:	2b00      	cmp	r3, #0
 804486e:	d103      	bne.n	8044878 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8044870:	6a38      	ldr	r0, [r7, #32]
 8044872:	f7fd ff01 	bl	8042678 <vPortFree>
 8044876:	e00a      	b.n	804488e <prvProcessReceivedCommands+0x16a>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8044878:	6a3b      	ldr	r3, [r7, #32]
 804487a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 804487e:	f023 0301 	bic.w	r3, r3, #1
 8044882:	b2da      	uxtb	r2, r3
 8044884:	6a3b      	ldr	r3, [r7, #32]
 8044886:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 804488a:	e000      	b.n	804488e <prvProcessReceivedCommands+0x16a>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 804488c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 804488e:	4b08      	ldr	r3, [pc, #32]	; (80448b0 <prvProcessReceivedCommands+0x18c>)
 8044890:	681b      	ldr	r3, [r3, #0]
 8044892:	f107 0108 	add.w	r1, r7, #8
 8044896:	2200      	movs	r2, #0
 8044898:	4618      	mov	r0, r3
 804489a:	f7fe fcc4 	bl	8043226 <xQueueReceive>
 804489e:	4603      	mov	r3, r0
 80448a0:	2b00      	cmp	r3, #0
 80448a2:	f47f af43 	bne.w	804472c <prvProcessReceivedCommands+0x8>
	}
}
 80448a6:	bf00      	nop
 80448a8:	3728      	adds	r7, #40	; 0x28
 80448aa:	46bd      	mov	sp, r7
 80448ac:	bd80      	pop	{r7, pc}
 80448ae:	bf00      	nop
 80448b0:	2001b64c 	.word	0x2001b64c

080448b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80448b4:	b580      	push	{r7, lr}
 80448b6:	b088      	sub	sp, #32
 80448b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80448ba:	e03f      	b.n	804493c <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80448bc:	4b29      	ldr	r3, [pc, #164]	; (8044964 <prvSwitchTimerLists+0xb0>)
 80448be:	681b      	ldr	r3, [r3, #0]
 80448c0:	68db      	ldr	r3, [r3, #12]
 80448c2:	681b      	ldr	r3, [r3, #0]
 80448c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80448c6:	4b27      	ldr	r3, [pc, #156]	; (8044964 <prvSwitchTimerLists+0xb0>)
 80448c8:	681b      	ldr	r3, [r3, #0]
 80448ca:	68db      	ldr	r3, [r3, #12]
 80448cc:	68db      	ldr	r3, [r3, #12]
 80448ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80448d0:	68fb      	ldr	r3, [r7, #12]
 80448d2:	3304      	adds	r3, #4
 80448d4:	4618      	mov	r0, r3
 80448d6:	f7fe f85d 	bl	8042994 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80448da:	68fb      	ldr	r3, [r7, #12]
 80448dc:	6a1b      	ldr	r3, [r3, #32]
 80448de:	68f8      	ldr	r0, [r7, #12]
 80448e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80448e2:	68fb      	ldr	r3, [r7, #12]
 80448e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80448e8:	f003 0304 	and.w	r3, r3, #4
 80448ec:	2b00      	cmp	r3, #0
 80448ee:	d025      	beq.n	804493c <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80448f0:	68fb      	ldr	r3, [r7, #12]
 80448f2:	699b      	ldr	r3, [r3, #24]
 80448f4:	693a      	ldr	r2, [r7, #16]
 80448f6:	4413      	add	r3, r2
 80448f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80448fa:	68ba      	ldr	r2, [r7, #8]
 80448fc:	693b      	ldr	r3, [r7, #16]
 80448fe:	429a      	cmp	r2, r3
 8044900:	d90e      	bls.n	8044920 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8044902:	68fb      	ldr	r3, [r7, #12]
 8044904:	68ba      	ldr	r2, [r7, #8]
 8044906:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8044908:	68fb      	ldr	r3, [r7, #12]
 804490a:	68fa      	ldr	r2, [r7, #12]
 804490c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 804490e:	4b15      	ldr	r3, [pc, #84]	; (8044964 <prvSwitchTimerLists+0xb0>)
 8044910:	681a      	ldr	r2, [r3, #0]
 8044912:	68fb      	ldr	r3, [r7, #12]
 8044914:	3304      	adds	r3, #4
 8044916:	4619      	mov	r1, r3
 8044918:	4610      	mov	r0, r2
 804491a:	f7fe f802 	bl	8042922 <vListInsert>
 804491e:	e00d      	b.n	804493c <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8044920:	2300      	movs	r3, #0
 8044922:	9300      	str	r3, [sp, #0]
 8044924:	2300      	movs	r3, #0
 8044926:	693a      	ldr	r2, [r7, #16]
 8044928:	2100      	movs	r1, #0
 804492a:	68f8      	ldr	r0, [r7, #12]
 804492c:	f7ff fd94 	bl	8044458 <xTimerGenericCommand>
 8044930:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8044932:	687b      	ldr	r3, [r7, #4]
 8044934:	2b00      	cmp	r3, #0
 8044936:	d101      	bne.n	804493c <prvSwitchTimerLists+0x88>
 8044938:	b672      	cpsid	i
 804493a:	e7fe      	b.n	804493a <prvSwitchTimerLists+0x86>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 804493c:	4b09      	ldr	r3, [pc, #36]	; (8044964 <prvSwitchTimerLists+0xb0>)
 804493e:	681b      	ldr	r3, [r3, #0]
 8044940:	681b      	ldr	r3, [r3, #0]
 8044942:	2b00      	cmp	r3, #0
 8044944:	d1ba      	bne.n	80448bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8044946:	4b07      	ldr	r3, [pc, #28]	; (8044964 <prvSwitchTimerLists+0xb0>)
 8044948:	681b      	ldr	r3, [r3, #0]
 804494a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 804494c:	4b06      	ldr	r3, [pc, #24]	; (8044968 <prvSwitchTimerLists+0xb4>)
 804494e:	681b      	ldr	r3, [r3, #0]
 8044950:	4a04      	ldr	r2, [pc, #16]	; (8044964 <prvSwitchTimerLists+0xb0>)
 8044952:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8044954:	4a04      	ldr	r2, [pc, #16]	; (8044968 <prvSwitchTimerLists+0xb4>)
 8044956:	697b      	ldr	r3, [r7, #20]
 8044958:	6013      	str	r3, [r2, #0]
}
 804495a:	bf00      	nop
 804495c:	3718      	adds	r7, #24
 804495e:	46bd      	mov	sp, r7
 8044960:	bd80      	pop	{r7, pc}
 8044962:	bf00      	nop
 8044964:	2001b644 	.word	0x2001b644
 8044968:	2001b648 	.word	0x2001b648

0804496c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 804496c:	b580      	push	{r7, lr}
 804496e:	b082      	sub	sp, #8
 8044970:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8044972:	f7fe f889 	bl	8042a88 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8044976:	4b15      	ldr	r3, [pc, #84]	; (80449cc <prvCheckForValidListAndQueue+0x60>)
 8044978:	681b      	ldr	r3, [r3, #0]
 804497a:	2b00      	cmp	r3, #0
 804497c:	d120      	bne.n	80449c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 804497e:	4814      	ldr	r0, [pc, #80]	; (80449d0 <prvCheckForValidListAndQueue+0x64>)
 8044980:	f7fd ff7e 	bl	8042880 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8044984:	4813      	ldr	r0, [pc, #76]	; (80449d4 <prvCheckForValidListAndQueue+0x68>)
 8044986:	f7fd ff7b 	bl	8042880 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 804498a:	4b13      	ldr	r3, [pc, #76]	; (80449d8 <prvCheckForValidListAndQueue+0x6c>)
 804498c:	4a10      	ldr	r2, [pc, #64]	; (80449d0 <prvCheckForValidListAndQueue+0x64>)
 804498e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8044990:	4b12      	ldr	r3, [pc, #72]	; (80449dc <prvCheckForValidListAndQueue+0x70>)
 8044992:	4a10      	ldr	r2, [pc, #64]	; (80449d4 <prvCheckForValidListAndQueue+0x68>)
 8044994:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8044996:	2300      	movs	r3, #0
 8044998:	9300      	str	r3, [sp, #0]
 804499a:	4b11      	ldr	r3, [pc, #68]	; (80449e0 <prvCheckForValidListAndQueue+0x74>)
 804499c:	4a11      	ldr	r2, [pc, #68]	; (80449e4 <prvCheckForValidListAndQueue+0x78>)
 804499e:	2110      	movs	r1, #16
 80449a0:	2005      	movs	r0, #5
 80449a2:	f7fe faa2 	bl	8042eea <xQueueGenericCreateStatic>
 80449a6:	4602      	mov	r2, r0
 80449a8:	4b08      	ldr	r3, [pc, #32]	; (80449cc <prvCheckForValidListAndQueue+0x60>)
 80449aa:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80449ac:	4b07      	ldr	r3, [pc, #28]	; (80449cc <prvCheckForValidListAndQueue+0x60>)
 80449ae:	681b      	ldr	r3, [r3, #0]
 80449b0:	2b00      	cmp	r3, #0
 80449b2:	d005      	beq.n	80449c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80449b4:	4b05      	ldr	r3, [pc, #20]	; (80449cc <prvCheckForValidListAndQueue+0x60>)
 80449b6:	681b      	ldr	r3, [r3, #0]
 80449b8:	490b      	ldr	r1, [pc, #44]	; (80449e8 <prvCheckForValidListAndQueue+0x7c>)
 80449ba:	4618      	mov	r0, r3
 80449bc:	f7fe fdfa 	bl	80435b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80449c0:	f7fe f876 	bl	8042ab0 <vPortExitCritical>
}
 80449c4:	bf00      	nop
 80449c6:	46bd      	mov	sp, r7
 80449c8:	bd80      	pop	{r7, pc}
 80449ca:	bf00      	nop
 80449cc:	2001b64c 	.word	0x2001b64c
 80449d0:	2001b61c 	.word	0x2001b61c
 80449d4:	2001b630 	.word	0x2001b630
 80449d8:	2001b644 	.word	0x2001b644
 80449dc:	2001b648 	.word	0x2001b648
 80449e0:	2001b6a8 	.word	0x2001b6a8
 80449e4:	2001b658 	.word	0x2001b658
 80449e8:	08044b54 	.word	0x08044b54

080449ec <__libc_init_array>:
 80449ec:	b570      	push	{r4, r5, r6, lr}
 80449ee:	4e0d      	ldr	r6, [pc, #52]	; (8044a24 <__libc_init_array+0x38>)
 80449f0:	2500      	movs	r5, #0
 80449f2:	4c0d      	ldr	r4, [pc, #52]	; (8044a28 <__libc_init_array+0x3c>)
 80449f4:	1ba4      	subs	r4, r4, r6
 80449f6:	10a4      	asrs	r4, r4, #2
 80449f8:	42a5      	cmp	r5, r4
 80449fa:	d109      	bne.n	8044a10 <__libc_init_array+0x24>
 80449fc:	4e0b      	ldr	r6, [pc, #44]	; (8044a2c <__libc_init_array+0x40>)
 80449fe:	2500      	movs	r5, #0
 8044a00:	4c0b      	ldr	r4, [pc, #44]	; (8044a30 <__libc_init_array+0x44>)
 8044a02:	f000 f82b 	bl	8044a5c <_init>
 8044a06:	1ba4      	subs	r4, r4, r6
 8044a08:	10a4      	asrs	r4, r4, #2
 8044a0a:	42a5      	cmp	r5, r4
 8044a0c:	d105      	bne.n	8044a1a <__libc_init_array+0x2e>
 8044a0e:	bd70      	pop	{r4, r5, r6, pc}
 8044a10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8044a14:	3501      	adds	r5, #1
 8044a16:	4798      	blx	r3
 8044a18:	e7ee      	b.n	80449f8 <__libc_init_array+0xc>
 8044a1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8044a1e:	3501      	adds	r5, #1
 8044a20:	4798      	blx	r3
 8044a22:	e7f2      	b.n	8044a0a <__libc_init_array+0x1e>
 8044a24:	08044c20 	.word	0x08044c20
 8044a28:	08044c20 	.word	0x08044c20
 8044a2c:	08044c20 	.word	0x08044c20
 8044a30:	08044c24 	.word	0x08044c24

08044a34 <memcpy>:
 8044a34:	1e43      	subs	r3, r0, #1
 8044a36:	440a      	add	r2, r1
 8044a38:	b510      	push	{r4, lr}
 8044a3a:	4291      	cmp	r1, r2
 8044a3c:	d100      	bne.n	8044a40 <memcpy+0xc>
 8044a3e:	bd10      	pop	{r4, pc}
 8044a40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8044a44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8044a48:	e7f7      	b.n	8044a3a <memcpy+0x6>

08044a4a <memset>:
 8044a4a:	4402      	add	r2, r0
 8044a4c:	4603      	mov	r3, r0
 8044a4e:	4293      	cmp	r3, r2
 8044a50:	d100      	bne.n	8044a54 <memset+0xa>
 8044a52:	4770      	bx	lr
 8044a54:	f803 1b01 	strb.w	r1, [r3], #1
 8044a58:	e7f9      	b.n	8044a4e <memset+0x4>
	...

08044a5c <_init>:
 8044a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8044a5e:	bf00      	nop
 8044a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8044a62:	bc08      	pop	{r3}
 8044a64:	469e      	mov	lr, r3
 8044a66:	4770      	bx	lr

08044a68 <_fini>:
 8044a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8044a6a:	bf00      	nop
 8044a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8044a6e:	bc08      	pop	{r3}
 8044a70:	469e      	mov	lr, r3
 8044a72:	4770      	bx	lr
 8044a74:	0000      	movs	r0, r0
	...

08044a78 <__SecureContext_Init_veneer>:
 8044a78:	b401      	push	{r0}
 8044a7a:	4802      	ldr	r0, [pc, #8]	; (8044a84 <__SecureContext_Init_veneer+0xc>)
 8044a7c:	4684      	mov	ip, r0
 8044a7e:	bc01      	pop	{r0}
 8044a80:	4760      	bx	ip
 8044a82:	bf00      	nop
 8044a84:	0c03e021 	.word	0x0c03e021

08044a88 <__SecureContext_LoadContext_veneer>:
 8044a88:	b401      	push	{r0}
 8044a8a:	4802      	ldr	r0, [pc, #8]	; (8044a94 <__SecureContext_LoadContext_veneer+0xc>)
 8044a8c:	4684      	mov	ip, r0
 8044a8e:	bc01      	pop	{r0}
 8044a90:	4760      	bx	ip
 8044a92:	bf00      	nop
 8044a94:	0c03e029 	.word	0x0c03e029

08044a98 <__SECURE_SystemCoreClockUpdate_veneer>:
 8044a98:	b401      	push	{r0}
 8044a9a:	4802      	ldr	r0, [pc, #8]	; (8044aa4 <__SECURE_SystemCoreClockUpdate_veneer+0xc>)
 8044a9c:	4684      	mov	ip, r0
 8044a9e:	bc01      	pop	{r0}
 8044aa0:	4760      	bx	ip
 8044aa2:	bf00      	nop
 8044aa4:	0c03e009 	.word	0x0c03e009

08044aa8 <__SECURE_LEDToggle_veneer>:
 8044aa8:	b401      	push	{r0}
 8044aaa:	4802      	ldr	r0, [pc, #8]	; (8044ab4 <__SECURE_LEDToggle_veneer+0xc>)
 8044aac:	4684      	mov	ip, r0
 8044aae:	bc01      	pop	{r0}
 8044ab0:	4760      	bx	ip
 8044ab2:	bf00      	nop
 8044ab4:	0c03e019 	.word	0x0c03e019

08044ab8 <__SecureContext_FreeContext_veneer>:
 8044ab8:	b401      	push	{r0}
 8044aba:	4802      	ldr	r0, [pc, #8]	; (8044ac4 <__SecureContext_FreeContext_veneer+0xc>)
 8044abc:	4684      	mov	ip, r0
 8044abe:	bc01      	pop	{r0}
 8044ac0:	4760      	bx	ip
 8044ac2:	bf00      	nop
 8044ac4:	0c03e049 	.word	0x0c03e049

08044ac8 <__SECURE_RegisterCallback_veneer>:
 8044ac8:	b401      	push	{r0}
 8044aca:	4802      	ldr	r0, [pc, #8]	; (8044ad4 <__SECURE_RegisterCallback_veneer+0xc>)
 8044acc:	4684      	mov	ip, r0
 8044ace:	bc01      	pop	{r0}
 8044ad0:	4760      	bx	ip
 8044ad2:	bf00      	nop
 8044ad4:	0c03e031 	.word	0x0c03e031

08044ad8 <__SecureContext_AllocateContext_veneer>:
 8044ad8:	b401      	push	{r0}
 8044ada:	4802      	ldr	r0, [pc, #8]	; (8044ae4 <__SecureContext_AllocateContext_veneer+0xc>)
 8044adc:	4684      	mov	ip, r0
 8044ade:	bc01      	pop	{r0}
 8044ae0:	4760      	bx	ip
 8044ae2:	bf00      	nop
 8044ae4:	0c03e011 	.word	0x0c03e011

08044ae8 <__SecureContext_SaveContext_veneer>:
 8044ae8:	b401      	push	{r0}
 8044aea:	4802      	ldr	r0, [pc, #8]	; (8044af4 <__SecureContext_SaveContext_veneer+0xc>)
 8044aec:	4684      	mov	ip, r0
 8044aee:	bc01      	pop	{r0}
 8044af0:	4760      	bx	ip
 8044af2:	bf00      	nop
 8044af4:	0c03e039 	.word	0x0c03e039

08044af8 <__SecureInit_DePrioritizeNSExceptions_veneer>:
 8044af8:	b401      	push	{r0}
 8044afa:	4802      	ldr	r0, [pc, #8]	; (8044b04 <__SecureInit_DePrioritizeNSExceptions_veneer+0xc>)
 8044afc:	4684      	mov	ip, r0
 8044afe:	bc01      	pop	{r0}
 8044b00:	4760      	bx	ip
 8044b02:	bf00      	nop
 8044b04:	0c03e001 	.word	0x0c03e001
