INFO-FLOW: Workspace C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol opened at Thu Nov 14 14:28:45 +0800 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: D:/program/Xilinx2023/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/program/Xilinx2023/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.039 sec.
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.18 sec.
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_config.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
Command     add_files done; 0.299 sec.
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -I c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src  c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 5.334 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 5.334 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 5.334 -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.334ns.
Execute     config_schedule -verbose 
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
Execute     config_rtl -module_prefix mpsoc_preset_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix mpsoc_preset_v_tpg_0_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.039 GB.
Execute         set_directive_top v_tpg -name=v_tpg 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/v_tpg.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp -foptimization-record-file=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -Ic:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -Ic:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 4.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.528 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.899 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.927 sec.
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -Ic:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls -Ic:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.bc {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.608 seconds; current allocated memory: 1.059 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.g.bc"  
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.g.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.118 sec.
Execute         run_link_or_opt -opt -out C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.116 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.219 sec.
Execute         run_link_or_opt -opt -out C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.573 sec.
Execute         run_link_or_opt -out C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_tpg -mllvm -hls-db-dir -mllvm C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=mpsoc_preset_v_tpg_0_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5.334 -x ir C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1025:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1048:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1072:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1087:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1108:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1129:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1150:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1172:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1192:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1284:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1326:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1354:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1394:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1230:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1485:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1780:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:758:14)
INFO: [HLS 214-377] Adding 'ref.tmp43' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-377] Adding 'ref.tmp41' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:669:26)
INFO: [HLS 214-377] Adding 'ref.tmp39' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:662:23)
INFO: [HLS 214-377] Adding 'ref.tmp37' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:658:14)
INFO: [HLS 214-377] Adding 'ref.tmp35' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:652:14)
INFO: [HLS 214-377] Adding 'ref.tmp33' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:644:26)
INFO: [HLS 214-377] Adding 'ref.tmp31' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636:26)
INFO: [HLS 214-377] Adding 'ref.tmp29' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-377] Adding 'ref.tmp27' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:620:14)
INFO: [HLS 214-377] Adding 'ref.tmp25' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612:26)
INFO: [HLS 214-377] Adding 'ref.tmp23' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:604:14)
INFO: [HLS 214-377] Adding 'ref.tmp21' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:596:26)
INFO: [HLS 214-377] Adding 'ref.tmp19' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:588:26)
INFO: [HLS 214-377] Adding 'ref.tmp17' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:580:26)
INFO: [HLS 214-377] Adding 'ref.tmp15' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:572:26)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:564:26)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:556:26)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:540:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp43'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp41'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp39'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp37'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp35'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp33'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp31'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp29'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp27'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp25'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
INFO: [HLS 214-210] Disaggregating variable 'intpix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_966_3' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_968_4' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1942_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1916_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1885_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1716_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1679_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1590_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1788_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1533_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1490_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1232_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1420_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1351_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1304_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1198_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1173_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1151_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1130_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1109_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1088_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1058_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1030_1' is marked as complete unroll implied by the pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_966_3' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_968_4' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1942_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21) in function 'tpgPatternMask' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1939:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1916_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1913:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1885_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21) in function 'tpgPatternBox' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1826:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1716_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1679_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1590_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1788_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21) in function 'tpgPRBS' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1533_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1490_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1232_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21) in function 'tpgPatternRainbow' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1420_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1351_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1304_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1198_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21) in function 'tpgPatternColorBars' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1173_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1151_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1130_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1109_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1088_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1058_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1030_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:280:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 24-bits (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:279:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:523:9)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 5 on dimension 1. (c:/Users/shen/Downloads/vitis_2/dp_live/dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_tpg_0_0/src\v_tpg_zoneplate.h:2106:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.866 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.060 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_tpg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.072 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4096 for loop 'VITIS_LOOP_936_2' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_936_2' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4096) < AVE (= 32767)) for loop 'VITIS_LOOP_936_2' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_934_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_934_1' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928:7) in function 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-102] Partitioning array 'xCount.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:289:1), detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 0.732 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:756:8) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1228:39) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1266:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1573:43) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:666:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:27) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1223:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:13) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1384:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1551:13) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1565:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1754:69) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:4) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1764:69) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963:12) to (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:5)...3 expression(s) balanced.
Command           transform done; 0.798 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.533 seconds; current allocated memory: 1.098 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 1.54 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.541 seconds; current allocated memory: 1.261 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.367 sec.
Command       elaborate done; 43.886 sec.
Execute       ap_eval exec zip -j C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
Execute         ap_set_top_model v_tpg 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
Command         ap_set_top_model done; 0.125 sec.
Execute         get_model_list v_tpg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_tpg 
Execute         preproc_iomode -model v_tpgHlsDataFlow 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         preproc_iomode -model tpgForeground 
Execute         preproc_iomode -model tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         preproc_iomode -model tpgBackground 
Execute         preproc_iomode -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         preproc_iomode -model reg<int> 
Execute         preproc_iomode -model reg<ap_uint<10> > 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Model list for configure: {reg<unsigned short>} {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_729_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         apply_spec_resource_limit reg<ap_uint<10> > 
INFO-FLOW: Configuring Module : reg<int> ...
Execute         set_default_model reg<int> 
Execute         apply_spec_resource_limit reg<int> 
INFO-FLOW: Configuring Module : tpgBackground_Pipeline_VITIS_LOOP_520_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         apply_spec_resource_limit tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO-FLOW: Configuring Module : tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         apply_spec_resource_limit tpgBackground 
INFO-FLOW: Configuring Module : tpgForeground_Pipeline_VITIS_LOOP_729_2 ...
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         apply_spec_resource_limit tpgForeground_Pipeline_VITIS_LOOP_729_2 
INFO-FLOW: Configuring Module : tpgForeground ...
Execute         set_default_model tpgForeground 
Execute         apply_spec_resource_limit tpgForeground 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         apply_spec_resource_limit v_tpgHlsDataFlow 
INFO-FLOW: Configuring Module : v_tpg ...
Execute         set_default_model v_tpg 
Execute         apply_spec_resource_limit v_tpg 
INFO-FLOW: Model list for preprocess: {reg<unsigned short>} {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_729_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         cdfg_preprocess -model reg<ap_uint<10> > 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
INFO-FLOW: Preprocessing Module: reg<int> ...
Execute         set_default_model reg<int> 
Execute         cdfg_preprocess -model reg<int> 
Execute         rtl_gen_preprocess reg<int> 
INFO-FLOW: Preprocessing Module: tpgBackground_Pipeline_VITIS_LOOP_520_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         cdfg_preprocess -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO-FLOW: Preprocessing Module: tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         cdfg_preprocess -model tpgBackground 
Execute         rtl_gen_preprocess tpgBackground 
INFO-FLOW: Preprocessing Module: tpgForeground_Pipeline_VITIS_LOOP_729_2 ...
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         cdfg_preprocess -model tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         rtl_gen_preprocess tpgForeground_Pipeline_VITIS_LOOP_729_2 
INFO-FLOW: Preprocessing Module: tpgForeground ...
Execute         set_default_model tpgForeground 
Execute         cdfg_preprocess -model tpgForeground 
Execute         rtl_gen_preprocess tpgForeground 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         cdfg_preprocess -model v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
INFO-FLOW: Preprocessing Module: v_tpg ...
Execute         set_default_model v_tpg 
Execute         cdfg_preprocess -model v_tpg 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for synthesis: {reg<unsigned short>} {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_729_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.082 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.498 seconds; current allocated memory: 1.266 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.161 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.267 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<ap_uint<10> > 
Execute         schedule -model reg<ap_uint<10> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.267 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<ap_uint<10> >.
Execute         set_default_model reg<ap_uint<10> > 
Execute         bind -model reg<ap_uint<10> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.166 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.267 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.bind.adb -f 
INFO-FLOW: Finish binding reg<ap_uint<10> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<int> 
Execute         schedule -model reg<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.236 seconds; current allocated memory: 1.267 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<int>.
Execute         set_default_model reg<int> 
Execute         bind -model reg<int> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.175 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.267 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.bind.adb -f 
INFO-FLOW: Finish binding reg<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         schedule -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 4194283
   c  'mul' operation ('mul_ln1259', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
  DSP Expression: add_ln1259_1 = mul_ln1259 + zext_ln1257_2 * 4194283
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 16777131
   c  'add' operation ('add_ln1258', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
  DSP Expression: add_ln1258_1 = zext_ln1257_1 * 16777131 + sext_ln1258
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 8388565
   c  constant 32896
  DSP Expression: add_ln1258 = zext_ln1257 * 8388565 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 150
   c  'add' operation ('add_ln1257', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
  DSP Expression: add_ln1257_1 = zext_ln1257_1 * 150 + zext_ln1257_5
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1257 = zext_ln1257 * 77 + 4224
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp_s', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612) to 'reg<int>'
   c  'add' operation ('add_ln1306_1', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306->C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612)
  DSP Expression: add_ln1306 = add_ln1306_1 + Zplate_Hor_Control_Delta_read * tmp_s
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
   d  'load' operation ('x', C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
  DSP Expression: mul_ln1302 = (zext_ln520_1 + 131071) * zext_ln520_1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 8 to 19 with current asap = 8, alap = 19
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 15 to 17 with current asap = 15, alap = 17
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 15 to 19 with current asap = 15, alap = 19
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 13 with current asap = 0, alap = 13
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 14 with current asap = 0, alap = 14
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 13 with current asap = 0, alap = 13
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'VITIS_LOOP_520_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.541 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.693 seconds; current allocated memory: 1.281 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.228 sec.
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling tpgBackground_Pipeline_VITIS_LOOP_520_2.
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         bind -model tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.204 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.281 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.106 sec.
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.bind.adb -f 
Command         db_write done; 0.164 sec.
INFO-FLOW: Finish binding tpgBackground_Pipeline_VITIS_LOOP_520_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground 
Execute         schedule -model tpgBackground 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.198 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 1.281 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.sched.adb -f 
INFO-FLOW: Finish scheduling tpgBackground.
Execute         set_default_model tpgBackground 
Execute         bind -model tpgBackground 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.281 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.bind.adb -f 
INFO-FLOW: Finish binding tpgBackground.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         schedule -model tpgForeground_Pipeline_VITIS_LOOP_729_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_729_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_729_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.254 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.sched.adb -f 
INFO-FLOW: Finish scheduling tpgForeground_Pipeline_VITIS_LOOP_729_2.
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         bind -model tpgForeground_Pipeline_VITIS_LOOP_729_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.156 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.bind.adb -f 
INFO-FLOW: Finish binding tpgForeground_Pipeline_VITIS_LOOP_729_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgForeground 
Execute         schedule -model tpgForeground 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.268 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.sched.adb -f 
INFO-FLOW: Finish scheduling tpgForeground.
Execute         set_default_model tpgForeground 
Execute         bind -model tpgForeground 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.163 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.bind.adb -f 
INFO-FLOW: Finish binding tpgForeground.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_936_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_936_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.225 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.171 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.282 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.199 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 1.283 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.158 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.283 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpgHlsDataFlow 
Execute         schedule -model v_tpgHlsDataFlow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.236 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.283 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpgHlsDataFlow.
Execute         set_default_model v_tpgHlsDataFlow 
Execute         bind -model v_tpgHlsDataFlow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.175 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.283 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.bind.adb -f 
INFO-FLOW: Finish binding v_tpgHlsDataFlow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpg 
Execute         schedule -model v_tpg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.298 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.454 seconds; current allocated memory: 1.284 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpg.
Execute         set_default_model v_tpg 
Execute         bind -model v_tpg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.201 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.284 GB.
Execute         syn_report -verbosereport -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.bind.adb -f 
INFO-FLOW: Finish binding v_tpg.
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
Execute         rtl_gen_preprocess reg<int> 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         rtl_gen_preprocess tpgBackground 
Execute         rtl_gen_preprocess tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         rtl_gen_preprocess tpgForeground 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for RTL generation: {reg<unsigned short>} {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_729_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.286 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model reg<unsigned short> -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model reg<unsigned short> -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<ap_uint<10> > -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.286 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_reg_ap_uint_10_s 
Execute         syn_report -csynth -model reg<ap_uint<10> > -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_ap_uint_10_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model reg<ap_uint<10> > -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_ap_uint_10_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model reg<ap_uint<10> > -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model reg<ap_uint<10> > -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.adb 
Execute         db_write -model reg<ap_uint<10> > -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<ap_uint<10> > -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<int> -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.286 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<int> -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_reg_int_s 
Execute         gen_rtl reg<int> -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_reg_int_s 
Execute         syn_report -csynth -model reg<int> -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_int_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model reg<int> -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_int_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model reg<int> -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model reg<int> -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.adb 
Execute         db_write -model reg<int> -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<int> -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground_Pipeline_VITIS_LOOP_520_2 -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'xBar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' pipeline 'VITIS_LOOP_520_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_13ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7s_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_6ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20s_9ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_3_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_520_2'.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 2.771 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.921 seconds; current allocated memory: 1.296 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_520_2 -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_520_2 -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 
Execute         syn_report -csynth -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_520_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.352 sec.
Execute         syn_report -rtlxml -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_520_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.159 sec.
Execute         syn_report -verbosereport -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.334 sec.
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.adb 
Command         db_write done; 0.369 sec.
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_520_2 -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground_Pipeline_VITIS_LOOP_520_2 -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
Command         create_rtl_model done; 0.578 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.677 seconds; current allocated memory: 1.312 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_tpgBackground 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_tpgBackground 
Execute         syn_report -csynth -model tpgBackground -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model tpgBackground -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model tpgBackground -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.104 sec.
Execute         db_write -model tpgBackground -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.adb 
Execute         db_write -model tpgBackground -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgForeground_Pipeline_VITIS_LOOP_729_2 -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' pipeline 'VITIS_LOOP_729_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'.
INFO: [RTMG 210-279] Implementing memory 'mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.314 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgForeground_Pipeline_VITIS_LOOP_729_2 -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         gen_rtl tpgForeground_Pipeline_VITIS_LOOP_729_2 -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 
Execute         syn_report -csynth -model tpgForeground_Pipeline_VITIS_LOOP_729_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_Pipeline_VITIS_LOOP_729_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model tpgForeground_Pipeline_VITIS_LOOP_729_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_Pipeline_VITIS_LOOP_729_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model tpgForeground_Pipeline_VITIS_LOOP_729_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model tpgForeground_Pipeline_VITIS_LOOP_729_2 -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.adb 
Execute         db_write -model tpgForeground_Pipeline_VITIS_LOOP_729_2 -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgForeground_Pipeline_VITIS_LOOP_729_2 -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgForeground -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
Command         create_rtl_model done; 0.121 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.317 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgForeground -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_tpgForeground 
Execute         gen_rtl tpgForeground -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_tpgForeground 
Execute         syn_report -csynth -model tpgForeground -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model tpgForeground -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model tpgForeground -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model tpgForeground -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.adb 
Execute         db_write -model tpgForeground -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgForeground -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.318 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
Command         create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.319 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model MultiPixStream2AXIvideo -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpgHlsDataFlow -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
Command         create_rtl_model done; 0.221 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.321 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         syn_report -csynth -model v_tpgHlsDataFlow -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_tpgHlsDataFlow -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_tpgHlsDataFlow -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_tpgHlsDataFlow -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.adb 
Execute         db_write -model v_tpgHlsDataFlow -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpgHlsDataFlow -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpg -top_prefix mpsoc_preset_v_tpg_0_0_ -sub_prefix mpsoc_preset_v_tpg_0_0_ -mg_file C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
Command         create_rtl_model done; 1.741 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.323 GB.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vhdl -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/mpsoc_preset_v_tpg_0_0_v_tpg 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vlog -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/verilog/mpsoc_preset_v_tpg_0_0_v_tpg 
Execute         syn_report -csynth -model v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpg_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpg_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_tpg -f -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.adb 
Execute         db_write -model v_tpg -bindview -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpg -p C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg 
Execute         export_constraint_db -f -tool general -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         syn_report -designview -model v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.design.xml 
Command         syn_report done; 0.482 sec.
Execute         syn_report -csynthDesign -model v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth.rpt -MHOut C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -wcfg -model v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_tpg -o C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.protoinst 
Execute         sc_get_clocks v_tpg 
Execute         sc_get_portdomain v_tpg 
INFO-FLOW: Model list for RTL component generation: {reg<unsigned short>} {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_729_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [reg_ap_uint_10_s] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO-FLOW: Handling components in module [reg_int_s] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [tpgBackground_Pipeline_VITIS_LOOP_520_2] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.compgen.tcl 
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tpgBackground] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
INFO-FLOW: Handling components in module [tpgForeground_Pipeline_VITIS_LOOP_729_2] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.compgen.tcl 
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tpgForeground] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [v_tpgHlsDataFlow] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: Handling components in module [v_tpg] ... 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_CTRL_s_axi.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: Found component mpsoc_preset_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model reg_ap_uint_10_s
INFO-FLOW: Append model reg_int_s
INFO-FLOW: Append model tpgBackground_Pipeline_VITIS_LOOP_520_2
INFO-FLOW: Append model tpgBackground
INFO-FLOW: Append model tpgForeground_Pipeline_VITIS_LOOP_729_2
INFO-FLOW: Append model tpgForeground
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_tpgHlsDataFlow
INFO-FLOW: Append model v_tpg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1 mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1 mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1 mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1 mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1 mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1 mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1 mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1 mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1 mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0 mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 mpsoc_preset_v_tpg_0_0_CTRL_s_axi mpsoc_preset_v_tpg_0_0_regslice_both mpsoc_preset_v_tpg_0_0_regslice_both mpsoc_preset_v_tpg_0_0_regslice_both mpsoc_preset_v_tpg_0_0_regslice_both mpsoc_preset_v_tpg_0_0_regslice_both mpsoc_preset_v_tpg_0_0_regslice_both mpsoc_preset_v_tpg_0_0_regslice_both reg_unsigned_short_s reg_ap_uint_10_s reg_int_s tpgBackground_Pipeline_VITIS_LOOP_520_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_729_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Generating C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model mpsoc_preset_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model reg_ap_uint_10_s
INFO-FLOW: To file: write model reg_int_s
INFO-FLOW: To file: write model tpgBackground_Pipeline_VITIS_LOOP_520_2
INFO-FLOW: To file: write model tpgBackground
INFO-FLOW: To file: write model tpgForeground_Pipeline_VITIS_LOOP_729_2
INFO-FLOW: To file: write model tpgForeground
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_tpgHlsDataFlow
INFO-FLOW: To file: write model v_tpg
INFO-FLOW: Generating C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.334 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db' modelList='mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1
mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1
mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1
mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1
mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0
mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
mpsoc_preset_v_tpg_0_0_CTRL_s_axi
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
reg_unsigned_short_s
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_520_2
tpgBackground
tpgForeground_Pipeline_VITIS_LOOP_729_2
tpgForeground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' expOnly='0'
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command         ap_source done; 0.437 sec.
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
Execute           source ./mpsoc_preset_v_tpg_0_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 1.327 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mpsoc_preset_v_tpg_0_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name reg_ap_uint_10_s
INFO-FLOW: No bind nodes found for module_name reg_int_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1
mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1
mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1
mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1
mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0
mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
mpsoc_preset_v_tpg_0_0_CTRL_s_axi
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
reg_unsigned_short_s
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_520_2
tpgBackground
tpgForeground_Pipeline_VITIS_LOOP_729_2
tpgForeground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         sc_get_clocks v_tpg 
Execute         source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE v_tpg LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST v_tpg MODULE2INSTS {v_tpg v_tpg reg_unsigned_short_s grp_reg_unsigned_short_s_fu_513 v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_313 tpgBackground tpgBackground_U0 tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432 reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1709 reg_int_s grp_reg_int_s_fu_2293 tpgForeground tpgForeground_U0 tpgForeground_Pipeline_VITIS_LOOP_729_2 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155} INST2MODULE {v_tpg v_tpg grp_reg_unsigned_short_s_fu_513 reg_unsigned_short_s grp_v_tpgHlsDataFlow_fu_313 v_tpgHlsDataFlow tpgBackground_U0 tpgBackground grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432 tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_reg_ap_uint_10_s_fu_1709 reg_ap_uint_10_s grp_reg_int_s_fu_2293 reg_int_s tpgForeground_U0 tpgForeground grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182 tpgForeground_Pipeline_VITIS_LOOP_729_2 MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2} INSTDATA {v_tpg {DEPTH 1 CHILDREN {grp_reg_unsigned_short_s_fu_513 grp_v_tpgHlsDataFlow_fu_313}} grp_reg_unsigned_short_s_fu_513 {DEPTH 2 CHILDREN {}} grp_v_tpgHlsDataFlow_fu_313 {DEPTH 2 CHILDREN {tpgBackground_U0 tpgForeground_U0 MultiPixStream2AXIvideo_U0}} tpgBackground_U0 {DEPTH 3 CHILDREN grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432} grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_432 {DEPTH 4 CHILDREN {grp_reg_ap_uint_10_s_fu_1709 grp_reg_int_s_fu_2293}} grp_reg_ap_uint_10_s_fu_1709 {DEPTH 5 CHILDREN {}} grp_reg_int_s_fu_2293 {DEPTH 5 CHILDREN {}} tpgForeground_U0 {DEPTH 3 CHILDREN grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182} grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_182 {DEPTH 4 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 3 CHILDREN grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155 {DEPTH 4 CHILDREN {}}} MODULEDATA {tpgBackground_Pipeline_VITIS_LOOP_520_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln520_fu_1625_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520 VARIABLE add_ln520 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1703_p0 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:504 VARIABLE add_ln504 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2018_p0 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:504 VARIABLE add_ln504_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln528_fu_2358_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:528 VARIABLE add_ln528 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1708_fu_1938_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1708 VARIABLE add_ln1708 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1729_fu_2816_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1729 VARIABLE add_ln1729 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1730_fu_2832_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1730 VARIABLE add_ln1730 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1725_fu_2854_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1725 VARIABLE add_ln1725 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rampVal_2_new_1_out SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1619 VARIABLE add_ln1619 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1530_fu_2880_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530 VARIABLE add_ln1530 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1525_fu_1974_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1525 VARIABLE add_ln1525 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1547_fu_1995_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1547 VARIABLE sub_ln1547 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1548_fu_2912_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548 VARIABLE add_ln1548 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1543_fu_2006_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1543 VARIABLE add_ln1543 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1488_fu_4108_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488 VARIABLE add_ln1488 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1500_fu_4130_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1500 VARIABLE add_ln1500 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U7 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236 VARIABLE mul_ln1236 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1236_fu_2549_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236 VARIABLE add_ln1236 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1236_1_fu_2555_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236 VARIABLE add_ln1236_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U10 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240 VARIABLE mul_ln1240 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1240_fu_2707_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240 VARIABLE add_ln1240 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1240_1_fu_2713_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240 VARIABLE add_ln1240_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U8 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244 VARIABLE mul_ln1244 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1244_fu_2623_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244 VARIABLE add_ln1244 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1244_1_fu_2629_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244 VARIABLE add_ln1244_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_8ns_23ns_24_4_1_U22 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE mul_ln1257 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_6ns_21_1_1_U14 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE mul_ln1257_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_7ns_13ns_23_4_1_U19 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE mul_ln1257_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_7ns_13ns_23_4_1_U19 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_8ns_23ns_24_4_1_U22 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1257_2_fu_3298_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1257_3_fu_4181_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257_3 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_7s_16ns_23_4_1_U20 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE mul_ln1258 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_8s_23s_24_4_1_U23 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE mul_ln1258_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_7s_16ns_23_4_1_U20 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE add_ln1258 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_8s_23s_24_4_1_U23 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE add_ln1258_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1258_2_fu_3322_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258 VARIABLE add_ln1258_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_8s_24_1_1_U13 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE mul_ln1259 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_6s_24s_24_4_1_U21 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE mul_ln1259_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1259_fu_3112_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE add_ln1259 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_6s_24s_24_4_1_U21 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE add_ln1259_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1259_2_fu_3125_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259 VARIABLE add_ln1259_2 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1404_fu_1721_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404 VARIABLE add_ln1404 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1416_fu_2042_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1416 VARIABLE add_ln1416 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub40_i_fu_1745_p2 SOURCE {} VARIABLE sub40_i LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1445_fu_2094_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1445 VARIABLE sub_ln1445 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1435_fu_2112_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1435 VARIABLE add_ln1435 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1348_fu_2953_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348 VARIABLE add_ln1348 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1343_fu_2148_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1343 VARIABLE add_ln1343 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1366_fu_2169_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1366 VARIABLE sub_ln1366 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1367_fu_2989_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367 VARIABLE add_ln1367 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1362_fu_2180_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1362 VARIABLE add_ln1362 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1296_fu_2307_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1296 VARIABLE add_ln1296 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1298_fu_2319_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1298 VARIABLE add_ln1298 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16ns_1s_16ns_17_4_1_U17 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE add_ln1302 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16ns_1s_16ns_17_4_1_U17 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE mul_ln1302 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U18 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE mul_ln1302_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4804_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306 VARIABLE add_ln1306_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U18 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306 VARIABLE add_ln1306 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_20s_9ns_28_1_1_U15 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1311 VARIABLE mul_ln1311 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1311_fu_3428_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1311 VARIABLE sub_ln1311 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1311_1_fu_4426_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1311 VARIABLE sub_ln1311_1 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1314_fu_4448_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1314 VARIABLE add_ln1314 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1205_fu_2200_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1205 VARIABLE add_ln1205 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1207_fu_2211_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE add_ln1207 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1211_fu_2217_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1211 VARIABLE sub_ln1211 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1212_fu_3208_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212 VARIABLE add_ln1212 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1056_fu_3491_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1056 VARIABLE add_ln1056 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1039_fu_4715_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1039 VARIABLE add_ln1039 LOOP VITIS_LOOP_520_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME redYuv_U SOURCE {} VARIABLE redYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME grnYuv_U SOURCE {} VARIABLE grnYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bluYuv_U SOURCE {} VARIABLE bluYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_U SOURCE {} VARIABLE blkYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_U SOURCE {} VARIABLE whiYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_r_U SOURCE {} VARIABLE tpgBarSelRgb_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_y_U SOURCE {} VARIABLE tpgBarSelYuv_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_g_U SOURCE {} VARIABLE tpgBarSelRgb_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_u_U SOURCE {} VARIABLE tpgBarSelYuv_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_v_U SOURCE {} VARIABLE tpgBarSelYuv_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_b_U SOURCE {} VARIABLE tpgBarSelRgb_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgSinTableArray_U SOURCE {} VARIABLE tpgSinTableArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgTartanBarArray_U SOURCE {} VARIABLE tpgTartanBarArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_1_U SOURCE {} VARIABLE whiYuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_1_U SOURCE {} VARIABLE blkYuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_0_U SOURCE {} VARIABLE tpgSinTableArray_9bit_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_1_U SOURCE {} VARIABLE tpgSinTableArray_9bit_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_2_U SOURCE {} VARIABLE tpgSinTableArray_9bit_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_3_U SOURCE {} VARIABLE tpgSinTableArray_9bit_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_4_U SOURCE {} VARIABLE tpgSinTableArray_9bit_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgCheckerBoardArray_U SOURCE {} VARIABLE tpgCheckerBoardArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_r_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_g_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_b_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarArray_U SOURCE {} VARIABLE DPtpgBarArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_r_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_g_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_b_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_y_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_v_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_u_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_y_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_v_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_u_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 13 BRAM 13 URAM 0}} tpgBackground {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add2_i_fu_685_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506 VARIABLE add2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME barWidthMinSamples_fu_701_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506 VARIABLE barWidthMinSamples LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add5_i_fu_711_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505 VARIABLE add5_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_fu_733_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506 VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_i_fu_763_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505 VARIABLE sub_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln518_fu_925_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518 VARIABLE add_ln518 LOOP VITIS_LOOP_518_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln705_fu_954_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705 VARIABLE add_ln705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 13 URAM 0}} tpgForeground_Pipeline_VITIS_LOOP_729_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_445_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729 VARIABLE x_2 LOOP VITIS_LOOP_729_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1869_fu_514_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1869 VARIABLE sub_ln1869 LOOP VITIS_LOOP_729_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1867_fu_519_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867 VARIABLE add_ln1867 LOOP VITIS_LOOP_729_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1873_fu_538_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1873 VARIABLE sub_ln1873 LOOP VITIS_LOOP_729_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1871_fu_543_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871 VARIABLE add_ln1871 LOOP VITIS_LOOP_729_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME boxRight_fu_625_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1881 VARIABLE boxRight LOOP VITIS_LOOP_729_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME boxBottom_fu_630_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1883 VARIABLE boxBottom LOOP VITIS_LOOP_729_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_2_U SOURCE {} VARIABLE whiYuv_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} tpgForeground {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME hMax_fu_248_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:720 VARIABLE hMax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME vMax_fu_254_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:719 VARIABLE vMax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_361_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:727 VARIABLE y_2 LOOP VITIS_LOOP_727_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_226_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936 VARIABLE j_2 LOOP VITIS_LOOP_936_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:960 VARIABLE add_ln960 LOOP VITIS_LOOP_936_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_195_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:883 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_269_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:934 VARIABLE i_2 LOOP VITIS_LOOP_934_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_tpgHlsDataFlow {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bckgndYUV_U SOURCE {} VARIABLE bckgndYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ovrlayYUV_U SOURCE {} VARIABLE ovrlayYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 13 BRAM 13 URAM 0}} v_tpg {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln457_fu_529_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:457 VARIABLE add_ln457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln462_fu_561_p2 SOURCE C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:462 VARIABLE add_ln462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 13 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} reg_ap_uint_10_s {AREA {DSP 0 BRAM 0 URAM 0}} reg_int_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 1.335 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix mpsoc_preset_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix mpsoc_preset_v_tpg_0_0_.
Execute         syn_report -model v_tpg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 281.29 MHz
Command       autosyn done; 35.189 sec.
Command     csynth_design done; 79.258 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 79.258 seconds; current allocated memory: 306.406 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 8.2
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_tpg xml_exists=0
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mpsoc_preset_v_tpg_0_0_v_tpg
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=30
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=69 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='mpsoc_preset_v_tpg_0_0_urem_11ns_4ns_3_15_1
mpsoc_preset_v_tpg_0_0_mul_11ns_13ns_23_1_1
mpsoc_preset_v_tpg_0_0_mux_5_3_9_1_1
mpsoc_preset_v_tpg_0_0_mul_16ns_8s_24_1_1
mpsoc_preset_v_tpg_0_0_mul_16ns_6ns_21_1_1
mpsoc_preset_v_tpg_0_0_mul_20s_9ns_28_1_1
mpsoc_preset_v_tpg_0_0_mux_3_2_8_1_1
mpsoc_preset_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
mpsoc_preset_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R
mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
mpsoc_preset_v_tpg_0_0_fifo_w24_d16_S
mpsoc_preset_v_tpg_0_0_start_for_tpgForeground_U0
mpsoc_preset_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
mpsoc_preset_v_tpg_0_0_CTRL_s_axi
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
mpsoc_preset_v_tpg_0_0_regslice_both
reg_unsigned_short_s
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_520_2
tpgBackground
tpgForeground_Pipeline_VITIS_LOOP_729_2
tpgForeground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_520_2.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_729_2.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       sc_get_clocks v_tpg 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mpsoc_preset_v_tpg_0_0_v_tpg
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 8_2 C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=v_tpg
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 14.678 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.678 seconds; current allocated memory: 6.285 MB.
Execute     cleanup_all 
