from enum import Enum, unique

@unique
class E_N5C112GX4_PHYMODE(Enum):
    N5C112GX4_PHYMODE_SERDES = 4


@unique
class E_N5C112GX4_SERDES_SPEED(Enum):
    N5C112GX4_SERDES_1P0625G = 0
    N5C112GX4_SERDES_1P2288G = 1
    N5C112GX4_SERDES_1P25G = 2
    N5C112GX4_SERDES_2P125G = 3
    N5C112GX4_SERDES_2P4576G = 4
    N5C112GX4_SERDES_2P5G = 5
    N5C112GX4_SERDES_2P578125G = 46
    N5C112GX4_SERDES_3P125G = 6
    N5C112GX4_SERDES_4P25G = 7
    N5C112GX4_SERDES_4P9152G = 8
    N5C112GX4_SERDES_5G = 9
    N5C112GX4_SERDES_5P15625G = 10
    N5C112GX4_SERDES_6P144G = 11
    N5C112GX4_SERDES_6P25G = 12
    N5C112GX4_SERDES_7P5G = 13
    N5C112GX4_SERDES_8P5G = 14
    N5C112GX4_SERDES_9P8304G = 15
    N5C112GX4_SERDES_10P137G = 16
    N5C112GX4_SERDES_10P3125G = 17
    N5C112GX4_SERDES_10P51875G = 18
    N5C112GX4_SERDES_12P16512G = 19
    N5C112GX4_SERDES_12P1875G = 20
    N5C112GX4_SERDES_12P5G = 21
    N5C112GX4_SERDES_12P8906G = 22
    N5C112GX4_SERDES_14P025G = 23
    N5C112GX4_SERDES_15G = 47
    N5C112GX4_SERDES_20P625G = 24
    N5C112GX4_SERDES_24P33024G = 25
    N5C112GX4_SERDES_25P78125G = 26
    N5C112GX4_SERDES_26P5625G = 27
    N5C112GX4_SERDES_27P1875G = 48
    N5C112GX4_SERDES_27P5G = 28
    N5C112GX4_SERDES_28P05G = 29
    N5C112GX4_SERDES_28P125G = 30
    N5C112GX4_SERDES_32P5G = 31
    N5C112GX4_SERDES_46P25G = 32
    N5C112GX4_SERDES_50G = 33
    N5C112GX4_SERDES_51P5625G = 34
    N5C112GX4_SERDES_53P125G = 35
    N5C112GX4_SERDES_56G = 36
    N5C112GX4_SERDES_56P1G = 37
    N5C112GX4_SERDES_56P25G = 38
    N5C112GX4_SERDES_106GP25G = 39
    N5C112GX4_SERDES_112G = 40
    N5C112GX4_SERDES_112P5G = 41


@unique
class E_N5C112GX4_REFFREQ(Enum):
    N5C112GX4_REFFREQ_25MHZ = 0
    N5C112GX4_REFFREQ_30MHZ = 1
    N5C112GX4_REFFREQ_40MHZ = 2
    N5C112GX4_REFFREQ_50MHZ = 3
    N5C112GX4_REFFREQ_62P25MHZ = 4
    N5C112GX4_REFFREQ_100MHZ = 5
    N5C112GX4_REFFREQ_125MHZ = 6
    N5C112GX4_REFFREQ_156P25MHZ = 7


@unique
class E_N5C112GX4_REFCLK_SEL(Enum):
    N5C112GX4_REFCLK_SEL_GROUP1 = 0
    N5C112GX4_REFCLK_SEL_GROUP2 = 1


@unique
class E_N5C112GX4_DATABUS_WIDTH(Enum):
    N5C112GX4_DATABUS_32BIT = 0
    N5C112GX4_DATABUS_40BIT = 1
    N5C112GX4_DATABUS_64BIT = 2
    N5C112GX4_DATABUS_80BIT = 3
    N5C112GX4_DATABUS_128BIT = 4
    N5C112GX4_DATABUS_160BIT = 5
    N5C112GX4_DATABUS_UNSUPPORTED = 6


@unique
class E_N5C112GX4_POLARITY(Enum):
    N5C112GX4_POLARITY_NORMAL = 0
    N5C112GX4_POLARITY_INVERTED = 1


@unique
class E_N5C112GX4_DATAPATH(Enum):
    N5C112GX4_PATH_EXTERNAL = 1
    N5C112GX4_PATH_FAR_END_LB = 2
    N5C112GX4_PATH_UNKNOWN = 3


@unique
class E_N5C112GX4_TRAINING(Enum):
    N5C112GX4_TRAINING_TRX = 0
    N5C112GX4_TRAINING_RX = 1


@unique
class E_N5C112GX4_PIN(Enum):
    N5C112GX4_PIN_RESET = 0
    N5C112GX4_PIN_ISOLATION_ENB = 1
    N5C112GX4_PIN_BG_RDY = 2
    N5C112GX4_PIN_SIF_SEL = 3
    N5C112GX4_PIN_MCU_CLK = 4
    N5C112GX4_PIN_DIRECT_ACCESS_EN = 5
    N5C112GX4_PIN_PRAM_FORCE_RESET = 6
    N5C112GX4_PIN_PRAM_RESET = 7
    N5C112GX4_PIN_PRAM_SOC_EN = 8
    N5C112GX4_PIN_PRAM_SIF_SEL = 9
    N5C112GX4_PIN_PHY_MODE = 10
    N5C112GX4_PIN_REFCLK_SEL0 = 11
    N5C112GX4_PIN_REFCLK_SEL1 = 12
    N5C112GX4_PIN_REFCLK_SEL2 = 13
    N5C112GX4_PIN_REFCLK_SEL3 = 14
    N5C112GX4_PIN_REF_FREF_SEL0 = 15
    N5C112GX4_PIN_REF_FREF_SEL1 = 16
    N5C112GX4_PIN_REF_FREF_SEL2 = 17
    N5C112GX4_PIN_REF_FREF_SEL3 = 18
    N5C112GX4_PIN_PHY_GEN_TX0 = 19
    N5C112GX4_PIN_PHY_GEN_TX1 = 20
    N5C112GX4_PIN_PHY_GEN_TX2 = 21
    N5C112GX4_PIN_PHY_GEN_TX3 = 22
    N5C112GX4_PIN_PHY_GEN_RX0 = 23
    N5C112GX4_PIN_PHY_GEN_RX1 = 24
    N5C112GX4_PIN_PHY_GEN_RX2 = 25
    N5C112GX4_PIN_PHY_GEN_RX3 = 26
    N5C112GX4_PIN_PU_PLL0 = 27
    N5C112GX4_PIN_PU_PLL1 = 28
    N5C112GX4_PIN_PU_PLL2 = 29
    N5C112GX4_PIN_PU_PLL3 = 30
    N5C112GX4_PIN_PU_RX0 = 31
    N5C112GX4_PIN_PU_RX1 = 32
    N5C112GX4_PIN_PU_RX2 = 33
    N5C112GX4_PIN_PU_RX3 = 34
    N5C112GX4_PIN_PU_TX0 = 35
    N5C112GX4_PIN_PU_TX1 = 36
    N5C112GX4_PIN_PU_TX2 = 37
    N5C112GX4_PIN_PU_TX3 = 38
    N5C112GX4_PIN_TX_IDLE0 = 39
    N5C112GX4_PIN_TX_IDLE1 = 40
    N5C112GX4_PIN_TX_IDLE2 = 41
    N5C112GX4_PIN_TX_IDLE3 = 42
    N5C112GX4_PIN_PU_IVREF = 43
    N5C112GX4_PIN_RX_TRAIN_ENABLE0 = 44
    N5C112GX4_PIN_RX_TRAIN_ENABLE1 = 45
    N5C112GX4_PIN_RX_TRAIN_ENABLE2 = 46
    N5C112GX4_PIN_RX_TRAIN_ENABLE3 = 47
    N5C112GX4_PIN_RX_TRAIN_COMP0 = 48
    N5C112GX4_PIN_RX_TRAIN_COMP1 = 49
    N5C112GX4_PIN_RX_TRAIN_COMP2 = 50
    N5C112GX4_PIN_RX_TRAIN_COMP3 = 51
    N5C112GX4_PIN_RX_TRAIN_FAILED0 = 52
    N5C112GX4_PIN_RX_TRAIN_FAILED1 = 53
    N5C112GX4_PIN_RX_TRAIN_FAILED2 = 54
    N5C112GX4_PIN_RX_TRAIN_FAILED3 = 55
    N5C112GX4_PIN_TX_TRAIN_ENABLE0 = 56
    N5C112GX4_PIN_TX_TRAIN_ENABLE1 = 57
    N5C112GX4_PIN_TX_TRAIN_ENABLE2 = 58
    N5C112GX4_PIN_TX_TRAIN_ENABLE3 = 59
    N5C112GX4_PIN_TX_TRAIN_COMP0 = 60
    N5C112GX4_PIN_TX_TRAIN_COMP1 = 61
    N5C112GX4_PIN_TX_TRAIN_COMP2 = 62
    N5C112GX4_PIN_TX_TRAIN_COMP3 = 63
    N5C112GX4_PIN_TX_TRAIN_FAILED0 = 64
    N5C112GX4_PIN_TX_TRAIN_FAILED1 = 65
    N5C112GX4_PIN_TX_TRAIN_FAILED2 = 66
    N5C112GX4_PIN_TX_TRAIN_FAILED3 = 67
    N5C112GX4_PIN_SQ_DETECTED_LPF0 = 68
    N5C112GX4_PIN_SQ_DETECTED_LPF1 = 69
    N5C112GX4_PIN_SQ_DETECTED_LPF2 = 70
    N5C112GX4_PIN_SQ_DETECTED_LPF3 = 71
    N5C112GX4_PIN_RX_INIT0 = 72
    N5C112GX4_PIN_RX_INIT1 = 73
    N5C112GX4_PIN_RX_INIT2 = 74
    N5C112GX4_PIN_RX_INIT3 = 75
    N5C112GX4_PIN_RX_INIT_DONE0 = 76
    N5C112GX4_PIN_RX_INIT_DONE1 = 77
    N5C112GX4_PIN_RX_INIT_DONE2 = 78
    N5C112GX4_PIN_RX_INIT_DONE3 = 79
    N5C112GX4_PIN_AVDD_SEL = 80
    N5C112GX4_PIN_SPD_CFG = 81


@unique
class E_N5C112GX4_TXEQ_PARAM(Enum):
    N5C112GX4_TXEQ_EM_PRE3_CTRL = 0
    N5C112GX4_TXEQ_EM_PRE2_CTRL = 1
    N5C112GX4_TXEQ_EM_PRE_CTRL = 2
    N5C112GX4_TXEQ_EM_MAIN_CTRL = 3
    N5C112GX4_TXEQ_EM_POST_CTRL = 4
    N5C112GX4_TXEQ_EM_NA = 5


@unique
class E_N5C112GX4_CTLE_PARAM(Enum):
    N5C112GX4_RX_DC_TERM_EN = 0
    N5C112GX4_IMPCAL_RX_EN = 1
    N5C112GX4_IMPCAL_RX = 2
    N5C112GX4_RX_RXTERM_PWR_SEL = 3
    N5C112GX4_RX_HIZ = 4
    N5C112GX4_RX_CTLE_CS1_CTRL = 5
    N5C112GX4_RX_CTLE_RS1_CTRL = 6
    N5C112GX4_RX_CTLE_RL1_CTRL = 7
    N5C112GX4_RX_CTLE_RL1_EXTRA = 8
    N5C112GX4_RX_CTLE_CL1_CTRL = 9
    N5C112GX4_RX_INNET_TCOIL_CL = 10
    N5C112GX4_RX_CTLE_CUR1_SEL = 11
    N5C112GX4_RX_CTLE_CUR1_SEL2 = 12
    N5C112GX4_RX_CTLE_MID_FREQ_EN = 13
    N5C112GX4_RX_CTLE_CS1_MID = 14
    N5C112GX4_RX_CTLE_RS1_MID = 15
    N5C112GX4_RX_CTLE_VICM1_SEL = 16
    N5C112GX4_RX_CTLE_GBIAS_SEL = 17
    N5C112GX4_RX_CTLE_HPF_RSEL_1ST = 18
    N5C112GX4_RX_CTLE_CS2_CTRL = 19
    N5C112GX4_RX_CTLE_RS2_CTRL = 20
    N5C112GX4_RX_CTLE_RS2_SEL = 21
    N5C112GX4_RX_CTLE_CUR2_SEL = 22
    N5C112GX4_RX_CTLE_CUR2_SEL2 = 23
    N5C112GX4_RX_CTLE_VPICM2_SEL = 24
    N5C112GX4_RX_CTLE_VNICM2_SEL = 25
    N5C112GX4_RX_CTLE_CM2_SEL = 26
    N5C112GX4_RX_CTLE_HPF_RSEL_2ND = 27
    N5C112GX4_RX_CTLE_GAIN_COARSE = 28
    N5C112GX4_RX_CTLE_RFB_SEL = 29
    N5C112GX4_RX_CTLE_CUR_TIA_SEL = 30
    N5C112GX4_RX_CTLE_CUR_TIA_SEL2 = 31
    N5C112GX4_RX_CTLE_HPF_RSEL_TH = 32
    N5C112GX4_RX_CTLE_IPTAT_SEL = 33
    N5C112GX4_RX_CTLE_V1P0_SEL = 34
    N5C112GX4_RX_CTLE_VLOW_SEL = 35
    N5C112GX4_RX_TH_CMSEL = 36
    N5C112GX4_RX_CTLE_OUT_DC_EN = 37
    N5C112GX4_RX_CTLE_OUT_DC_SEL = 38
    N5C112GX4_RX_CTLE_OUT_SQ_EN = 39
    N5C112GX4_RX_CTLE_TEST_EN = 40
    N5C112GX4_RX_CTLE_TEST_SEL = 41
    N5C112GX4_RX_TOP_RSV = 42
    N5C112GX4_RX_ADC_RESET = 43
    N5C112GX4_RX_TH_SEL = 44
    N5C112GX4_RX_ADC_REF_SEL = 45
    N5C112GX4_RX_ADC_VDD_SEL = 46
    N5C112GX4_RX_ADC_RES_SEL = 47
    N5C112GX4_RX_ADC_ICC_SEL = 48
    N5C112GX4_DCO_CDRLOOP_EN = 49
    N5C112GX4_ADC_SLOW_MSB_EN = 50
    N5C112GX4_ADC_INT_REF_SEL = 51
    N5C112GX4_ADC_PROT_DIS = 52
    N5C112GX4_ADC_EOM1SF_EN = 53
    N5C112GX4_TH_CMO_EN = 54
    N5C112GX4_ADC_IPPTH_SEL = 55
    N5C112GX4_ADC_2UI_DLY = 56
    N5C112GX4_RX_ADC_FNRED = 57
    N5C112GX4_RX_ADC_COMP_CUR_SEL = 58
    N5C112GX4_RX_ADC_FAST4_EN = 59
    N5C112GX4_RX_ADC_TGDLY_SEL = 60
    N5C112GX4_RX_ADC_CMSHFT_SEL = 61
    N5C112GX4_RX_ADC_MUTE = 62
    N5C112GX4_RX_CTLE_GAIN_FINE = 63


@unique
class E_N5C112GX4_CDR_PARAM(Enum):
    N5C112GX4_CDR_KP_FRAC = 0
    N5C112GX4_CDR_KP_SHIFT = 1
    N5C112GX4_CDR_KI_SHIFT = 2
    N5C112GX4_CDR_KI_FRAC = 3


@unique
class E_N5C112GX4_PATTERN(Enum):
    N5C112GX4_PAT_USER = 0
    N5C112GX4_PAT_SSPRQ = 4
    N5C112GX4_PAT_JITTER_K28P5 = 8
    N5C112GX4_PAT_JITTER_1T = 9
    N5C112GX4_PAT_JITTER_2T = 10
    N5C112GX4_PAT_JITTER_4T = 11
    N5C112GX4_PAT_JITTER_5T = 12
    N5C112GX4_PAT_JITTER_8T = 13
    N5C112GX4_PAT_JITTER_10T = 14
    N5C112GX4_PAT_PRBS7 = 16
    N5C112GX4_PAT_PRBS9 = 17
    N5C112GX4_PAT_PRBS11 = 18
    N5C112GX4_PAT_PRBS11_0 = 19
    N5C112GX4_PAT_PRBS11_1 = 20
    N5C112GX4_PAT_PRBS11_2 = 21
    N5C112GX4_PAT_PRBS11_3 = 22
    N5C112GX4_PAT_PRBS15 = 23
    N5C112GX4_PAT_PRBS16 = 24
    N5C112GX4_PAT_PRBS23 = 25
    N5C112GX4_PAT_PRBS31 = 26
    N5C112GX4_PAT_PRBS32 = 27
    N5C112GX4_PAT_PRBS13_0 = 28
    N5C112GX4_PAT_PRBS13_1 = 29
    N5C112GX4_PAT_PRBS13_2 = 30
    N5C112GX4_PAT_PRBS13_3 = 31


@unique
class E_N5C112GX4_SWAP_MSB_LSB(Enum):
    N5C112GX4_SWAP_DISABLE = 0
    N5C112GX4_SWAP_PRECODER = 1
    N5C112GX4_SWAP_POSTCODER = 2
    N5C112GX4_SWAP_NOT_USED = 3


@unique
class E_N5C112GX4_GRAY_CODE(Enum):
    N5C112GX4_GRAY_CODE_DISABLE = 0
    N5C112GX4_GRAY_CODE_ENABLE = 1
    N5C112GX4_GRAY_CODE_NOT_USED = 2


@unique
class E_N5C112GX4_EYE_TMB(Enum):
        N5C112GX4_EYE_MID = 0
        N5C112GX4_EYE_TOP = 1
        N5C112GX4_EYE_BOT = 2


@unique
class E_N5C112GX4_DATA_ACQ_RATE(Enum):
        N5C112GX4_RATE_QUARTER = 0
        N5C112GX4_RATE_HALF = 1
        N5C112GX4_RATE_FULL = 2
        N5C112GX4_RATE_UNKNOWN = 3


@unique
class E_N5C112GX4_FFE_TAP(Enum):
    N5C112GX4_FFE_PRE_6 = 0
    N5C112GX4_FFE_PRE_5 = 1
    N5C112GX4_FFE_PRE_4 = 2
    N5C112GX4_FFE_PRE_3 = 3
    N5C112GX4_FFE_PRE_2 = 4
    N5C112GX4_FFE_PRE_1 = 5
    N5C112GX4_FFE_PST_1 = 6
    N5C112GX4_FFE_PST_2 = 7
    N5C112GX4_FFE_PST_3 = 8
    N5C112GX4_FFE_PST_4 = 9
    N5C112GX4_FFE_PST_5 = 10
    N5C112GX4_FFE_PST_6 = 11
    N5C112GX4_FFE_PST_7 = 12
    N5C112GX4_FFE_PST_8 = 13
    N5C112GX4_FFE_PST_9 = 14
    N5C112GX4_FFE_PST_10 = 15
    N5C112GX4_FFE_PST_11 = 16
    N5C112GX4_FFE_PST_12 = 17
    N5C112GX4_FFE_PST_13 = 18
    N5C112GX4_FFE_PST_14 = 19
    N5C112GX4_FFE_PST_15 = 20
    N5C112GX4_FFE_PST_16 = 21
    N5C112GX4_FFE_FLT_1_B0 = 22
    N5C112GX4_FFE_FLT_2_B0 = 23
    N5C112GX4_FFE_FLT_3_B0 = 24
    N5C112GX4_FFE_FLT_4_B0 = 25
    N5C112GX4_FFE_FLT_1_B1 = 26
    N5C112GX4_FFE_FLT_2_B1 = 27
    N5C112GX4_FFE_FLT_3_B1 = 28
    N5C112GX4_FFE_FLT_4_B1 = 29
    N5C112GX4_FFE_GAIN = 30
    N5C112GX4_FFE_BLW = 31
    N5C112GX4_FFE_DFE = 32


@unique
class E_N5C112GX4_FFE_PATH(Enum):
    N5C112GX4_DATA_PATH = 0
    N5C112GX4_CLOCK_PATH = 1


@unique
class E_N5C112GX4_AVDD(Enum):
    N5C112GX4_AVDD_0P95V = 2
    N5C112GX4_AVDD_1P0V = 3
    N5C112GX4_AVDD_1P05V = 4
    N5C112GX4_AVDD_1P1V = 5
    N5C112GX4_AVDD_1P15V = 6
    N5C112GX4_AVDD_1P2V = 7


@unique
class E_N5C112GX4_SPD_CFG(Enum):
    N5C112GX4_SPD_CFG_TS_RS = 0
    N5C112GX4_SPD_CFG_TS = 1


@unique
class MCESD_BOOL(Enum):
    MCESD_FALSE = 0
    MCESD_TRUE = 1


@unique
class MCESD_DBG_LEVEL(Enum):
        MCESD_DBG_OFF_LVL = 0
        MCESD_DBG_ERR_LVL = 1
        MCESD_DBG_INF_LVL = 2
        MCESD_DBG_ALL_LVL = 3


@unique
class MCESD_DEVICE_ID(Enum):
    DEVID_UNKNOWN = 0
    DEVID_C28GPIPE4X2R2P0 = 1


