module testbench();

   timeunit 10ns;// Half clock cycle at 50 MHz
   // This is the amount of time represented by #1
   timeprecision 1ns;
   
   // These signals are internal because the control will be
   // instantiated as a submodule in testbench.
	
	logic clk;
	logic reset_n;  // Active-low reset
	logic [127:0] msg_en;   // Encrypted message
   logic [127:0] key;      // Key
   logic [127:0] msg_de;   // Decrypted message
   logic io_ready; // Ready for decryption
   logic aes_ready;
	logic [15:0] cycle_num;
	 
	 aes_controller aes_0(.*);
	 
	 // Toggle the clock
   // #1 means wait for a delay of 1 timeunit
   always begin : CLOCK_GENERATION
      #1 clk = ~clk;
   end

   
	initial begin: CLOCK_INITIALIZATION
      clk = 0;
		//Continue = 1;
   end
	
	initial begin: TEST_VECTORS
		#1 msg_en = 128'hdaec3055df058e1c39e814ea76f6747e;
			key = 128'h000102030405060708090a0b0c0d0e0f;
			reset_n	= 0;
		
		#4 reset_n = 1;
		
		
		#100 io_ready  = 1;
		
		
		
		
		//#4 S = 16'b0000000000000000;
		
		end

endmodule
		