$date
	Wed Aug 20 17:07:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rca $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( S [3:0] $end
$var wire 1 " Cout $end
$var wire 1 ) C3 $end
$var wire 1 * C2 $end
$var wire 1 + C1 $end
$scope module fa0 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % Cin $end
$var wire 1 + Cout $end
$var wire 1 . S $end
$upscope $end
$scope module fa1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 + Cin $end
$var wire 1 * Cout $end
$var wire 1 1 S $end
$upscope $end
$scope module fa2 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 * Cin $end
$var wire 1 ) Cout $end
$var wire 1 4 S $end
$upscope $end
$scope module fa3 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ) Cin $end
$var wire 1 " Cout $end
$var wire 1 7 S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#10000
04
07
01
0*
0)
0"
0+
b0 !
b0 (
0.
0-
00
03
06
0,
0/
02
05
0%
b0 $
b0 '
b0 #
b0 &
#20000
17
1)
1*
1+
01
b1000 !
b1000 (
04
1-
10
1,
12
b11 $
b11 '
b101 #
b101 &
#30000
1"
07
b1 !
b1 (
1.
00
16
1/
1%
b1001 $
b1001 '
b111 #
b111 &
#40000
11
14
17
b1110 !
b1110 (
0.
10
13
15
0%
b1111 $
b1111 '
b1111 #
b1111 &
#50000
