{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1622741633416 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ulp 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ulp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622741633426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622741633463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622741633463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622741633869 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622741633923 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622741634106 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1622741634281 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1622741640353 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 22 global CLKCTRL_G10 " "clk~inputCLKENA0 with 22 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1622741640561 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1622741640561 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622741640562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622741640585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622741640586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622741640586 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622741640586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622741640587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622741640587 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "90 " "The Timing Analyzer is analyzing 90 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1622741641394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ulp.sdc " "Synopsys Design Constraints File file not found: 'ulp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622741641394 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622741641395 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~13  from: cin  to: sumout " "Cell: Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~13  from: dataa  to: sumout " "Cell: Add1~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~13  from: dataf  to: sumout " "Cell: Add1~13  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~17  from: cin  to: sumout " "Cell: Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~17  from: dataa  to: sumout " "Cell: Add1~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~17  from: dataf  to: sumout " "Cell: Add1~17  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~1  from: cin  to: sumout " "Cell: Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~1  from: dataa  to: sumout " "Cell: Add1~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~1  from: dataf  to: sumout " "Cell: Add1~1  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~21  from: cin  to: sumout " "Cell: Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~21  from: dataa  to: sumout " "Cell: Add1~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~21  from: dataf  to: sumout " "Cell: Add1~21  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~25  from: cin  to: sumout " "Cell: Add1~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~25  from: dataa  to: sumout " "Cell: Add1~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~25  from: dataf  to: sumout " "Cell: Add1~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~29  from: cin  to: sumout " "Cell: Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~29  from: dataa  to: sumout " "Cell: Add1~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~29  from: dataf  to: sumout " "Cell: Add1~29  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~33  from: cin  to: sumout " "Cell: Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~33  from: dataa  to: sumout " "Cell: Add1~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~33  from: dataf  to: sumout " "Cell: Add1~33  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~37  from: cin  to: sumout " "Cell: Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~37  from: dataa  to: sumout " "Cell: Add1~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~37  from: dataf  to: sumout " "Cell: Add1~37  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~41  from: cin  to: sumout " "Cell: Add1~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~41  from: dataa  to: sumout " "Cell: Add1~41  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~41  from: dataf  to: sumout " "Cell: Add1~41  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~45  from: cin  to: sumout " "Cell: Add1~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~45  from: dataa  to: sumout " "Cell: Add1~45  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~45  from: dataf  to: sumout " "Cell: Add1~45  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~49  from: dataa  to: sumout " "Cell: Add1~49  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~49  from: dataf  to: sumout " "Cell: Add1~49  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~53  from: cin  to: sumout " "Cell: Add1~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~53  from: dataa  to: sumout " "Cell: Add1~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~53  from: dataf  to: sumout " "Cell: Add1~53  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~57  from: cin  to: sumout " "Cell: Add1~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~57  from: dataa  to: sumout " "Cell: Add1~57  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~57  from: dataf  to: sumout " "Cell: Add1~57  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~5  from: cin  to: sumout " "Cell: Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~5  from: dataa  to: sumout " "Cell: Add1~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~5  from: dataf  to: sumout " "Cell: Add1~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~61  from: cin  to: sumout " "Cell: Add1~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~61  from: dataa  to: sumout " "Cell: Add1~61  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~61  from: dataf  to: sumout " "Cell: Add1~61  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~65  from: cin  to: sumout " "Cell: Add1~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~65  from: dataa  to: sumout " "Cell: Add1~65  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~65  from: dataf  to: sumout " "Cell: Add1~65  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~9  from: cin  to: sumout " "Cell: Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~9  from: dataa  to: sumout " "Cell: Add1~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~9  from: dataf  to: sumout " "Cell: Add1~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~13  from: cin  to: sumout " "Cell: Add2~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~13  from: dataa  to: cout " "Cell: Add2~13  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~13  from: dataf  to: sumout " "Cell: Add2~13  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~17  from: cin  to: sumout " "Cell: Add2~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~17  from: dataa  to: cout " "Cell: Add2~17  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~17  from: dataf  to: sumout " "Cell: Add2~17  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~1  from: cin  to: sumout " "Cell: Add2~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~1  from: dataa  to: sumout " "Cell: Add2~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~1  from: dataf  to: sumout " "Cell: Add2~1  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~21  from: cin  to: sumout " "Cell: Add2~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~21  from: dataa  to: cout " "Cell: Add2~21  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~21  from: dataf  to: sumout " "Cell: Add2~21  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~25  from: cin  to: sumout " "Cell: Add2~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~25  from: dataa  to: cout " "Cell: Add2~25  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~25  from: dataf  to: sumout " "Cell: Add2~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~29  from: cin  to: sumout " "Cell: Add2~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~29  from: dataa  to: cout " "Cell: Add2~29  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~29  from: dataf  to: sumout " "Cell: Add2~29  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~33  from: cin  to: sumout " "Cell: Add2~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~33  from: dataa  to: cout " "Cell: Add2~33  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~33  from: dataf  to: sumout " "Cell: Add2~33  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~37  from: cin  to: sumout " "Cell: Add2~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~37  from: dataa  to: cout " "Cell: Add2~37  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~37  from: dataf  to: sumout " "Cell: Add2~37  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~41  from: cin  to: sumout " "Cell: Add2~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~41  from: dataa  to: cout " "Cell: Add2~41  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~41  from: dataf  to: sumout " "Cell: Add2~41  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~45  from: cin  to: sumout " "Cell: Add2~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~45  from: dataa  to: cout " "Cell: Add2~45  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~45  from: dataf  to: sumout " "Cell: Add2~45  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~49  from: dataa  to: cout " "Cell: Add2~49  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~49  from: dataf  to: sumout " "Cell: Add2~49  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~53  from: cin  to: sumout " "Cell: Add2~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~53  from: dataa  to: cout " "Cell: Add2~53  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~53  from: dataf  to: sumout " "Cell: Add2~53  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~57  from: cin  to: sumout " "Cell: Add2~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~57  from: dataa  to: cout " "Cell: Add2~57  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~57  from: dataf  to: sumout " "Cell: Add2~57  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~5  from: cin  to: sumout " "Cell: Add2~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~5  from: dataa  to: cout " "Cell: Add2~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~5  from: dataf  to: sumout " "Cell: Add2~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~61  from: cin  to: sumout " "Cell: Add2~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~61  from: dataa  to: cout " "Cell: Add2~61  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~61  from: dataf  to: sumout " "Cell: Add2~61  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~65  from: cin  to: sumout " "Cell: Add2~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~65  from: dataa  to: sumout " "Cell: Add2~65  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~65  from: dataf  to: sumout " "Cell: Add2~65  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~9  from: cin  to: sumout " "Cell: Add2~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~9  from: dataa  to: cout " "Cell: Add2~9  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~9  from: dataf  to: sumout " "Cell: Add2~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux34~1  from: datae  to: combout " "Cell: Mux34~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~10  from: datab  to: combout " "Cell: zero~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~10  from: dataf  to: combout " "Cell: zero~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~11  from: datab  to: combout " "Cell: zero~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~11  from: dataf  to: combout " "Cell: zero~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~12  from: datab  to: combout " "Cell: zero~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~12  from: dataf  to: combout " "Cell: zero~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~14  from: datab  to: combout " "Cell: zero~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~14  from: dataf  to: combout " "Cell: zero~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~15  from: datab  to: combout " "Cell: zero~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~15  from: dataf  to: combout " "Cell: zero~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~16  from: datab  to: combout " "Cell: zero~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~16  from: dataf  to: combout " "Cell: zero~16  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~17  from: datab  to: combout " "Cell: zero~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~17  from: dataf  to: combout " "Cell: zero~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~24  from: datab  to: combout " "Cell: zero~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~24  from: datac  to: combout " "Cell: zero~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~26  from: datab  to: combout " "Cell: zero~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~26  from: dataf  to: combout " "Cell: zero~26  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~27  from: datab  to: combout " "Cell: zero~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~27  from: dataf  to: combout " "Cell: zero~27  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~28  from: datab  to: combout " "Cell: zero~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~28  from: dataf  to: combout " "Cell: zero~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~29  from: datad  to: combout " "Cell: zero~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~29  from: datae  to: combout " "Cell: zero~29  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~29  from: dataf  to: combout " "Cell: zero~29  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~8  from: datab  to: combout " "Cell: zero~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~8  from: dataf  to: combout " "Cell: zero~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~9  from: datab  to: combout " "Cell: zero~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: zero~9  from: dataf  to: combout " "Cell: zero~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622741641400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1622741641400 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622741641404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622741641405 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622741641405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622741641465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622741641465 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622741641465 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622741641590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622741644921 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1622741645233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparat