TimeQuest Timing Analyzer report for DE0
Sun May 17 09:08:16 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 14. Slow 1200mV 85C Model Setup: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 17. Slow 1200mV 85C Model Hold: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 18. Slow 1200mV 85C Model Recovery: 'BUTTON[0]'
 19. Slow 1200mV 85C Model Recovery: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 20. Slow 1200mV 85C Model Recovery: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 21. Slow 1200mV 85C Model Recovery: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 22. Slow 1200mV 85C Model Removal: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 23. Slow 1200mV 85C Model Removal: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 24. Slow 1200mV 85C Model Removal: 'BUTTON[0]'
 25. Slow 1200mV 85C Model Removal: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'BUTTON[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 42. Slow 1200mV 0C Model Setup: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 43. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 44. Slow 1200mV 0C Model Hold: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 45. Slow 1200mV 0C Model Hold: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 46. Slow 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 47. Slow 1200mV 0C Model Recovery: 'BUTTON[0]'
 48. Slow 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 49. Slow 1200mV 0C Model Recovery: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 50. Slow 1200mV 0C Model Removal: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 51. Slow 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 52. Slow 1200mV 0C Model Removal: 'BUTTON[0]'
 53. Slow 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'BUTTON[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 68. Fast 1200mV 0C Model Setup: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 69. Fast 1200mV 0C Model Setup: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 70. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 71. Fast 1200mV 0C Model Hold: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 72. Fast 1200mV 0C Model Hold: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 73. Fast 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 74. Fast 1200mV 0C Model Recovery: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 75. Fast 1200mV 0C Model Recovery: 'BUTTON[0]'
 76. Fast 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 77. Fast 1200mV 0C Model Removal: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 78. Fast 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 79. Fast 1200mV 0C Model Removal: 'BUTTON[0]'
 80. Fast 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'BUTTON[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_SOURCE:clk0|CPU_CLK_SIG'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Slow Corner Signal Integrity Metrics
 95. Fast Corner Signal Integrity Metrics
 96. Setup Transfers
 97. Hold Transfers
 98. Recovery Transfers
 99. Removal Transfers
100. Report TCCS
101. Report RSKM
102. Unconstrained Paths
103. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DE0                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; BUTTON[0]                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BUTTON[0] }                                  ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_SOURCE:clk0|CPU_CLK_SIG }                ;
; CLOCK_50                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                   ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE } ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER }   ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+-------------+-----------------+--------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                 ; Note                                           ;
+-------------+-----------------+--------------------------------------------+------------------------------------------------+
; 205.55 MHz  ; 205.55 MHz      ; CLOCK_50                                   ;                                                ;
; 549.45 MHz  ; 500.0 MHz       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; limit due to minimum period restriction (tmin) ;
; 1329.79 MHz ; 500.0 MHz       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; -3.865 ; -55.998       ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.820 ; -3.947        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.248  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CLOCK_50                                   ; 0.190 ; 0.000         ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.361 ; 0.000         ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.362 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; BUTTON[0]                                  ; -0.862 ; -0.862        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.829 ; -6.632        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; -0.212 ; -0.212        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.094  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; -0.287 ; -0.817        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.332  ; 0.000         ;
; BUTTON[0]                                  ; 0.450  ; 0.000         ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; 0.878  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; -3.000 ; -30.000       ;
; BUTTON[0]                                  ; -3.000 ; -4.000        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -1.000 ; -8.000        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; -1.000 ; -3.000        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; -1.000 ; -1.000        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                          ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.865 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.795      ;
; -3.821 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.751      ;
; -3.788 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.718      ;
; -3.747 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.677      ;
; -3.741 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.675      ;
; -3.697 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.631      ;
; -3.677 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.604      ;
; -3.664 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.598      ;
; -3.623 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.557      ;
; -3.620 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.550      ;
; -3.612 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.542      ;
; -3.561 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.491      ;
; -3.553 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.484      ;
; -3.531 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.458      ;
; -3.496 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.430      ;
; -3.488 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.422      ;
; -3.449 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.386      ;
; -3.448 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.385      ;
; -3.446 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.383      ;
; -3.446 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.376      ;
; -3.442 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.379      ;
; -3.437 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.371      ;
; -3.407 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.338      ;
; -3.405 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.342      ;
; -3.404 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.341      ;
; -3.402 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.339      ;
; -3.398 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.335      ;
; -3.372 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.309      ;
; -3.371 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.308      ;
; -3.370 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.300      ;
; -3.369 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.306      ;
; -3.365 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.302      ;
; -3.350 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.287      ;
; -3.331 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.268      ;
; -3.330 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.267      ;
; -3.328 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.265      ;
; -3.325 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.255      ;
; -3.324 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.261      ;
; -3.322 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.256      ;
; -3.320 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 3.884      ;
; -3.317 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.254      ;
; -3.317 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.254      ;
; -3.309 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.236      ;
; -3.261 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.195      ;
; -3.260 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.194      ;
; -3.258 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.192      ;
; -3.254 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.188      ;
; -3.246 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.180      ;
; -3.241 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 3.805      ;
; -3.208 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.138      ;
; -3.204 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.141      ;
; -3.203 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.140      ;
; -3.201 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.135      ;
; -3.201 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.138      ;
; -3.199 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.136      ;
; -3.197 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.134      ;
; -3.196 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 3.764      ;
; -3.196 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.133      ;
; -3.195 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.132      ;
; -3.193 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.130      ;
; -3.189 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.126      ;
; -3.185 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.116      ;
; -3.174 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 3.738      ;
; -3.160 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.094      ;
; -3.145 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.082      ;
; -3.144 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.081      ;
; -3.142 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.079      ;
; -3.138 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.075      ;
; -3.125 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.052      ;
; -3.117 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 3.685      ;
; -3.115 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.049      ;
; -3.114 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.048      ;
; -3.112 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.046      ;
; -3.108 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.042      ;
; -3.101 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.386      ;
; -3.101 ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 3.665      ;
; -3.100 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.385      ;
; -3.099 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.384      ;
; -3.097 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.382      ;
; -3.095 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.380      ;
; -3.095 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.032      ;
; -3.094 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.379      ;
; -3.090 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.027      ;
; -3.087 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.024      ;
; -3.084 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.018      ;
; -3.060 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.994      ;
; -3.057 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.342      ;
; -3.056 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.341      ;
; -3.055 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.340      ;
; -3.053 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.338      ;
; -3.051 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.336      ;
; -3.050 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 3.618      ;
; -3.050 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.335      ;
; -3.037 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.964      ;
; -3.030 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.967      ;
; -3.029 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.966      ;
; -3.027 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.964      ;
; -3.025 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.952      ;
; -3.024 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.309      ;
; -3.023 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.960      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                 ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.820 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.753      ;
; -0.739 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.672      ;
; -0.738 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.671      ;
; -0.704 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.637      ;
; -0.704 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.637      ;
; -0.702 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.635      ;
; -0.698 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.631      ;
; -0.698 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.631      ;
; -0.623 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.556      ;
; -0.622 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.555      ;
; -0.621 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.554      ;
; -0.588 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.521      ;
; -0.588 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.521      ;
; -0.586 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.519      ;
; -0.585 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.518      ;
; -0.583 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.516      ;
; -0.582 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.515      ;
; -0.582 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.515      ;
; -0.582 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.515      ;
; -0.507 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.440      ;
; -0.506 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.439      ;
; -0.505 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.438      ;
; -0.505 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.438      ;
; -0.470 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.403      ;
; -0.469 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.402      ;
; -0.469 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.402      ;
; -0.466 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.399      ;
; -0.077 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.010      ;
; -0.074 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.007      ;
; -0.073 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.006      ;
; -0.073 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 1.006      ;
; -0.052 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 0.985      ;
; -0.052 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 0.985      ;
; -0.048 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 0.981      ;
; 0.224  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 0.709      ;
; 0.274  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.062     ; 0.659      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                                                               ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.248 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; -0.061     ; 0.686      ;
; 0.275 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INSTR_EN             ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; -0.061     ; 0.659      ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.190 ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLOCK_50    ; 0.000        ; 2.380      ; 2.956      ;
; 0.537 ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.076      ; 0.770      ;
; 0.549 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.770      ;
; 0.554 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.772      ;
; 0.568 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.786      ;
; 0.685 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.062      ; 0.904      ;
; 0.686 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.904      ;
; 0.687 ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.062      ; 0.906      ;
; 0.692 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.910      ;
; 0.796 ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLOCK_50    ; -0.500       ; 2.380      ; 3.062      ;
; 0.824 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.042      ;
; 0.825 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.043      ;
; 0.825 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.043      ;
; 0.838 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.056      ;
; 0.838 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.056      ;
; 0.840 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.058      ;
; 0.841 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.060      ;
; 0.844 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.062      ;
; 0.907 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.425      ; 1.489      ;
; 0.931 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.425      ; 1.513      ;
; 0.934 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.152      ;
; 0.935 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.153      ;
; 0.936 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.154      ;
; 0.937 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.155      ;
; 0.938 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.156      ;
; 0.950 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.168      ;
; 0.952 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.170      ;
; 0.953 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.171      ;
; 0.954 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.955 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.173      ;
; 0.956 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.174      ;
; 0.961 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.179      ;
; 0.961 ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.076      ; 1.194      ;
; 0.977 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.195      ;
; 0.979 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.197      ;
; 0.981 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.199      ;
; 0.988 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.424      ; 1.569      ;
; 1.015 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.233      ;
; 1.046 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.264      ;
; 1.047 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.265      ;
; 1.048 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.266      ;
; 1.048 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.266      ;
; 1.050 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.268      ;
; 1.058 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.064      ; 1.279      ;
; 1.059 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.076      ; 1.292      ;
; 1.062 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.424      ; 1.643      ;
; 1.062 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.280      ;
; 1.065 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.283      ;
; 1.067 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.285      ;
; 1.071 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.289      ;
; 1.073 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.291      ;
; 1.080 ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.076      ; 1.313      ;
; 1.089 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.307      ;
; 1.091 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.309      ;
; 1.108 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.326      ;
; 1.114 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.332      ;
; 1.143 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.427      ; 1.727      ;
; 1.156 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.064      ; 1.377      ;
; 1.158 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.376      ;
; 1.159 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.377      ;
; 1.160 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.378      ;
; 1.161 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.379      ;
; 1.170 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.064      ; 1.391      ;
; 1.171 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.064      ; 1.392      ;
; 1.174 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.392      ;
; 1.176 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.394      ;
; 1.199 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.424      ; 1.780      ;
; 1.203 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.076      ; 1.436      ;
; 1.203 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.421      ;
; 1.205 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.423      ;
; 1.224 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.076      ; 1.457      ;
; 1.226 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.444      ;
; 1.229 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.076      ; 1.462      ;
; 1.241 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.427      ; 1.825      ;
; 1.256 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.427      ; 1.840      ;
; 1.265 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.425      ; 1.847      ;
; 1.268 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.064      ; 1.489      ;
; 1.271 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.489      ;
; 1.273 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.491      ;
; 1.283 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.064      ; 1.504      ;
; 1.284 ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; -0.287     ; 1.154      ;
; 1.286 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.504      ;
; 1.287 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.064      ; 1.508      ;
; 1.288 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.506      ;
; 1.289 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.425      ; 1.871      ;
; 1.291 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.509      ;
; 1.315 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.533      ;
; 1.317 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 1.535      ;
; 1.332 ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; -0.287     ; 1.202      ;
; 1.346 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.424      ; 1.927      ;
; 1.351 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.425      ; 1.933      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                 ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.361 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.580      ;
; 0.390 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.609      ;
; 0.570 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.794      ;
; 0.584 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.803      ;
; 0.585 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 0.804      ;
; 0.845 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.066      ;
; 0.859 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.078      ;
; 0.861 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.081      ;
; 0.864 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.083      ;
; 0.864 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.083      ;
; 0.864 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.083      ;
; 0.956 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.177      ;
; 0.959 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.178      ;
; 0.971 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.190      ;
; 0.973 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.193      ;
; 0.976 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.195      ;
; 0.976 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.195      ;
; 1.069 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.288      ;
; 1.071 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.290      ;
; 1.083 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.302      ;
; 1.085 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.304      ;
; 1.086 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.305      ;
; 1.088 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.062      ; 1.307      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                                                                ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.362 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INSTR_EN             ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 0.061      ; 0.592      ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BUTTON[0]'                                                                                                                                              ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.862 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 1.000        ; -0.076     ; 1.801      ;
; -0.122 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.500        ; 2.229      ; 2.866      ;
; 0.159  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 1.000        ; 2.229      ; 3.085      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                       ; Launch Clock                             ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.829 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.152      ; 1.966      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; -0.089 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.457      ; 3.031      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.157  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.335      ; 2.183      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
; 0.194  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.457      ; 3.248      ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.212 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; 1.000        ; -0.039     ; 1.188      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                        ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.094 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 2.480      ; 2.871      ;
; 0.094 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 2.480      ; 2.871      ;
; 0.103 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 2.483      ; 2.865      ;
; 0.810 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 2.480      ; 2.655      ;
; 0.810 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 2.480      ; 2.655      ;
; 0.834 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 2.483      ; 2.634      ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.287 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 2.605      ; 2.505      ;
; -0.265 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 2.602      ; 2.524      ;
; -0.265 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 2.602      ; 2.524      ;
; 0.451  ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 2.605      ; 2.743      ;
; 0.460  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 2.602      ; 2.749      ;
; 0.460  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 2.602      ; 2.749      ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                  ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                             ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.332 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.519      ; 2.018      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.382 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.578      ; 3.147      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 0.654 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.578      ; 2.919      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.349      ; 1.820      ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BUTTON[0]'                                                                                                                                              ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.450 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.000        ; 2.305      ; 2.912      ;
; 0.728 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; -0.500       ; 2.305      ; 2.690      ;
; 1.431 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.000        ; 0.076      ; 1.664      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                                                                                                  ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.878 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; 0.000        ; 0.039      ; 1.074      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ;
; 0.093  ; 0.277        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; 0.094  ; 0.278        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[18]|clk        ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[19]|clk        ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[20]|clk        ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[21]|clk        ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[22]|clk        ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[23]|clk        ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[24]|clk        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[15]|clk        ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[17]|clk        ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[25]|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[0]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[10]|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[11]|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[12]|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[13]|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[14]|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[16]|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[1]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[2]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[3]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[4]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[5]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[6]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[7]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[8]|clk         ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[9]|clk         ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_SIG|clk            ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]  ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ;
; 0.505  ; 0.721        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'BUTTON[0]'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; BUTTON[0] ; Rise       ; BUTTON[0]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; 0.051  ; 0.267        ; 0.216          ; High Pulse Width ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; BUTTON[0]~input|o                                   ;
; 0.261  ; 0.261        ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; instr0|DO_NORMAL_RESET~_emulated|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; BUTTON[0]~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; BUTTON[0]~input|i                                   ;
; 0.543  ; 0.727        ; 0.184          ; Low Pulse Width  ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; 0.736  ; 0.736        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; instr0|DO_NORMAL_RESET~_emulated|clk                ;
; 0.755  ; 0.755        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; BUTTON[0]~input|o                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; 0.373  ; 0.557        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[0]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[1]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[2]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[3]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[4]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[5]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[6]|clk                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[7]|clk                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|inclk[0]  ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|q                 ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|inclk[0]  ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|outclk    ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[0]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[1]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[2]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[3]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[4]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[5]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[6]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[7]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|clk            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INSTR_EN|clk                        ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|RESET_INSTR_NUMBER|clk              ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|inclk[0]          ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG|q                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG|q                         ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|inclk[0]          ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|outclk            ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|RESET_INSTR_NUMBER|clk              ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|clk            ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INSTR_EN|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; instr0|DO_RESET_INSTR|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; contr0|RESET_INSTR_NUMBER|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; contr0|RESET_INSTR_NUMBER|q              ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; instr0|DO_RESET_INSTR|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.987 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.987 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.976 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.976 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.444 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.444 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.704 ; 7.428 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.855 ; 5.744 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.842 ; 5.722 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.704 ; 7.428 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.839 ; 5.728 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.926 ; 5.851 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.880 ; 5.781 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.934 ; 5.838 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.940 ; 5.836 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 3.358 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.920 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.920 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.904 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.904 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.399 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.399 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.687 ; 3.310 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.701 ; 5.590 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.689 ; 5.569 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.551 ; 7.275 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.687 ; 5.575 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.771 ; 5.693 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.727 ; 5.626 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.778 ; 5.681 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.785 ; 5.679 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 3.310 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+-------------+-----------------+--------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                 ; Note                                           ;
+-------------+-----------------+--------------------------------------------+------------------------------------------------+
; 230.15 MHz  ; 230.15 MHz      ; CLOCK_50                                   ;                                                ;
; 621.5 MHz   ; 500.0 MHz       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; limit due to minimum period restriction (tmin) ;
; 1499.25 MHz ; 500.0 MHz       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; -3.345 ; -46.912       ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.609 ; -2.757        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.333  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CLOCK_50                                   ; 0.163 ; 0.000         ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.321 ; 0.000         ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.321 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.742 ; -5.936        ;
; BUTTON[0]                                  ; -0.664 ; -0.664        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; -0.086 ; -0.086        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.067  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; -0.155 ; -0.441        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.337  ; 0.000         ;
; BUTTON[0]                                  ; 0.399  ; 0.000         ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; 0.783  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; -3.000 ; -30.000       ;
; BUTTON[0]                                  ; -3.000 ; -4.000        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -1.000 ; -8.000        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; -1.000 ; -3.000        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; -1.000 ; -1.000        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.345 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.282      ;
; -3.309 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.246      ;
; -3.278 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.215      ;
; -3.242 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.179      ;
; -3.225 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.165      ;
; -3.189 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.129      ;
; -3.158 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.093      ;
; -3.158 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.098      ;
; -3.122 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.062      ;
; -3.113 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.050      ;
; -3.083 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.020      ;
; -3.078 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.013      ;
; -3.072 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.009      ;
; -3.038 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.976      ;
; -2.993 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.933      ;
; -2.972 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.909      ;
; -2.970 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.912      ;
; -2.969 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.911      ;
; -2.966 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.908      ;
; -2.964 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.906      ;
; -2.963 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.903      ;
; -2.958 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.896      ;
; -2.952 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.892      ;
; -2.934 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.876      ;
; -2.933 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.875      ;
; -2.930 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.872      ;
; -2.928 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.870      ;
; -2.903 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.845      ;
; -2.902 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.844      ;
; -2.899 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.841      ;
; -2.897 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.839      ;
; -2.875 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.812      ;
; -2.867 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.804      ;
; -2.867 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.809      ;
; -2.866 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.808      ;
; -2.863 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.805      ;
; -2.861 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.803      ;
; -2.855 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.797      ;
; -2.852 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.792      ;
; -2.848 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.391     ; 3.452      ;
; -2.821 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.756      ;
; -2.814 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.391     ; 3.418      ;
; -2.813 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.755      ;
; -2.808 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.750      ;
; -2.783 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.723      ;
; -2.782 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.722      ;
; -2.779 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.719      ;
; -2.777 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.717      ;
; -2.766 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.703      ;
; -2.755 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.695      ;
; -2.747 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.687      ;
; -2.738 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.680      ;
; -2.737 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.679      ;
; -2.734 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.676      ;
; -2.732 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.674      ;
; -2.728 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.388     ; 3.335      ;
; -2.722 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.391     ; 3.326      ;
; -2.709 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.644      ;
; -2.708 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.650      ;
; -2.707 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.388     ; 3.314      ;
; -2.707 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.649      ;
; -2.705 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.647      ;
; -2.704 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.646      ;
; -2.703 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.643      ;
; -2.702 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.642      ;
; -2.702 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.644      ;
; -2.701 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.639      ;
; -2.699 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.639      ;
; -2.697 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.639      ;
; -2.697 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.637      ;
; -2.696 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.638      ;
; -2.693 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.635      ;
; -2.691 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.633      ;
; -2.690 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.630      ;
; -2.682 ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.391     ; 3.286      ;
; -2.651 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.911      ;
; -2.651 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.911      ;
; -2.651 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.911      ;
; -2.651 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.911      ;
; -2.646 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.586      ;
; -2.644 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.904      ;
; -2.643 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.903      ;
; -2.624 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.564      ;
; -2.618 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.560      ;
; -2.615 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.557      ;
; -2.615 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.875      ;
; -2.615 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.875      ;
; -2.615 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.875      ;
; -2.615 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.875      ;
; -2.609 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.608 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.868      ;
; -2.607 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.867      ;
; -2.602 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.388     ; 3.209      ;
; -2.597 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.539      ;
; -2.596 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.538      ;
; -2.593 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.535      ;
; -2.591 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.533      ;
; -2.589 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.527      ;
; -2.588 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.523      ;
; -2.584 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 3.844      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                  ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.609 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.550      ;
; -0.543 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.484      ;
; -0.540 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.481      ;
; -0.510 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.451      ;
; -0.509 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.450      ;
; -0.509 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.450      ;
; -0.505 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.446      ;
; -0.491 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.432      ;
; -0.443 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.384      ;
; -0.440 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.381      ;
; -0.439 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.380      ;
; -0.410 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.351      ;
; -0.409 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.350      ;
; -0.409 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.350      ;
; -0.409 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.350      ;
; -0.405 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.346      ;
; -0.404 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.345      ;
; -0.391 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.332      ;
; -0.391 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.332      ;
; -0.343 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.284      ;
; -0.340 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.281      ;
; -0.340 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.281      ;
; -0.339 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.280      ;
; -0.310 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.251      ;
; -0.309 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.250      ;
; -0.309 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.250      ;
; -0.305 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 1.246      ;
; 0.045  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.896      ;
; 0.048  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.893      ;
; 0.048  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.893      ;
; 0.049  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.892      ;
; 0.059  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.882      ;
; 0.059  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.882      ;
; 0.062  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.879      ;
; 0.304  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.637      ;
; 0.358  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.054     ; 0.583      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                                                                ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.333 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; -0.054     ; 0.608      ;
; 0.358 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INSTR_EN             ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; -0.054     ; 0.583      ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                          ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.163 ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLOCK_50    ; 0.000        ; 2.190      ; 2.707      ;
; 0.484 ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.067      ; 0.695      ;
; 0.492 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.498 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.508 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.619 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.818      ;
; 0.624 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.823      ;
; 0.625 ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.824      ;
; 0.629 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.828      ;
; 0.694 ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLOCK_50    ; -0.500       ; 2.190      ; 2.738      ;
; 0.737 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.740 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.740 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.742 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.747 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.755 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.786 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.385      ; 1.315      ;
; 0.814 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.385      ; 1.343      ;
; 0.826 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.828 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.027      ;
; 0.829 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.830 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.836 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.037      ;
; 0.843 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.044      ;
; 0.850 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.050      ;
; 0.865 ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.067      ; 1.076      ;
; 0.868 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.067      ;
; 0.870 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.385      ; 1.399      ;
; 0.877 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.076      ;
; 0.878 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.077      ;
; 0.885 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.084      ;
; 0.912 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.111      ;
; 0.922 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.121      ;
; 0.925 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.124      ;
; 0.926 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.125      ;
; 0.929 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.128      ;
; 0.931 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.385      ; 1.460      ;
; 0.931 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.057      ; 1.132      ;
; 0.933 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.132      ;
; 0.934 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.133      ;
; 0.939 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.138      ;
; 0.946 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.145      ;
; 0.948 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.067      ; 1.159      ;
; 0.954 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.153      ;
; 0.964 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.163      ;
; 0.967 ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.067      ; 1.178      ;
; 0.973 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.172      ;
; 0.974 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.173      ;
; 0.985 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.387      ; 1.516      ;
; 0.988 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.187      ;
; 1.013 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.212      ;
; 1.018 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.217      ;
; 1.019 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.057      ; 1.220      ;
; 1.021 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.220      ;
; 1.025 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.224      ;
; 1.027 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.057      ; 1.228      ;
; 1.028 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.227      ;
; 1.029 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.057      ; 1.230      ;
; 1.030 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.229      ;
; 1.037 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.236      ;
; 1.042 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.385      ; 1.571      ;
; 1.070 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.067      ; 1.281      ;
; 1.070 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.269      ;
; 1.073 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.387      ; 1.604      ;
; 1.077 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.276      ;
; 1.083 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.387      ; 1.614      ;
; 1.084 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.283      ;
; 1.094 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.067      ; 1.305      ;
; 1.115 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.057      ; 1.316      ;
; 1.117 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.316      ;
; 1.124 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.323      ;
; 1.125 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.057      ; 1.326      ;
; 1.126 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.128 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.068      ; 1.340      ;
; 1.130 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.057      ; 1.331      ;
; 1.133 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.136 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.386      ; 1.666      ;
; 1.148 ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; -0.263     ; 1.029      ;
; 1.164 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.386      ; 1.694      ;
; 1.166 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.365      ;
; 1.173 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.372      ;
; 1.184 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.055      ; 1.383      ;
; 1.184 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.387      ; 1.715      ;
; 1.202 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.386      ; 1.732      ;
; 1.202 ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; -0.263     ; 1.083      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                                                                 ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.321 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INSTR_EN             ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 0.054      ; 0.519      ;
; 0.339 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 0.054      ; 0.537      ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                  ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.321 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.519      ;
; 0.348 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.546      ;
; 0.513 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.714      ;
; 0.518 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.716      ;
; 0.528 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.727      ;
; 0.757 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.955      ;
; 0.761 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.959      ;
; 0.763 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.961      ;
; 0.767 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.965      ;
; 0.767 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.966      ;
; 0.770 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.968      ;
; 0.774 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.972      ;
; 0.774 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.972      ;
; 0.775 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 0.973      ;
; 0.850 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.048      ;
; 0.850 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.048      ;
; 0.857 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.055      ;
; 0.859 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.057      ;
; 0.863 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.061      ;
; 0.864 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.062      ;
; 0.866 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.064      ;
; 0.870 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.068      ;
; 0.871 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.069      ;
; 0.946 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.144      ;
; 0.953 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.151      ;
; 0.955 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.153      ;
; 0.960 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.158      ;
; 0.962 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.160      ;
; 0.967 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.054      ; 1.165      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                       ; Launch Clock                             ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.742 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.035      ; 1.762      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; -0.128 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 2.191      ; 2.804      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.157  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 2.191      ; 3.019      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
; 0.250  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.195      ; 1.950      ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BUTTON[0]'                                                                                                                                               ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.664 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 1.000        ; -0.066     ; 1.613      ;
; -0.050 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.500        ; 2.090      ; 2.655      ;
; 0.244  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 1.000        ; 2.090      ; 2.861      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                                                                                                   ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.086 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; 1.000        ; -0.034     ; 1.067      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                         ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.067 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 2.236      ; 2.654      ;
; 0.068 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 2.234      ; 2.651      ;
; 0.068 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 2.234      ; 2.651      ;
; 0.728 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 2.234      ; 2.491      ;
; 0.728 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 2.234      ; 2.491      ;
; 0.740 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 2.236      ; 2.481      ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                           ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.155 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 2.346      ; 2.365      ;
; -0.143 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 2.343      ; 2.374      ;
; -0.143 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 2.343      ; 2.374      ;
; 0.529  ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 2.346      ; 2.549      ;
; 0.530  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 2.343      ; 2.547      ;
; 0.530  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 2.343      ; 2.547      ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                   ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                             ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.337 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.357      ; 1.848      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.454 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 2.298      ; 2.926      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 0.733 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 2.298      ; 2.705      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
; 1.264 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.208      ; 1.646      ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BUTTON[0]'                                                                                                                                               ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.000        ; 2.156      ; 2.699      ;
; 0.701 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; -0.500       ; 2.156      ; 2.501      ;
; 1.284 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.000        ; 0.066      ; 1.494      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                                                                                                   ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.783 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; 0.000        ; 0.034      ; 0.961      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ;
; 0.089  ; 0.273        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ;
; 0.090  ; 0.274        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; 0.090  ; 0.274        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; 0.090  ; 0.274        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[18]|clk        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[19]|clk        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[20]|clk        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[21]|clk        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[22]|clk        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[23]|clk        ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[24]|clk        ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[0]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[10]|clk        ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[11]|clk        ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[12]|clk        ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[13]|clk        ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[14]|clk        ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[16]|clk        ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[1]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[2]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[3]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[4]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[5]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[6]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[7]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[8]|clk         ;
; 0.249  ; 0.249        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[9]|clk         ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[15]|clk        ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[17]|clk        ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[25]|clk        ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_SIG|clk            ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]  ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                ;
; 0.508  ; 0.724        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'BUTTON[0]'                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; BUTTON[0] ; Rise       ; BUTTON[0]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; 0.076  ; 0.292        ; 0.216          ; High Pulse Width ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; BUTTON[0]~input|o                                   ;
; 0.278  ; 0.278        ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; instr0|DO_NORMAL_RESET~_emulated|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; BUTTON[0]~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; BUTTON[0]~input|i                                   ;
; 0.521  ; 0.705        ; 0.184          ; Low Pulse Width  ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; 0.720  ; 0.720        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; instr0|DO_NORMAL_RESET~_emulated|clk                ;
; 0.755  ; 0.755        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; BUTTON[0]~input|o                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; 0.251  ; 0.467        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[0]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[1]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[2]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[3]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[4]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[5]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[6]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[7]|clk                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|inclk[0]  ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|q                 ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|inclk[0]  ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|outclk    ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[0]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[1]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[2]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[3]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[4]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[5]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[6]|clk                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[7]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INSTR_EN|clk                        ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|RESET_INSTR_NUMBER|clk              ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|inclk[0]          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG|q                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG|q                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|inclk[0]          ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|outclk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|RESET_INSTR_NUMBER|clk              ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INSTR_EN|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.307  ; 0.491        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; instr0|DO_RESET_INSTR|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; contr0|RESET_INSTR_NUMBER|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; contr0|RESET_INSTR_NUMBER|q              ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; instr0|DO_RESET_INSTR|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.869 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.869 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.777 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.777 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.356 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.356 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.351 ; 7.049 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.501 ; 5.349 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.487 ; 5.329 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.351 ; 7.049 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.486 ; 5.349 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.563 ; 5.444 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.523 ; 5.395 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.572 ; 5.450 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.582 ; 5.453 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 3.242 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.806 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.806 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.713 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.713 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.315 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.315 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.350 ; 3.199 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.364 ; 5.213 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.350 ; 5.193 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.214 ; 6.912 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.350 ; 5.213 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.424 ; 5.305 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.386 ; 5.258 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.433 ; 5.311 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.444 ; 5.314 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 3.199 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; -1.744 ; -20.615       ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.022 ; -0.022        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.580  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CLOCK_50                                   ; 0.107 ; 0.000         ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.193 ; 0.000         ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.193 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.307 ; -2.456        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; -0.082 ; -0.246        ;
; BUTTON[0]                                  ; -0.039 ; -0.039        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; 0.324  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; -0.331 ; -0.979        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.047  ; 0.000         ;
; BUTTON[0]                                  ; 0.147  ; 0.000         ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; 0.490  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; -3.000 ; -38.266       ;
; BUTTON[0]                                  ; -3.000 ; -4.471        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -1.000 ; -8.000        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; -1.000 ; -3.000        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; -1.000 ; -1.000        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.744 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.694      ;
; -1.707 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.657      ;
; -1.696 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.646      ;
; -1.687 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.639      ;
; -1.674 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.621      ;
; -1.674 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.624      ;
; -1.650 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.602      ;
; -1.639 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.591      ;
; -1.617 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.566      ;
; -1.617 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.569      ;
; -1.614 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.564      ;
; -1.609 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.559      ;
; -1.561 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.511      ;
; -1.557 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.509      ;
; -1.552 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.504      ;
; -1.550 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.497      ;
; -1.504 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.456      ;
; -1.502 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.457      ;
; -1.499 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.454      ;
; -1.499 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.454      ;
; -1.497 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.452      ;
; -1.496 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.446      ;
; -1.493 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.442      ;
; -1.473 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.423      ;
; -1.465 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.420      ;
; -1.462 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.417      ;
; -1.462 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.417      ;
; -1.460 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.415      ;
; -1.454 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.409      ;
; -1.451 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.406      ;
; -1.451 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.406      ;
; -1.449 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.404      ;
; -1.439 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.386      ;
; -1.439 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.391      ;
; -1.432 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.384      ;
; -1.432 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.387      ;
; -1.430 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.385      ;
; -1.429 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 2.180      ;
; -1.429 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.381      ;
; -1.429 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.384      ;
; -1.429 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.381      ;
; -1.429 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.384      ;
; -1.427 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.379      ;
; -1.427 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.382      ;
; -1.424 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.374      ;
; -1.420 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.375      ;
; -1.417 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.372      ;
; -1.416 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.368      ;
; -1.382 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.331      ;
; -1.380 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 2.131      ;
; -1.372 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.125      ;
; -1.372 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.327      ;
; -1.369 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.324      ;
; -1.369 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.324      ;
; -1.367 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.319      ;
; -1.367 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.322      ;
; -1.367 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.322      ;
; -1.364 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.319      ;
; -1.364 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.319      ;
; -1.362 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.317      ;
; -1.360 ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.312      ;
; -1.360 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.315      ;
; -1.356 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.306      ;
; -1.343 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 2.094      ;
; -1.323 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.076      ;
; -1.319 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.274      ;
; -1.316 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.271      ;
; -1.316 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.271      ;
; -1.314 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.269      ;
; -1.313 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.456      ;
; -1.310 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.453      ;
; -1.309 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.452      ;
; -1.309 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.452      ;
; -1.308 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.260      ;
; -1.307 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.254      ;
; -1.306 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.449      ;
; -1.306 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.449      ;
; -1.305 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.257      ;
; -1.305 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.257      ;
; -1.303 ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.255      ;
; -1.302 ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 2.053      ;
; -1.300 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.255      ;
; -1.299 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.251      ;
; -1.295 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.250      ;
; -1.286 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.039      ;
; -1.281 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 2.236      ;
; -1.279 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.226      ;
; -1.276 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.419      ;
; -1.273 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.416      ;
; -1.272 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.415      ;
; -1.272 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.415      ;
; -1.269 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.412      ;
; -1.269 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.412      ;
; -1.265 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.408      ;
; -1.262 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.405      ;
; -1.261 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.404      ;
; -1.261 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.404      ;
; -1.258 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.401      ;
; -1.258 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 2.401      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                  ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.022 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.972      ;
; 0.023  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.927      ;
; 0.026  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.924      ;
; 0.042  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.908      ;
; 0.045  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.905      ;
; 0.046  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.904      ;
; 0.055  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.895      ;
; 0.056  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.894      ;
; 0.091  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.859      ;
; 0.094  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.856      ;
; 0.094  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.856      ;
; 0.109  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.841      ;
; 0.110  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.840      ;
; 0.113  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.837      ;
; 0.114  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.836      ;
; 0.118  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.832      ;
; 0.123  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.827      ;
; 0.124  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.826      ;
; 0.124  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.826      ;
; 0.159  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.791      ;
; 0.161  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.789      ;
; 0.162  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.788      ;
; 0.162  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.788      ;
; 0.191  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.759      ;
; 0.192  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.758      ;
; 0.192  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.758      ;
; 0.192  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.758      ;
; 0.395  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.555      ;
; 0.397  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.553      ;
; 0.397  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.553      ;
; 0.398  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.552      ;
; 0.406  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.544      ;
; 0.407  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.543      ;
; 0.410  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.540      ;
; 0.567  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.383      ;
; 0.591  ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.037     ; 0.359      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                                                                ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.580 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; -0.036     ; 0.371      ;
; 0.592 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INSTR_EN             ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; -0.036     ; 0.359      ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                          ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.107 ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG     ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLOCK_50    ; 0.000        ; 1.320      ; 1.646      ;
; 0.287 ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.043      ; 0.414      ;
; 0.293 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.303 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.422      ;
; 0.361 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.480      ;
; 0.361 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.480      ;
; 0.362 ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.481      ;
; 0.363 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.482      ;
; 0.442 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.561      ;
; 0.444 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.563      ;
; 0.452 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.571      ;
; 0.453 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.572      ;
; 0.455 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.459 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.505 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.624      ;
; 0.506 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.626      ;
; 0.508 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 0.823      ;
; 0.509 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.628      ;
; 0.509 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 0.824      ;
; 0.510 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.629      ;
; 0.513 ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.043      ; 0.640      ;
; 0.518 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.641      ;
; 0.524 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.644      ;
; 0.539 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.658      ;
; 0.541 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 0.856      ;
; 0.566 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.043      ; 0.693      ;
; 0.571 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.690      ;
; 0.572 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.691      ;
; 0.573 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.692      ;
; 0.573 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.692      ;
; 0.574 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.693      ;
; 0.575 ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.694      ;
; 0.576 ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.695      ;
; 0.581 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.038      ; 0.703      ;
; 0.583 ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.043      ; 0.710      ;
; 0.584 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.707      ;
; 0.589 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.708      ;
; 0.590 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 0.905      ;
; 0.595 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.714      ;
; 0.636 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.038      ; 0.758      ;
; 0.637 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.756      ;
; 0.639 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.758      ;
; 0.640 ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.759      ;
; 0.642 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.761      ;
; 0.645 ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.043      ; 0.772      ;
; 0.647 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.038      ; 0.769      ;
; 0.648 ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.043      ; 0.775      ;
; 0.648 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.038      ; 0.770      ;
; 0.649 ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.234      ; 0.967      ;
; 0.650 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.769      ;
; 0.653 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.772      ;
; 0.653 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.772      ;
; 0.656 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.775      ;
; 0.661 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.780      ;
; 0.662 ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.043      ; 0.789      ;
; 0.663 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 0.978      ;
; 0.678 ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.797      ;
; 0.679 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 0.994      ;
; 0.680 ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 0.995      ;
; 0.695 ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; -0.153     ; 0.626      ;
; 0.702 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.038      ; 0.824      ;
; 0.704 ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.234      ; 1.022      ;
; 0.705 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.824      ;
; 0.708 ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.827      ;
; 0.712 ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 1.027      ;
; 0.713 ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; -0.153     ; 0.644      ;
; 0.714 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.038      ; 0.836      ;
; 0.716 ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.234      ; 1.034      ;
; 0.716 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.835      ;
; 0.717 ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.038      ; 0.839      ;
; 0.719 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.838      ;
; 0.719 ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.838      ;
; 0.722 ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.841      ;
; 0.725 ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.035      ; 0.844      ;
; 0.733 ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.231      ; 1.048      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                                                                 ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.193 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; CONTROLLER_FSM:contr0|INSTR_EN ; CONTROLLER_FSM:contr0|INSTR_EN             ; CLK_SOURCE:clk0|CPU_CLK_SIG ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 0.036      ; 0.314      ;
+-------+--------------------------------+--------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                  ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.193 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.325      ;
; 0.305 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.434      ;
; 0.454 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.590      ;
; 0.517 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.642      ;
; 0.529 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.656      ;
; 0.583 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.704      ;
; 0.586 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.719      ;
; 0.601 ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.037      ; 0.722      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                       ; Launch Clock                             ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; -0.307 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; -0.182     ; 1.102      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.294  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 1.486      ; 2.169      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.356  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.500        ; 1.486      ; 1.607      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
; 0.605  ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 1.000        ; 0.840      ; 1.232      ;
+--------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.082 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 1.433      ; 1.992      ;
; -0.082 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 1.431      ; 1.990      ;
; -0.082 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.500        ; 1.431      ; 1.990      ;
; 1.040  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 1.431      ; 1.368      ;
; 1.040  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 1.431      ; 1.368      ;
; 1.046  ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 1.000        ; 1.433      ; 1.364      ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BUTTON[0]'                                                                                                                                               ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.039 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 1.000        ; -0.046     ; 1.000      ;
; 0.544  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 1.000        ; 1.622      ; 2.085      ;
; 0.624  ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.500        ; 1.622      ; 1.505      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                                                                                                  ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.324 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; 1.000        ; -0.024     ; 0.659      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                                           ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.331 ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 1.503      ; 1.286      ;
; -0.324 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 1.501      ; 1.291      ;
; -0.324 ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; 0.000        ; 1.501      ; 1.291      ;
; 0.802  ; BUTTON[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 1.503      ; 1.919      ;
; 0.802  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INSTR_EN             ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 1.501      ; 1.917      ;
; 0.802  ; BUTTON[0] ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; BUTTON[0]    ; CLK_SOURCE:clk0|CPU_CLK_SIG ; -0.500       ; 1.501      ; 1.917      ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                                                                                                                   ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                       ; Launch Clock                             ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.047 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR            ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 0.952      ; 1.093      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.369 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.500       ; 1.560      ; 1.543      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.435 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; 1.560      ; 2.109      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
; 0.936 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0.000        ; -0.062     ; 0.988      ;
+-------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BUTTON[0]'                                                                                                                                               ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.147 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; -0.500       ; 1.668      ; 1.399      ;
; 0.246 ; BUTTON[0]                                           ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.000        ; 1.668      ; 1.998      ;
; 0.778 ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ; BUTTON[0]    ; BUTTON[0]   ; 0.000        ; 0.046      ; 0.908      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                                                                                                   ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.490 ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; 0.000        ; 0.024      ; 0.598      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[18] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[19] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[20] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[21] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[22] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[23] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[24] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG     ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[4]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[5]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[6]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[7]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[8]  ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[9]  ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[18]|clk        ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[19]|clk        ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[20]|clk        ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[21]|clk        ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[22]|clk        ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[23]|clk        ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[24]|clk        ;
; -0.059 ; -0.059       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[0]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[10]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[11]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[12]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[13]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[14]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[15]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[16]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[17]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[1]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[25]|clk        ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[2]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[3]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[4]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[5]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[6]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[7]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[8]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_CNT[9]|clk         ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk0|CPU_CLK_SIG|clk            ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]  ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[0]  ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[10] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[11] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[12] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[13] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[14] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[15] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[16] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[17] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[1]  ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[25] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[2]  ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_CNT[3]  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'BUTTON[0]'                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; BUTTON[0] ; Rise       ; BUTTON[0]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; -0.317 ; -0.101       ; 0.216          ; High Pulse Width ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; -0.095 ; -0.095       ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; instr0|DO_NORMAL_RESET~_emulated|clk                ;
; -0.059 ; -0.059       ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; BUTTON[0]~input|o                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; BUTTON[0]~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BUTTON[0] ; Rise       ; BUTTON[0]~input|i                                   ;
; 0.915  ; 1.099        ; 0.184          ; Low Pulse Width  ; BUTTON[0] ; Fall       ; INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; BUTTON[0]~input|o                                   ;
; 1.094  ; 1.094        ; 0.000          ; High Pulse Width ; BUTTON[0] ; Rise       ; instr0|DO_NORMAL_RESET~_emulated|clk                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE'                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6] ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Fall       ; INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7] ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[0]|clk                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[1]|clk                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[2]|clk                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[3]|clk                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[4]|clk                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[5]|clk                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[6]|clk                ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[7]|clk                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|inclk[0]  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|q                 ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|inclk[0]  ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; contr0|INCR_INSTR_NUMBER_NE~clkctrl|outclk    ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[0]|clk                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[1]|clk                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[2]|clk                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[3]|clk                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[4]|clk                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[5]|clk                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[6]|clk                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; Rise       ; instr0|INSTR_NUMBER_SIG[7]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_SOURCE:clk0|CPU_CLK_SIG'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|INSTR_EN             ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|clk            ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INSTR_EN|clk                        ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|RESET_INSTR_NUMBER|clk              ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|inclk[0]          ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG|q                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG|q                         ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|inclk[0]          ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; clk0|CPU_CLK_SIG~clkctrl|outclk            ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INCR_INSTR_NUMBER_NE|clk            ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|INSTR_EN|clk                        ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK_SOURCE:clk0|CPU_CLK_SIG ; Rise       ; contr0|RESET_INSTR_NUMBER|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER'                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Fall       ; INSTRUCTION_READER:instr0|DO_RESET_INSTR ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; instr0|DO_RESET_INSTR|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; contr0|RESET_INSTR_NUMBER|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; contr0|RESET_INSTR_NUMBER|q              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; Rise       ; instr0|DO_RESET_INSTR|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2.507 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2.507 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 2.578 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 2.578 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 2.171 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 2.171 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.061 ; 4.860 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.607 ; 3.598 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.600 ; 3.588 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.061 ; 4.860 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.604 ; 3.594 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.660 ; 3.658 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.644 ; 3.633 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.670 ; 3.664 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.681 ; 3.671 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 2.206 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2.469 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2.469 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 2.534 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 2.534 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 2.147 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 2.147 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.509 ; 2.177 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.516 ; 3.504 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.509 ; 3.495 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 4.970 ; 4.766 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.514 ; 3.501 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.568 ; 3.563 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.552 ; 3.539 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.578 ; 3.569 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.589 ; 3.576 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 2.177 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+---------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                       ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; -3.865  ; 0.107 ; -0.862   ; -0.331  ; -3.000              ;
;  BUTTON[0]                                  ; N/A     ; N/A   ; -0.862   ; 0.147   ; -3.000              ;
;  CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.248   ; 0.193 ; -0.082   ; -0.331  ; -1.000              ;
;  CLOCK_50                                   ; -3.865  ; 0.107 ; N/A      ; N/A     ; -3.000              ;
;  CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -0.820  ; 0.193 ; -0.829   ; 0.047   ; -1.000              ;
;  CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; N/A     ; N/A   ; -0.212   ; 0.490   ; -1.000              ;
; Design-wide TNS                             ; -59.945 ; 0.0   ; -7.706   ; -0.979  ; -54.737             ;
;  BUTTON[0]                                  ; N/A     ; N/A   ; -0.862   ; 0.000   ; -4.471              ;
;  CLK_SOURCE:clk0|CPU_CLK_SIG                ; 0.000   ; 0.000 ; -0.246   ; -0.979  ; -3.000              ;
;  CLOCK_50                                   ; -55.998 ; 0.000 ; N/A      ; N/A     ; -38.266             ;
;  CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; -3.947  ; 0.000 ; -6.632   ; 0.000   ; -8.000              ;
;  CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; N/A     ; N/A   ; -0.212   ; 0.000   ; -1.000              ;
+---------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.987 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3.987 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.976 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 3.976 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.444 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.444 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.704 ; 7.428 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.855 ; 5.744 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.842 ; 5.722 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 7.704 ; 7.428 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.839 ; 5.728 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.926 ; 5.851 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.880 ; 5.781 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.934 ; 5.838 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 5.940 ; 5.836 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 3.358 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2.469 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2.469 ;       ; Rise       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 2.534 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
;  LEDG[9]  ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;       ; 2.534 ; Fall       ; CLK_SOURCE:clk0|CPU_CLK_SIG                ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 2.147 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 2.147 ;       ; Rise       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
; LEDG[*]   ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.509 ; 2.177 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[0]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.516 ; 3.504 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[1]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.509 ; 3.495 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[2]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 4.970 ; 4.766 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[3]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.514 ; 3.501 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[4]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.568 ; 3.563 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[5]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.552 ; 3.539 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[6]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.578 ; 3.569 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[7]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 3.589 ; 3.576 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
;  LEDG[8]  ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;       ; 2.177 ; Fall       ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ;
+-----------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_DP       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_DP       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_DP       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_DP       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_BYTE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RY         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ15_AM1   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_TXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_CTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CLK                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT3                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_RW                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_RS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_EN                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_BLON                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_HS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_VS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_CAS_N              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_CS_N               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_CKE                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_BA_0               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_BA_1               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_LDQM               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_UDQM               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_RAS_N              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_WE_N               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKOUT[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKOUT[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKOUT[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKOUT[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_G[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_G[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_G[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_G[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_R[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_R[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_R[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_R[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_B[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_B[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_B[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_B[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_ADDR[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HEX0_DP                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HEX1_DP                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HEX2_DP                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HEX3_DP                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_BYTE_N               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RST_N                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_WE_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ15_AM1             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; HEX0_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; FL_BYTE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_RY         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_WP_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; FL_DQ15_AM1   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; FL_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; HEX0_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_DP       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; FL_BYTE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_RY         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_WP_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; FL_DQ15_AM1   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; FL_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.065 V            ; 0.234 V                              ; 0.088 V                              ; 2.93e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.065 V           ; 0.234 V                             ; 0.088 V                             ; 2.93e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2        ; 0        ; 0        ; 0        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; CLOCK_50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 4914     ; 0        ; 0        ; 0        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0        ; 0        ; 0        ; 36       ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 2        ; 0        ; 0        ; 0        ;
; CLK_SOURCE:clk0|CPU_CLK_SIG                ; CLOCK_50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 4914     ; 0        ; 0        ; 0        ;
; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0        ; 0        ; 0        ; 36       ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; BUTTON[0]                                ; BUTTON[0]                                  ; 0        ; 0        ; 2        ; 3        ;
; BUTTON[0]                                ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3        ; 3        ; 0        ; 0        ;
; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0        ; 0        ; 8        ; 16       ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0        ; 0        ; 0        ; 8        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; 0        ; 0        ; 0        ; 1        ;
+------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; BUTTON[0]                                ; BUTTON[0]                                  ; 0        ; 0        ; 2        ; 3        ;
; BUTTON[0]                                ; CLK_SOURCE:clk0|CPU_CLK_SIG                ; 3        ; 3        ; 0        ; 0        ;
; BUTTON[0]                                ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0        ; 0        ; 8        ; 16       ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE ; 0        ; 0        ; 0        ; 8        ;
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER   ; 0        ; 0        ; 0        ; 1        ;
+------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 17 09:08:11 2015
Info: Command: quartus_sta DE0 -c DE0
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE
    Info (332105): create_clock -period 1.000 -name BUTTON[0] BUTTON[0]
    Info (332105): create_clock -period 1.000 -name CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER
    Info (332105): create_clock -period 1.000 -name CLK_SOURCE:clk0|CPU_CLK_SIG CLK_SOURCE:clk0|CPU_CLK_SIG
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "instr0|DO_NORMAL_RESET~2|combout"
    Warning (332126): Node "instr0|DO_NORMAL_RESET~2|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.865
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.865             -55.998 CLOCK_50 
    Info (332119):    -0.820              -3.947 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):     0.248               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
Info (332146): Worst-case hold slack is 0.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.190               0.000 CLOCK_50 
    Info (332119):     0.361               0.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):     0.362               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
Info (332146): Worst-case recovery slack is -0.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.862              -0.862 BUTTON[0] 
    Info (332119):    -0.829              -6.632 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):    -0.212              -0.212 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
    Info (332119):     0.094               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
Info (332146): Worst-case removal slack is -0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.287              -0.817 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):     0.332               0.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):     0.450               0.000 BUTTON[0] 
    Info (332119):     0.878               0.000 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 CLOCK_50 
    Info (332119):    -3.000              -4.000 BUTTON[0] 
    Info (332119):    -1.000              -8.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):    -1.000              -3.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):    -1.000              -1.000 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.345             -46.912 CLOCK_50 
    Info (332119):    -0.609              -2.757 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):     0.333               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
Info (332146): Worst-case hold slack is 0.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.163               0.000 CLOCK_50 
    Info (332119):     0.321               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):     0.321               0.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
Info (332146): Worst-case recovery slack is -0.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.742              -5.936 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):    -0.664              -0.664 BUTTON[0] 
    Info (332119):    -0.086              -0.086 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
    Info (332119):     0.067               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
Info (332146): Worst-case removal slack is -0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.155              -0.441 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):     0.337               0.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):     0.399               0.000 BUTTON[0] 
    Info (332119):     0.783               0.000 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 CLOCK_50 
    Info (332119):    -3.000              -4.000 BUTTON[0] 
    Info (332119):    -1.000              -8.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):    -1.000              -3.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):    -1.000              -1.000 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.744             -20.615 CLOCK_50 
    Info (332119):    -0.022              -0.022 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):     0.580               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
Info (332146): Worst-case hold slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 CLOCK_50 
    Info (332119):     0.193               0.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):     0.193               0.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
Info (332146): Worst-case recovery slack is -0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.307              -2.456 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):    -0.082              -0.246 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):    -0.039              -0.039 BUTTON[0] 
    Info (332119):     0.324               0.000 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
Info (332146): Worst-case removal slack is -0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.331              -0.979 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):     0.047               0.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):     0.147               0.000 BUTTON[0] 
    Info (332119):     0.490               0.000 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.266 CLOCK_50 
    Info (332119):    -3.000              -4.471 BUTTON[0] 
    Info (332119):    -1.000              -8.000 CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE 
    Info (332119):    -1.000              -3.000 CLK_SOURCE:clk0|CPU_CLK_SIG 
    Info (332119):    -1.000              -1.000 CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 610 megabytes
    Info: Processing ended: Sun May 17 09:08:16 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


