{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 18:23:32 2019 " "Info: Processing started: Wed May 15 18:23:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cfq -c cfq --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cfq -c cfq --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cp " "Info: Assuming node \"cp\" is an undefined clock" {  } { { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 4 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cp " "Info: No valid register-to-register data paths exist for clock \"cp\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "q~reg0 d cp 2.099 ns register " "Info: tsu for register \"q~reg0\" (data pin = \"d\", clock pin = \"cp\") is 2.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.496 ns + Longest pin register " "Info: + Longest pin to register delay is 4.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns d 1 PIN PIN_P6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_P6; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "" { d } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.177 ns) + CELL(0.085 ns) 4.496 ns q~reg0 2 REG LC_X52_Y5_N2 2 " "Info: 2: + IC(3.177 ns) + CELL(0.085 ns) = 4.496 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "3.262 ns" { d q~reg0 } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 29.34 % ) " "Info: Total cell delay = 1.319 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.177 ns ( 70.66 % ) " "Info: Total interconnect delay = 3.177 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "4.496 ns" { d q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.496 ns" { d d~out0 q~reg0 } { 0.000ns 0.000ns 3.177ns } { 0.000ns 1.234ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 2.407 ns - Shortest register " "Info: - Shortest clock path from clock \"cp\" to destination register is 2.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns cp 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "" { cp } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.542 ns) 2.407 ns q~reg0 2 REG LC_X52_Y5_N2 2 " "Info: 2: + IC(0.631 ns) + CELL(0.542 ns) = 2.407 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "1.173 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 73.78 % ) " "Info: Total cell delay = 1.776 ns ( 73.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.631 ns ( 26.22 % ) " "Info: Total interconnect delay = 0.631 ns ( 26.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "2.407 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.407 ns" { cp cp~out0 q~reg0 } { 0.000ns 0.000ns 0.631ns } { 0.000ns 1.234ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "4.496 ns" { d q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.496 ns" { d d~out0 q~reg0 } { 0.000ns 0.000ns 3.177ns } { 0.000ns 1.234ns 0.085ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "2.407 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.407 ns" { cp cp~out0 q~reg0 } { 0.000ns 0.000ns 0.631ns } { 0.000ns 1.234ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cp nq q~reg0 6.087 ns register " "Info: tco from clock \"cp\" to destination pin \"nq\" through register \"q~reg0\" is 6.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp source 2.407 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to source register is 2.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns cp 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "" { cp } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.542 ns) 2.407 ns q~reg0 2 REG LC_X52_Y5_N2 2 " "Info: 2: + IC(0.631 ns) + CELL(0.542 ns) = 2.407 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "1.173 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 73.78 % ) " "Info: Total cell delay = 1.776 ns ( 73.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.631 ns ( 26.22 % ) " "Info: Total interconnect delay = 0.631 ns ( 26.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "2.407 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.407 ns" { cp cp~out0 q~reg0 } { 0.000ns 0.000ns 0.631ns } { 0.000ns 1.234ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.524 ns + Longest register pin " "Info: + Longest register to pin delay is 3.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0 1 REG LC_X52_Y5_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "" { q~reg0 } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(2.376 ns) 3.524 ns nq 2 PIN PIN_T3 0 " "Info: 2: + IC(1.148 ns) + CELL(2.376 ns) = 3.524 ns; Loc. = PIN_T3; Fanout = 0; PIN Node = 'nq'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "3.524 ns" { q~reg0 nq } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns ( 67.42 % ) " "Info: Total cell delay = 2.376 ns ( 67.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 32.58 % ) " "Info: Total interconnect delay = 1.148 ns ( 32.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "3.524 ns" { q~reg0 nq } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.524 ns" { q~reg0 nq } { 0.000ns 1.148ns } { 0.000ns 2.376ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "2.407 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.407 ns" { cp cp~out0 q~reg0 } { 0.000ns 0.000ns 0.631ns } { 0.000ns 1.234ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "3.524 ns" { q~reg0 nq } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.524 ns" { q~reg0 nq } { 0.000ns 1.148ns } { 0.000ns 2.376ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "q~reg0 d cp -1.989 ns register " "Info: th for register \"q~reg0\" (data pin = \"d\", clock pin = \"cp\") is -1.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 2.407 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to destination register is 2.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns cp 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "" { cp } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.542 ns) 2.407 ns q~reg0 2 REG LC_X52_Y5_N2 2 " "Info: 2: + IC(0.631 ns) + CELL(0.542 ns) = 2.407 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "1.173 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 73.78 % ) " "Info: Total cell delay = 1.776 ns ( 73.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.631 ns ( 26.22 % ) " "Info: Total interconnect delay = 0.631 ns ( 26.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "2.407 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.407 ns" { cp cp~out0 q~reg0 } { 0.000ns 0.000ns 0.631ns } { 0.000ns 1.234ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.496 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns d 1 PIN PIN_P6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_P6; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "" { d } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.177 ns) + CELL(0.085 ns) 4.496 ns q~reg0 2 REG LC_X52_Y5_N2 2 " "Info: 2: + IC(3.177 ns) + CELL(0.085 ns) = 4.496 ns; Loc. = LC_X52_Y5_N2; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "3.262 ns" { d q~reg0 } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/cfq/cfq.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 29.34 % ) " "Info: Total cell delay = 1.319 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.177 ns ( 70.66 % ) " "Info: Total interconnect delay = 3.177 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "4.496 ns" { d q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.496 ns" { d d~out0 q~reg0 } { 0.000ns 0.000ns 3.177ns } { 0.000ns 1.234ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "2.407 ns" { cp q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.407 ns" { cp cp~out0 q~reg0 } { 0.000ns 0.000ns 0.631ns } { 0.000ns 1.234ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "cfq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/cfq/db/cfq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/cfq/" "" "4.496 ns" { d q~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.496 ns" { d d~out0 q~reg0 } { 0.000ns 0.000ns 3.177ns } { 0.000ns 1.234ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 18:23:32 2019 " "Info: Processing ended: Wed May 15 18:23:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
