
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    HR-20190630LBJP
Date:        Tue Dec 22 14:50:52 2020
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro W_74HC148_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "W_74HC148_syn.tcl"
New HDL Analyst: enabled
log file: "I:\EDA\zuhe\W_74HC148\synthesis\W_74HC148.srr"
Running: synthesis in foreground

Running W_74HC148_syn|synthesis

Running: compile (Compile) on W_74HC148_syn|synthesis
# Tue Dec 22 14:50:56 2020

Running: compile_flow (Compile Process) on W_74HC148_syn|synthesis
# Tue Dec 22 14:50:56 2020

Running: compiler (Compile Input) on W_74HC148_syn|synthesis
# Tue Dec 22 14:50:56 2020
Copied I:\EDA\zuhe\W_74HC148\synthesis\synwork\W_74HC148_comp.srs to I:\EDA\zuhe\W_74HC148\synthesis\W_74HC148.srs

compiler completed
# Tue Dec 22 14:50:58 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on W_74HC148_syn|synthesis
# Tue Dec 22 14:50:58 2020

multi_srs_gen completed
# Tue Dec 22 14:50:58 2020

Return Code: 0
Run Time:00h:00m:00s
Copied I:\EDA\zuhe\W_74HC148\synthesis\synwork\W_74HC148_mult.srs to I:\EDA\zuhe\W_74HC148\synthesis\W_74HC148.srs
Complete: Compile Process on W_74HC148_syn|synthesis

Running: premap (Pre-mapping) on W_74HC148_syn|synthesis
# Tue Dec 22 14:50:58 2020

premap completed
# Tue Dec 22 14:50:59 2020

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on W_74HC148_syn|synthesis

Running: map (Map) on W_74HC148_syn|synthesis
# Tue Dec 22 14:50:59 2020

Running: fpga_mapper (Map & Optimize) on W_74HC148_syn|synthesis
# Tue Dec 22 14:50:59 2020
Copied I:\EDA\zuhe\W_74HC148\synthesis\synwork\W_74HC148_m.srm to I:\EDA\zuhe\W_74HC148\synthesis\W_74HC148.srm

fpga_mapper completed
# Tue Dec 22 14:51:01 2020

Return Code: 0
Run Time:00h:00m:02s
Complete: Map on W_74HC148_syn|synthesis
Complete: Logic Synthesis on W_74HC148_syn|synthesis
Note: Opening local project RTL file 'I:\EDA\zuhe\W_74HC148\synthesis\W_74HC148.srs'
exit status=0
License checkin: synplifypro_actel
