Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/benjamin/Documents/notes/DSDII/lab4/ise/ut_vm_isim_beh.exe" -prj "/home/benjamin/Documents/notes/DSDII/lab4/ise/ut_vm_beh.prj" "work.ut_vm" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/ise/../src/bin_bcd.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/ise/../src/vending_machine_controller.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/ise/../src/seven_seg_disp.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/ise/../src/coin_rx.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/ise/../src/Usr_interaction.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/ise/../src/ut_vm.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98152 KB
Fuse CPU Usage: 1410 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package bin_bcd
Compiling architecture gaisler of entity vending_machine_controller [vending_machine_controller_defau...]
Compiling architecture behavioral of entity coin_rx [coin_rx_default]
Compiling architecture behavioral of entity seven_seg_disp [seven_seg_disp_default]
Compiling architecture behavioral of entity Usr_interaction [usr_interaction_default]
Compiling architecture behav of entity ut_vm
Time Resolution for simulation is 1ps.
Compiled 15 VHDL Units
Built simulation executable /home/benjamin/Documents/notes/DSDII/lab4/ise/ut_vm_isim_beh.exe
Fuse Memory Usage: 676412 KB
Fuse CPU Usage: 1560 ms
GCC CPU Usage: 110 ms
