(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-03-10T02:30:40Z")
 (DESIGN "uart test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "uart test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT Blue\(0\).pad_out Blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Pwm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Pwm\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk Rx_Int.clock (0.000:0.000:0.000))
    (INTERCONNECT Green\(0\).pad_out Green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Uart\:SCB\\.interrupt Rx_Int.interrupt (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_1 \\Uart\:SCB\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_230.q Green\(0\).pin_input (5.393:5.393:5.393))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 Net_230.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 Net_715.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\Pwm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\Pwm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\Pwm\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_715.q Blue\(0\).pin_input (5.354:5.354:5.354))
    (INTERCONNECT \\Pwm\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_715.main_1 (2.238:2.238:2.238))
    (INTERCONNECT \\Pwm\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_230.main_1 (2.252:2.252:2.252))
    (INTERCONNECT \\Pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Pwm\:PWMUDB\:runmode_enable\\.main_0 (2.246:2.246:2.246))
    (INTERCONNECT \\Pwm\:PWMUDB\:runmode_enable\\.q Net_230.main_0 (2.698:2.698:2.698))
    (INTERCONNECT \\Pwm\:PWMUDB\:runmode_enable\\.q Net_715.main_0 (2.698:2.698:2.698))
    (INTERCONNECT \\Pwm\:PWMUDB\:runmode_enable\\.q \\Pwm\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.706:2.706:2.706))
    (INTERCONNECT \\Pwm\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Pwm\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.219:2.219:2.219))
    (INTERCONNECT \\Uart\:rx\(0\)\\.fb \\Uart\:SCB\\.uart_rx (0.000:0.000:0.000))
    (INTERCONNECT \\Uart\:tx\(0\)\\.pad_out \\Uart\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Uart\:SCB\\.uart_tx \\Uart\:tx\(0\)\\.pin_input (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.udb_div_0 ClockGenBlock.gen_clk_in_0 (0.000:0.000:0.000))
    (INTERCONNECT Blue\(0\).pad_out Blue\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Blue\(0\)_PAD Blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Green\(0\).pad_out Green\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Green\(0\)_PAD Green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Uart\:tx\(0\)\\.pad_out \\Uart\:tx\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\Uart\:tx\(0\)_PAD\\ \\Uart\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Uart\:rx\(0\)_PAD\\ \\Uart\:rx\(0\)\\.pad_in (0.000:0.000:0.000))
   )
  )
 )
)
