// Seed: 1360572481
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2.id_8 = 0;
  assign module_1.id_1 = 0;
  wire id_4;
  ;
endmodule
module module_1;
  logic id_1;
  ;
  final $clog2(44);
  ;
  assign id_1 = 1 || id_1 || (-1) || id_1 && -1 || -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_8 = 32'd60
) (
    input supply0 id_0,
    output wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output supply1 id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  logic _id_8;
  wire id_9;
  wire [-1 : id_8  -  id_8] id_10;
  wire id_11;
  parameter id_12 = 1'b0;
  assign id_11 = id_7;
  wire id_13;
endmodule
