// Seed: 3341554383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1
    , id_8,
    input wor id_2,
    output tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6
);
  always @(posedge 1) begin : LABEL_0
    disable id_9;
    disable id_10;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9
  );
endmodule
