[{"title":"Main","link":"index.html","texts":[{"t":"Design Automation Laboratory","w":7},{"t":"News\n• I am looking for graduate students pursing M.S. and Ph.D. degree. Please contact me if you are interested in physical design and design automation\n","w":6},{"t":"Research Topics\nCAD solutions for physical design challenges on 3D ICs\n\nArtificial intelligence\n\nDesign and technology co-optimization\n\nPhysical\/logical design and analysis\n","w":6}]},{"title":"Projects","link":"projects.html","texts":[{"t":"Projects","w":7},{"t":"Current Projects\n• \n\nPast Projects\n","w":6}]},{"title":"Publications","link":"publications.html","texts":[{"t":"Publications","w":7},{"t":"International Journals\n• Pseudo-3D Physical Design Flow for Monolithic 3D ICs: Comparisons and Enhancements\n⁃ Heechun Park, Bon Woong Ku, Kyungwook Chang, Da Eun Shim, Sung Kyu Lim\n⁃ ACM Transactions on Design Automation of Electronic Systems (TODAES), Accepted\n• High-Performance Logic-on-Memory Monolithic 3D IC Designs for Arm Cortex-A Processors\n⁃ Lingjun Zhu, Lennart Bamberg, Sai Pentapati, Kyungwook Chang, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Brian Cline, Saurabh Sinha, Xiaoqing Xu, Alberto Garcia-Ortiz, Sung Kyu Lim\n⁃ IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Accepted\n• Design-aware Partitioning-based 3D IC Design Flow with 2D Commercial Tools  Learn more >\n⁃ Kyungwook Chang, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim\n⁃ IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021\n• Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3D ICs  Learn more >\n⁃ Bon Woong Ku, Kyungwook Chang, Sung Kyu Lim\n⁃ IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2019\n• System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs  Learn more >\n⁃ Kyungwook Chang, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim\n⁃ IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol.27, pp.888-898, 2019\n• Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition  Learn more >\n⁃ Kyungwook Chang, Deepak Kadetotad, Yu Cao, Jae-sun Seo, Sung Kyu Lim\n⁃ ACM Journals on Emerging Technologies in Computing Systems (JETC), Vol.14, No.4, pp.4:1-42:19, 2018\n• Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node  Learn more >\n⁃ Kyungwook Chang, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim\n⁃ IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol.25, No.7, pp.2118-2129, 2017\n\nInternational Conferences\n• Pin-3D: A Physical Synthesis and Post-Layout Optimization Flow for Heterogeneous Monolithic 3D ICs  Learn more >\n⁃ Sai Pentapati, Kyungwook Chang, Vassilios Gerousis, Rwik Sengupta, Sung Kyu Lim\n⁃ IEEE International Conference on Computer-Aided Design (ICCAD), 2020\n• VLSI Placement Parameter Optimization using Deep Reinforcement Learning  Learn more >\n⁃ Anthony Agnesina, Kyungwook Chang, Sung Kyu Lim\n⁃ IEEE International Conference on Computer-Aided Design (ICCAD), 2020\n• Full-Chip Electro-Thermal Coupling Extraction and Analysis for Face-to-Face Bonded 3D ICs  Learn more >\n⁃ Lingjun Zhu, Kyungwook Chang, Dusan Petranovic, Saurabh Sinha, Yun Seop Yu, Sung Kyu Lim\n⁃ ACM International Symposium on Physical Design (ISPD), 2020\n• Pseudo-3D Approaches for Commercial-Grade RTL-to-GDS Tool Flow Targeting Monolithic 3D ICs  Learn more >\n⁃ Heechun Park, Bon Woong Ku, Kyungwook Chang, Da Eun Shim, Sung Kyu Lim\n⁃ ACM International Symposium on Physical Design (ISPD), 2020\n• RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs  Learn more >\n⁃ Heechun Park, Kyungwook Chang, Bon Woong Ku, Jinwoo Kim, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Saibal Mukhopadhyay, Krishnendu Chakrabarty, Sung Kyu Lim\n⁃ ACM Design Automation Conference (DAC), 2019\n• Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs  Learn more >\n⁃ Kyungwook Chang, Sai Pentapati, Da Eun Shim, Sung Kyu Lim\n⁃ ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2018\n• Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs  Learn more >\n⁃ Bon Woong Ku, Kyungwook Chang, Sung Kyu Lim\n⁃ ACM International Symposium on Physical Design (ISPD), 2018\n• Full-chip Monolithic 3D IC Design and Power Performance Analysis with ASAP7 Library: (Invited Paper)  Learn more >\n⁃ Kyungwook Chang, Bon Woong Ku, Saurabh Sinha, Sung Kyu Lim\n⁃ IEEE International Conference On Computer Aided Design (ICCAD), 2017\n• Design Automation and Testing of Monolithic 3D ICs: Opportunities, Challenges, and Solutions: (Invited paper)  Learn more >\n⁃ Kyungwook Chang, Abhisheck Koneru, Krishnendu Chakrabarty, Sung Kyu Lim\n⁃ IEEE International Conference On Computer Aided Design (ICCAD), 2017\n• Frequency and Time Domain Analysis of Power Delivery Network for Monolithic 3D ICs  Learn more >\n⁃ Kyungwook Chang, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim\n⁃ ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2017\n• Monolithic 3D IC Designs for Low-Power Deep Neural Networks Targeting Speech Recognition  Learn more >\n⁃ Kyungwook Chang, Deepak Kadetotad, Yu Cao, Jae-sun Seo, Sung Kyu Lim\n⁃ ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2017\n• Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools  Learn more >\n⁃ Kyungwook Chang, Saurabh Sinha, Brian Cline, Raney Southerland, Michael Doherty, Greg Yeric, and Sung Kyu Lim\n⁃ IEEE International Conference On Computer Aided Design (ICCAD), 2016\n• Match-making for Monolithic 3D IC: Finding the Right Technology Node  Learn more >\n⁃ Kyungwook Chang, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim\n⁃ ACM Design Automation Conference (DAC), 2016\n• Monolithic 3D IC Design: Power, Performance, and Area Impact at 7nm  Learn more >\n⁃ Kartik Acharya, Kyungwook Chang, Bon Woong Ku, Shreepad Panth, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim\n⁃ IEEE International Symposium on Quality Electronic Design (ISQED), 2016\n• Power Benefit Study of Monolithic 3D IC at the 7nm Technology Node  Learn more >\n⁃ Kyungwook Chang, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric and Sung Kyu Lim\n⁃ IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2015\n• Automatic Mapping of Control Intensive Kernels onto Coarse-Grained Reconfigurable Array Architecture with Speculative Execution  Learn more >\n⁃ Ganghee Lee, Kyungwook Chang and Kiyoung Choi\n⁃ Reconfigurable Architectures Workshop (RAW), 2010\n• Memory-Centric Communication Architecture for Reconfigurable Computing  Learn more >\n⁃ Kyungwook Chang and Kiyoung Choi\n⁃ International Symposium on Applied Reconfigurable Computing (ARC), 2010\n• Coarse-Grained Reconfigurable Architecture for Multiple Application Domains: a Case Study  Learn more >\n⁃ Manhwee Jo, Ganghee Lee, Kyungwook Chang, Kyuseung Han, Kiyoung Choi, Hoonmo Yang and Kiwook Yoon\n⁃ International Conference on Convergence and Hybrid Information Technology (ICCHIT), 2009\n• Mapping Control Intensive Kernels onto Coarse-Grained Reconfigurable Array Architecture  Learn more >\n⁃ Kyungwook Chang and Kiyoung Choi\n⁃ International SoC Design Conference (ISSOC), 2008\n\nInternational Patents\n• Method and apparatus for generating three-dimensional integrated circuit design  Learn more >\n⁃ Saurabh Sinha, Kyungwook Chang, Brian Cline, Raney Southerland\n⁃ US20200257841A1\n• Method for generating three-dimensional integrated circuit design  Learn more >\n⁃ Saurabh Sinha, Kyungwook Chang, Brian Cline, Raney Southerland\n⁃ US10678985B2\n• Using inter-tier vias in integrated circuits  Learn more >\n⁃ Saurabh Sinha, Robert Aitken, Brian Cline, Greg Yeric, Kyungwook Chang\n⁃ US9929149B2\n• Memory-centered communication apparatus in coarse grained reconfigurable array  Learn more >\n⁃ Kiyoung Choi, Kyungwook Chang, Jongkyung Paek\n⁃ US8949550B2\n\nDomestic Journals\n\nDomestic Conferences\n\nDomestic Patents","w":6}]},{"title":"Contact","link":"contact.html","texts":[{"t":"Contact","w":7},{"t":"E-mail      k.chang@skku.edu\nAddress   (16419) #21207, Natural Sciences Campus, 2066, Seobu-ro, Jangan-gu, Suwon-si, Gyeonggi-do, South Korea\n                (16419) 경기도 수원시 장안구 서부로 2066 성균관대학교 자연과학캠퍼스 제1공학관 21207호","w":1}]},{"texts":[{"t":"Kyungwook Chang","w":7},{"t":"Education\n• 2019: Ph.D. in Electrical and Computer Engineering\n                Georgia Institute of Technology  Learn more >\n• 2010: M.S. in Electrical Engineering and Computer Science\n                Seoul National University  Learn more >\n• 2007: B.S. in Electrical and Computer Science\n                Seoul National University  Learn more >","w":6},{"t":"Experiences\n• Feb. 2021 - Present:        Assistant Professor\nCollege of Information and Communication Engineering  Learn more >\nSungkyunkwan University, Suwon, South Korea  Learn more >\n• Jun. 2019 - Jan. 2021:     CAD Engineer\nSEG-CAD & CSG\nApple Inc., Austin, TX  Learn more >\n- CAD solutions for electromigration and power rail analysis\n- Vectorless dynamic rail analysis methodology improvement\/development\n- Building CAD infrastructure for rail analysis\n- Tool enhancement and enablement for advanced technology nodes\n• Aug. 2014 - May. 2019:    Graduate Research Assistant\nGeorgia Tech Computer Aided Design Laboratory  Learn more >\nGeorgia Institute of Technology, Atlanta, GA  Learn more >\nAdvisor: Dr. Sung Kyu Lim  Learn more >\n- Design and tool solutions for low-power and reliable 3D ICs\n- Design methodologies for deep neural network 3D ICs\n- Physical design flow development for 3D ICs\n- Analysis and physical design solutions for low-power 3D ICs in advanced technology nodes\n- Analysis and optimization methodologies of power delivery network of 3D ICs\n- Temperature-aware timing analysis and optimization for 3D ICs\n• May. 2015 - Apr. 2016:     R&D Intern\nResearch Group\nARM Inc., Austin, TX  Learn more >\n- Analysis and design solutions for M3D (monolithic 3D) ICs on ARM cores\n- Analysis on power benefits of M3D ICs on ARM cores\n- Physical design solutions to improve power-supply integrity of M3D ICs\n- Physical design flow development for M3D ICs\n• Jan. 2010 - Aug. 2013:    Associate Research Engineer\nSoC Design Lab., AP Team\nMtekVision, Seongnam, South Korea  Learn more >\n- Application processor (AP) logic design\n- High speed serial interface development between AP and modem\n- Long MP3 playtime audio system development using Tensilica DSP\n- Hardware and software solutions for voice recognition\n• Aug. 2007 - Dec. 2009:    Graduate Research Assistant\nDesign Automation Laboratory\nSeoul National University, Seoul, South Korea  Learn more >\nAdvisor: Dr. Kiyoung Choi  Learn more >\n- Hardware and software architecture of coarse-grained reconfigurable architecture (CGRA)\n- Software solutions for control-intensive kernels in CGRA\n- Design solutions for floating-point operations in CGRA\n- Architectural solutions for high-bandwidth memory system for CGRA\n- Compiler development for CGRA","w":6},{"t":"Research Interests\n• CAD solutions for physical design challenges on 3D ICs\n• Artificial intelligence\n• Design and technology co-optimization\n• Physical\/logical design and analysis","w":6}],"title":"Faculty","section":"Members","link":"faculty.html"},{"texts":[{"t":"Students","w":7},{"t":"Ph.D. Students\n","w":6},{"t":"M.S. - Ph.D. Students\n","w":6},{"t":"M.S. Students","w":6},{"t":"B.S. - M.S. Students","w":6},{"t":"Undergraduate Interns","w":6}],"title":"Students","section":"Members","link":"students.html"}]