{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716375764924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716375764925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:32:34 2024 " "Processing started: Wed May 22 16:32:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716375764925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716375764925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716375764926 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716375765682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375765916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375765916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375765921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375765921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375765923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375765923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375765934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375765934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375765958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375765958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375765987 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375765987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375765987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux_006 " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux_006" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_006.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux_006 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_006" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_006.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766171 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_011.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_011.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_011_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_011_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766213 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_011 " "Found entity 2: SoC_mm_interconnect_0_id_router_011" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_009.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_009.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_009_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_009_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766233 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_009 " "Found entity 2: SoC_mm_interconnect_0_id_router_009" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_008.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_008.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_008_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_008_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766246 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_008 " "Found entity 2: SoC_mm_interconnect_0_id_router_008" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_006.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_006.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_006_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_006_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766267 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_006 " "Found entity 2: SoC_mm_interconnect_0_id_router_006" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766289 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router_003 " "Found entity 2: SoC_mm_interconnect_0_id_router_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766314 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766338 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_003 " "Found entity 2: SoC_mm_interconnect_0_addr_router_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766361 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_002 " "Found entity 2: SoC_mm_interconnect_0_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766378 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router_001 " "Found entity 2: SoC_mm_interconnect_0_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716375766398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766400 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_highscale_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_highscale_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_highscale_timer_0 " "Found entity 1: SoC_highscale_timer_0" {  } { { "SoC/synthesis/submodules/SoC_highscale_timer_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_highscale_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/soc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_FIFO_single_clock_fifo " "Found entity 1: SoC_FIFO_single_clock_fifo" {  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766492 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_FIFO_scfifo_with_controls " "Found entity 2: SoC_FIFO_scfifo_with_controls" {  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766492 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_FIFO " "Found entity 3: SoC_FIFO" {  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_memory_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_memory_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_memory_1 " "Found entity 1: SoC_data_memory_1" {  } { { "SoC/synthesis/submodules/SoC_data_memory_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_instruction_memory_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_instruction_memory_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_instruction_memory_1 " "Found entity 1: SoC_instruction_memory_1" {  } { { "SoC/synthesis/submodules/SoC_instruction_memory_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375766504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375766504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1.v 23 23 " "Found 23 design units, including 23 entities, in source file soc/synthesis/submodules/soc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_ic_data_module " "Found entity 1: SoC_cpu_1_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_1_ic_tag_module " "Found entity 2: SoC_cpu_1_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_1_register_bank_a_module " "Found entity 3: SoC_cpu_1_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_1_register_bank_b_module " "Found entity 4: SoC_cpu_1_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_1_nios2_oci_debug " "Found entity 5: SoC_cpu_1_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_1_ociram_sp_ram_module " "Found entity 6: SoC_cpu_1_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_1_nios2_ocimem " "Found entity 7: SoC_cpu_1_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_1_nios2_avalon_reg " "Found entity 8: SoC_cpu_1_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_1_nios2_oci_break " "Found entity 9: SoC_cpu_1_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_1_nios2_oci_xbrk " "Found entity 10: SoC_cpu_1_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_1_nios2_oci_dbrk " "Found entity 11: SoC_cpu_1_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_1_nios2_oci_itrace " "Found entity 12: SoC_cpu_1_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_1_nios2_oci_td_mode " "Found entity 13: SoC_cpu_1_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_1_nios2_oci_dtrace " "Found entity 14: SoC_cpu_1_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Found entity 15: SoC_cpu_1_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Found entity 16: SoC_cpu_1_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_1_nios2_oci_fifo_cnt_inc " "Found entity 17: SoC_cpu_1_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_1_nios2_oci_fifo " "Found entity 18: SoC_cpu_1_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_1_nios2_oci_pib " "Found entity 19: SoC_cpu_1_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_1_nios2_oci_im " "Found entity 20: SoC_cpu_1_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_1_nios2_performance_monitors " "Found entity 21: SoC_cpu_1_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_1_nios2_oci " "Found entity 22: SoC_cpu_1_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_1 " "Found entity 23: SoC_cpu_1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_1_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_tck " "Found entity 1: SoC_cpu_1_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_1_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_oci_test_bench " "Found entity 1: SoC_cpu_1_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_test_bench " "Found entity 1: SoC_cpu_1_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer_0 " "Found entity 1: SoC_timer_0" {  } { { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_system_id " "Found entity 1: SoC_system_id" {  } { { "SoC/synthesis/submodules/SoC_system_id.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_system_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767082 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_scfifo_w " "Found entity 2: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767082 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767082 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_scfifo_r " "Found entity 4: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767082 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0 " "Found entity 5: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_memory_0 " "Found entity 1: SoC_data_memory_0" {  } { { "SoC/synthesis/submodules/SoC_data_memory_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_instruction_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_instruction_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_instruction_memory_0 " "Found entity 1: SoC_instruction_memory_0" {  } { { "SoC/synthesis/submodules/SoC_instruction_memory_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0.v 23 23 " "Found 23 design units, including 23 entities, in source file soc/synthesis/submodules/soc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_ic_data_module " "Found entity 1: SoC_cpu_0_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_0_ic_tag_module " "Found entity 2: SoC_cpu_0_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_0_register_bank_a_module " "Found entity 3: SoC_cpu_0_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_0_register_bank_b_module " "Found entity 4: SoC_cpu_0_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_0_nios2_oci_debug " "Found entity 5: SoC_cpu_0_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_0_ociram_sp_ram_module " "Found entity 6: SoC_cpu_0_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_0_nios2_ocimem " "Found entity 7: SoC_cpu_0_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_0_nios2_avalon_reg " "Found entity 8: SoC_cpu_0_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_0_nios2_oci_break " "Found entity 9: SoC_cpu_0_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_0_nios2_oci_xbrk " "Found entity 10: SoC_cpu_0_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_0_nios2_oci_dbrk " "Found entity 11: SoC_cpu_0_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_0_nios2_oci_itrace " "Found entity 12: SoC_cpu_0_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_0_nios2_oci_td_mode " "Found entity 13: SoC_cpu_0_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_0_nios2_oci_dtrace " "Found entity 14: SoC_cpu_0_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Found entity 15: SoC_cpu_0_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Found entity 16: SoC_cpu_0_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_0_nios2_oci_fifo_cnt_inc " "Found entity 17: SoC_cpu_0_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_0_nios2_oci_fifo " "Found entity 18: SoC_cpu_0_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_0_nios2_oci_pib " "Found entity 19: SoC_cpu_0_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_0_nios2_oci_im " "Found entity 20: SoC_cpu_0_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_0_nios2_performance_monitors " "Found entity 21: SoC_cpu_0_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_0_nios2_oci " "Found entity 22: SoC_cpu_0_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_0 " "Found entity 23: SoC_cpu_0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_0_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_tck " "Found entity 1: SoC_cpu_0_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_0_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_oci_test_bench " "Found entity 1: SoC_cpu_0_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_test_bench " "Found entity 1: SoC_cpu_0_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375767606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375767606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1798) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1798): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767620 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1800) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1800): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767620 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1956) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1956): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767621 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(2780) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(2780): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767626 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1798) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1798): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1800) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1800): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1956) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1956): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(2780) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(2780): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1716375767653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716375768491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst1 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/TopLevel.bdf" { { 72 512 736 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0 SoC:inst1\|SoC_cpu_0:cpu_0 " "Elaborating entity \"SoC_cpu_0\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench " "Elaborating entity \"SoC_cpu_0_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_test_bench" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 4864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_data_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data " "Elaborating entity \"SoC_cpu_0_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_data" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 5722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375768911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375768911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_tag_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag " "Elaborating entity \"SoC_cpu_0_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_tag" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 5788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375768949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ng1 " "Found entity 1: altsyncram_7ng1" {  } { { "db/altsyncram_7ng1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_7ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375769055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375769055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ng1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ng1:auto_generated " "Elaborating entity \"altsyncram_7ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_a_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a " "Elaborating entity \"SoC_cpu_0_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_a" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 6331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dg1 " "Found entity 1: altsyncram_8dg1" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_8dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375769247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375769247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated " "Elaborating entity \"altsyncram_8dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_b_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b " "Elaborating entity \"SoC_cpu_0_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_b" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 6353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dg1 " "Found entity 1: altsyncram_9dg1" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_9dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375769438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375769438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated " "Elaborating entity \"altsyncram_9dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci " "Elaborating entity \"SoC_cpu_0_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 6937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_debug SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug " "Elaborating entity \"SoC_cpu_0_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_debug" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altera_std_synchronizer" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_ocimem SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem " "Elaborating entity \"SoC_cpu_0_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_ocimem" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ociram_sp_ram_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram " "Elaborating entity \"SoC_cpu_0_ociram_sp_ram_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ociram_sp_ram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8381 " "Found entity 1: altsyncram_8381" {  } { { "db/altsyncram_8381.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_8381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375769706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375769706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8381 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8381:auto_generated " "Elaborating entity \"altsyncram_8381\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_sp_ram_module:SoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_avalon_reg SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_0_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_avalon_reg" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_break SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break " "Elaborating entity \"SoC_cpu_0_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_break" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_xbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_xbrk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dbrk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_itrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dtrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dtrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_td_mode SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_compute_input_tm_cnt SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo_wrptr_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo_cnt_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_cnt_inc:the_SoC_cpu_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifo_cnt_inc:the_SoC_cpu_0_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_oci_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench " "Elaborating entity \"SoC_cpu_0_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_pib SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib " "Elaborating entity \"SoC_cpu_0_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_pib" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_im SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im " "Elaborating entity \"SoC_cpu_0_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_im" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_tck SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_tck" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375769977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "SoC_cpu_0_jtag_debug_module_phy" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_instruction_memory_0 SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0 " "Elaborating entity \"SoC_instruction_memory_0\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\"" {  } { { "SoC/synthesis/SoC.v" "instruction_memory_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_instruction_memory_0.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_instruction_memory_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375770076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_instruction_memory_0.hex " "Parameter \"init_file\" = \"SoC_instruction_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770077 ""}  } { { "SoC/synthesis/submodules/SoC_instruction_memory_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375770077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9d1 " "Found entity 1: altsyncram_m9d1" {  } { { "db/altsyncram_m9d1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_m9d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375770144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375770144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9d1 SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\|altsyncram_m9d1:auto_generated " "Elaborating entity \"altsyncram_m9d1\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\|altsyncram_m9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375770332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375770332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\|altsyncram_m9d1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\|altsyncram_m9d1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_m9d1.tdf" "decode3" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_m9d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375770468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375770468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\|altsyncram_m9d1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_0:instruction_memory_0\|altsyncram:the_altsyncram\|altsyncram_m9d1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_m9d1.tdf" "mux2" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_m9d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_memory_0 SoC:inst1\|SoC_data_memory_0:data_memory_0 " "Elaborating entity \"SoC_data_memory_0\" for hierarchy \"SoC:inst1\|SoC_data_memory_0:data_memory_0\"" {  } { { "SoC/synthesis/SoC.v" "data_memory_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_memory_0.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_memory_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_memory_0.hex " "Parameter \"init_file\" = \"SoC_data_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770654 ""}  } { { "SoC/synthesis/submodules/SoC_data_memory_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375770654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dc1 " "Found entity 1: altsyncram_9dc1" {  } { { "db/altsyncram_9dc1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_9dc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375770746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375770746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dc1 SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram\|altsyncram_9dc1:auto_generated " "Elaborating entity \"altsyncram_9dc1\" for hierarchy \"SoC:inst1\|SoC_data_memory_0:data_memory_0\|altsyncram:the_altsyncram\|altsyncram_9dc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375770994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771024 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375771024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375771117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375771117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375771165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375771165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375771214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375771214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375771313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375771313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375771453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375771453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375771581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375771581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375771713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375771713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375771924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771924 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375771924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_system_id SoC:inst1\|SoC_system_id:system_id " "Elaborating entity \"SoC_system_id\" for hierarchy \"SoC:inst1\|SoC_system_id:system_id\"" {  } { { "SoC/synthesis/SoC.v" "system_id" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer_0 SoC:inst1\|SoC_timer_0:timer_0 " "Elaborating entity \"SoC_timer_0\" for hierarchy \"SoC:inst1\|SoC_timer_0:timer_0\"" {  } { { "SoC/synthesis/SoC.v" "timer_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1 SoC:inst1\|SoC_cpu_1:cpu_1 " "Elaborating entity \"SoC_cpu_1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375771985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench " "Elaborating entity \"SoC_cpu_1_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_test_bench" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 4864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_data_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data " "Elaborating entity \"SoC_cpu_1_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_data" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 5722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_tag_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag " "Elaborating entity \"SoC_cpu_1_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_tag" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 5788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ng1 " "Found entity 1: altsyncram_8ng1" {  } { { "db/altsyncram_8ng1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_8ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375772256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375772256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ng1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ng1:auto_generated " "Elaborating entity \"altsyncram_8ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_a_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a " "Elaborating entity \"SoC_cpu_1_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_a" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 6331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adg1 " "Found entity 1: altsyncram_adg1" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_adg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375772465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375772465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated " "Elaborating entity \"altsyncram_adg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_b_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b " "Elaborating entity \"SoC_cpu_1_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_b" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 6353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdg1 " "Found entity 1: altsyncram_bdg1" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_bdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375772736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375772736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated " "Elaborating entity \"altsyncram_bdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci " "Elaborating entity \"SoC_cpu_1_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 6937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_debug SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug " "Elaborating entity \"SoC_cpu_1_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_debug" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_ocimem SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem " "Elaborating entity \"SoC_cpu_1_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_ocimem" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ociram_sp_ram_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram " "Elaborating entity \"SoC_cpu_1_ociram_sp_ram_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ociram_sp_ram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375772977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9381 " "Found entity 1: altsyncram_9381" {  } { { "db/altsyncram_9381.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_9381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375773072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375773072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9381 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9381:auto_generated " "Elaborating entity \"altsyncram_9381\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_sp_ram_module:SoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_avalon_reg SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_1_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_avalon_reg" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_break SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break " "Elaborating entity \"SoC_cpu_1_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_break" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_xbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_xbrk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dbrk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_itrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dtrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dtrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_td_mode SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_compute_input_tm_cnt SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_1_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo_wrptr_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_1_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo_cnt_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_cnt_inc:the_SoC_cpu_1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifo_cnt_inc:the_SoC_cpu_1_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo_cnt_inc" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_oci_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench " "Elaborating entity \"SoC_cpu_1_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_pib SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib " "Elaborating entity \"SoC_cpu_1_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_pib" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_im SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im " "Elaborating entity \"SoC_cpu_1_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_im" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_jtag_debug_module_wrapper" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_tck SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_tck" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_sysclk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_instruction_memory_1 SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1 " "Elaborating entity \"SoC_instruction_memory_1\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\"" {  } { { "SoC/synthesis/SoC.v" "instruction_memory_1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_instruction_memory_1.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_instruction_memory_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_instruction_memory_1.hex " "Parameter \"init_file\" = \"SoC_instruction_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773695 ""}  } { { "SoC/synthesis/submodules/SoC_instruction_memory_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_instruction_memory_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375773695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9d1 " "Found entity 1: altsyncram_n9d1" {  } { { "db/altsyncram_n9d1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_n9d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375773787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375773787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n9d1 SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram\|altsyncram_n9d1:auto_generated " "Elaborating entity \"altsyncram_n9d1\" for hierarchy \"SoC:inst1\|SoC_instruction_memory_1:instruction_memory_1\|altsyncram:the_altsyncram\|altsyncram_n9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_memory_1 SoC:inst1\|SoC_data_memory_1:data_memory_1 " "Elaborating entity \"SoC_data_memory_1\" for hierarchy \"SoC:inst1\|SoC_data_memory_1:data_memory_1\"" {  } { { "SoC/synthesis/SoC.v" "data_memory_1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_memory_1.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_memory_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375773939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_memory_1.hex " "Parameter \"init_file\" = \"SoC_data_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375773940 ""}  } { { "SoC/synthesis/submodules/SoC_data_memory_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_data_memory_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375773940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adc1 " "Found entity 1: altsyncram_adc1" {  } { { "db/altsyncram_adc1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_adc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adc1 SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram\|altsyncram_adc1:auto_generated " "Elaborating entity \"altsyncram_adc1\" for hierarchy \"SoC:inst1\|SoC_data_memory_1:data_memory_1\|altsyncram:the_altsyncram\|altsyncram_adc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_FIFO SoC:inst1\|SoC_FIFO:fifo " "Elaborating entity \"SoC_FIFO\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\"" {  } { { "SoC/synthesis/SoC.v" "fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_FIFO_scfifo_with_controls SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SoC_FIFO_scfifo_with_controls\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "the_scfifo_with_controls" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_FIFO_single_clock_fifo SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo " "Elaborating entity \"SoC_FIFO_single_clock_fifo\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\"" {  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "the_scfifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "single_clock_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774360 ""}  } { { "SoC/synthesis/submodules/SoC_FIFO.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375774360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2241 " "Found entity 1: scfifo_2241" {  } { { "db/scfifo_2241.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/scfifo_2241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2241 SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated " "Elaborating entity \"scfifo_2241\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9841 " "Found entity 1: a_dpfifo_9841" {  } { { "db/a_dpfifo_9841.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_9841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9841 SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo " "Elaborating entity \"a_dpfifo_9841\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\"" {  } { { "db/scfifo_2241.tdf" "dpfifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/scfifo_2241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_9841.tdf" "fifo_state" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_9841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d611 " "Found entity 1: dpram_d611" {  } { { "db/dpram_d611.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/dpram_d611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d611 SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram " "Elaborating entity \"dpram_d611\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\"" {  } { { "db/a_dpfifo_9841.tdf" "FIFOram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_9841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3k1 " "Found entity 1: altsyncram_i3k1" {  } { { "db/altsyncram_i3k1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/altsyncram_i3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3k1 SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1 " "Elaborating entity \"altsyncram_i3k1\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1\"" {  } { { "db/dpram_d611.tdf" "altsyncram1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/dpram_d611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375774916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375774916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"SoC:inst1\|SoC_FIFO:fifo\|SoC_FIFO_scfifo_with_controls:the_scfifo_with_controls\|SoC_FIFO_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9841.tdf" "rd_ptr_count" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/a_dpfifo_9841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_highscale_timer_0 SoC:inst1\|SoC_highscale_timer_0:highscale_timer_0 " "Elaborating entity \"SoC_highscale_timer_0\" for hierarchy \"SoC:inst1\|SoC_highscale_timer_0:highscale_timer_0\"" {  } { { "SoC/synthesis/SoC.v" "highscale_timer_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375774976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_memory_0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "instruction_memory_0_s1_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_memory_0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "data_memory_0_s1_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_in_csr_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "fifo_in_csr_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_in_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "fifo_in_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:highscale_timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:highscale_timer_0_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "highscale_timer_0_s1_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "system_id_control_slave_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_out_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "fifo_out_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_001 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_001\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_001_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375775995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_002 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_002\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_002" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_002_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_002:addr_router_002\|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_003 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_003\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router_003" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_003_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router_003:addr_router_003\|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 4980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_003 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_003\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_003" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_003_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003\|SoC_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_003:id_router_003\|SoC_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_006 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_006\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_006" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_006_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006\|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_006_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_006:id_router_006\|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_008 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_008\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_008" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_008_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008\|SoC_mm_interconnect_0_id_router_008_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_008_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_008:id_router_008\|SoC_mm_interconnect_0_id_router_008_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_009 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_009:id_router_009 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_009\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_009:id_router_009\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_009" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_009_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_009:id_router_009\|SoC_mm_interconnect_0_id_router_009_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_009_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_009:id_router_009\|SoC_mm_interconnect_0_id_router_009_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_011 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_011:id_router_011 " "Elaborating entity \"SoC_mm_interconnect_0_id_router_011\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_011:id_router_011\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router_011" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_011_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_011:id_router_011\|SoC_mm_interconnect_0_id_router_011_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_011_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router_011:id_router_011\|SoC_mm_interconnect_0_id_router_011_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "limiter" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux_001 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux_003 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" "arb" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_003.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux_006 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_006 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux_006\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_006\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux_006" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 5919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux_003 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux_006 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_006 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux_006\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_006\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux_006" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 6063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 6299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux_001 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 6364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375776990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375777008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375777023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst1\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst1\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375777066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375777091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375777117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375777137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_001\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/SoC.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375777168 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1716375780493 "|TopLevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1716375780523 "|TopLevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_0:cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_0:cpu_0\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "Add8" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 6479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375791290 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_1:cpu_1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_1:cpu_1\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "Add8" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 6479 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375791290 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1716375791290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 6479 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375791393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375791393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375791393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375791393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716375791393 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 6479 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716375791393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716375791464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716375791464 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1716375792781 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1716375792781 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1716375792989 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1716375792989 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1716375792989 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1716375792989 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1716375792990 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1716375792990 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716375793010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 4778 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 393 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 4778 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 4491 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 4491 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 4518 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 4518 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 752 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 4810 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 6236 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 752 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 4810 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 6236 -1 0 } } { "SoC/synthesis/submodules/SoC_FIFO.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 270 -1 0 } } { "SoC/synthesis/submodules/SoC_FIFO.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_FIFO.v" 261 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_0.v" 4769 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_cpu_1.v" 4769 -1 0 } } { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_timer_0.v" 166 -1 0 } } { "SoC/synthesis/submodules/SoC_highscale_timer_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/SoC/synthesis/submodules/SoC_highscale_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716375793253 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716375793254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375798893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716375803336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375803925 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716375804132 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716375804132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716375804259 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716375804259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375804415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adminbistec/Desktop/CO503/Lab_03_2/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/adminbistec/Desktop/CO503/Lab_03_2/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1716375805284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716375807076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716375807076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7178 " "Implemented 7178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716375808452 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716375808452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6632 " "Implemented 6632 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716375808452 ""} { "Info" "ICUT_CUT_TM_RAMS" "540 " "Implemented 540 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716375808452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716375808452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716375808547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:33:28 2024 " "Processing ended: Wed May 22 16:33:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716375808547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716375808547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716375808547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716375808547 ""}
