============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 27 2024  11:08:33 pm
  Module:                 FADD_dual_mode_pipelined
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                Pin                         Type       Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock i_clk)                             launch                                    0 R 
(FADD_Dual_Main_400MH_line_12_122_1)      ext delay                     +1000    1000 R 
i_B[3]                                    in port           6  1.6    0    +0    1000 R 
e_module/i_B[3] 
  g10776/AN                                                                +0    1000   
  g10776/Y                                NAND2BX1LVT       2  0.6   21   +39    1039 R 
  g10774/B0                                                                +0    1039   
  g10774/Y                                OA21X1LVT         1  0.4   17   +90    1129 R 
  g10601__6417/A                                                           +0    1129   
  g10601__6417/Y                          NAND2X1LVT        1  0.4   35   +37    1166 F 
  g10522__5526/B                                                           +0    1166   
  g10522__5526/Y                          NAND2X1LVT        1  0.4   26   +27    1193 R 
  g10513__7410/B                                                           +0    1193   
  g10513__7410/Y                          NAND2BX1LVT       1  0.4   35   +37    1230 F 
  g10504__4733/B                                                           +0    1230   
  g10504__4733/Y                          NAND2X1LVT        1  0.2   20   +26    1256 R 
  g10501__1881/B                                                           +0    1256   
  g10501__1881/Y                          NAND2BXLLVT       1  0.4   47   +43    1299 F 
  g10500__6131/B                                                           +0    1299   
  g10500__6131/Y                          NAND2BX1LVT       1  0.4   20   +33    1332 R 
  g10499__7098/B                                                           +0    1332   
  g10499__7098/Y                          NAND2X1LVT        1  0.4   35   +34    1366 F 
  g10498__8246/C0                                                          +0    1366   
  g10498__8246/Y                          OAI211X1LVT       1  0.4   57   +29    1394 R 
  g10497__5122/C                                                           +0    1394   
  g10497__5122/Y                          NAND3X1LVT        1  0.4   66   +68    1463 F 
  g10496__1705/C0                                                          +0    1463   
  g10496__1705/Y                          OAI211X1LVT       1  0.4   56   +43    1506 R 
  g10495__2802/A1                                                          +0    1506   
  g10495__2802/Y                          AO22X4LVT        65 31.5  144  +206    1712 R 
  g10494/A                                                                 +0    1712   
  g10494/Y                                INVX3LVT         18  7.2   71   +87    1799 F 
  g10460__4319/A1                                                          +0    1799   
  g10460__4319/Y                          AOI22X1LVT        4  1.4   83   +88    1887 R 
  g10384__5122/A                                                           +0    1887   
  g10384__5122/Y                          NAND4XLLVT        1  0.4  129  +151    2038 F 
  g10373__2398/A                                                           +0    2038   
  g10373__2398/Y                          NOR2X1LVT         2  0.6   47   +83    2121 R 
  g10371/A                                                                 +0    2121   
  g10371/Y                                INVXLLVT          2  0.4   25   +39    2160 F 
  g10355__8246/C                                                           +0    2160   
  g10355__8246/Y                          OR4X1LVT          2  0.6   33  +159    2318 F 
  g10352__2802/B0                                                          +0    2318   
  g10352__2802/Y                          OAI31X1LVT        1  0.2   55   +25    2343 R 
e_module/e_small_frac00[1] 
p0/e_small_frac00[1] 
  g772/B1                                                                  +0    2343   
  g772/Y                                  AO22XLLVT         1  0.2   16   +92    2435 R 
  a_small_frac00_reg[1]/D            <<<  DFFSX2LVT                        +0    2435   
  a_small_frac00_reg[1]/CK                setup                     100   +54    2489 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock i_clk)                             capture                                2500 R 
                                          uncertainty                     -10    2490 R 
----------------------------------------------------------------------------------------
Cost Group   : 'i_clk' (path_group 'i_clk')
Timing slack :       1ps 
Start-point  : i_B[3]
End-point    : p0/a_small_frac00_reg[1]/D

