;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -20, @512
	ADD #270, <1
	JMP -7, @-20
	SUB @127, 600
	DAT #207, #-620
	SUB @-127, 100
	CMP @-127, 100
	SLT 729, 6
	SUB 20, @12
	ADD #270, <1
	SLT 20, @12
	SLT 20, @12
	ADD @13, 0
	ADD @13, 0
	ADD @127, 106
	ADD @127, 106
	SUB @-127, 100
	SLT 20, @12
	SUB @127, 106
	ADD 130, 9
	ADD 130, 9
	SLT 20, @12
	SLT 20, @12
	CMP -207, <-120
	MOV -7, <-20
	ADD 130, 9
	ADD 130, 9
	JMP -7, @-20
	SUB @127, 106
	JMN @17, #270
	JMN @17, #270
	SUB @927, 106
	CMP @127, 106
	SUB #102, -401
	JMP <127, 106
	ADD @270, <4
	JMP <127, 106
	ADD @270, <4
	JMP <127, 106
	SUB @127, 106
	SUB @127, 106
	ADD @270, <4
	CMP #270, <1
	ADD 270, 60
	CMP #270, <1
	ADD #72, @200
	SLT 20, @12
	CMP -207, <-120
