// Define the `inputTableCntr` controller on the `ttEditApp` module
ttEditApp.controller('inputTableCntr', function inputTableCntr($scope) {

  $scope.userConfigs = {};
  $scope.userConfigs.subjects = [
  {"key":"sub1"},
  {"key":"sub2"},
  {"key":"sub3"},
  {"key":"sub4"},
  {"key":"sub5"},
  {"key":"sub6"}
  ];

  $scope.userConfigs.rooms = [
  {"key":"room1"},
  {"key":"room2"},
  {"key":"room3"},
  {"key":"room4"},
  ];

  $scope.dataRows = [[[{"row":0,"col":0,"rspan":2,"cspan":1},{"row":0,"col":1,"rspan":2,"cspan":1},{"row":0,"col":2,"rspan":2,"cspan":1,"s":"MC","t":"CPG","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":3,"rspan":2,"cspan":1,"s":"DIP","t":"GF3","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":4,"rspan":2,"cspan":2,"s":"PROJ LAB","t":["SCJ","GF8"],"r":"PG LAB","sem":"4","br":"CS","b":{"2":true,"3":true}},{"row":0,"col":6,"rspan":2,"cspan":1},{"row":0,"col":7,"rspan":1,"cspan":3,"s":"FPGA LAB","t":"GF2","r":"CSC","sem":"4","br":"CS","b":{"0":true}}],[{"row":1,"col":7,"rspan":1,"cspan":3,"s":"UNIX LAB","t":"CPG","r":"A219","sem":"4","br":"CS","b":{"1":true}}]],[[{"row":0,"col":0,"rspan":3,"cspan":1},{"row":0,"col":1,"rspan":3,"cspan":1},{"row":0,"col":2,"rspan":3,"cspan":1,"s":"RTS","t":"NS","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":3,"rspan":3,"cspan":1,"s":"DS","t":"DS","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":4,"rspan":3,"cspan":1,"s":"MC","t":"CPG","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":5,"rspan":3,"cspan":1},{"row":0,"col":6,"rspan":3,"cspan":1},{"row":0,"col":7,"rspan":1,"cspan":3,"s":"UNIX LAB","t":"GF3","r":"A219","sem":"4","br":"CS","b":{"3":true}}],[{"row":1,"col":7,"rspan":1,"cspan":3,"s":"FPGA LAB","t":"GF4","r":"CSC","sem":"4","br":"CS","b":{"2":true}}],[{"row":2,"col":7,"rspan":1,"cspan":2,"s":"SEMINAR","t":["NS","GF9"],"r":"PG LAB","sem":"4","br":"CS","b":{"0":true,"1":true}},{"row":2,"col":9,"rspan":1,"cspan":1}]],[[{"row":0,"col":0,"rspan":1,"cspan":1},{"row":0,"col":1,"rspan":1,"cspan":1},{"row":0,"col":2,"rspan":1,"cspan":1,"s":"MC","t":"CPG","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":3,"rspan":1,"cspan":1,"s":"DIP","t":"GF3","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":4,"rspan":1,"cspan":1,"s":"RTS","t":"NS","r":"A221","sem":"4","br":"CS","b":{}},{"row":0,"col":5,"rspan":1,"cspan":1},{"row":0,"col":6,"rspan":1,"cspan":1},{"row":0,"col":7,"rspan":1,"cspan":3,"s":"UNIX LAB","t":"GF7","r":"A219","sem":"4","br":"CS","b":{"2":true}}]],[[{"row":0,"col":0,"rspan":2,"cspan":1},{"row":0,"col":1,"rspan":2,"cspan":1},{"row":0,"col":2,"rspan":1,"cspan":2,"s":"DIP LAB","t":"GF3","r":"A219","sem":"4","br":"CS","b":{"2":true}},{"row":0,"col":4,"rspan":2,"cspan":1,"s":"DS","t":"DS","r":"C202","sem":"4","br":"CS","b":{}},{"row":0,"col":5,"rspan":2,"cspan":1},{"row":0,"col":6,"rspan":2,"cspan":1},{"row":0,"col":7,"rspan":1,"cspan":3,"s":"FPGA LAB","t":"GF4","r":"CSC","sem":"4","br":"CS","b":{"1":true}}],[{"row":1,"col":2,"rspan":1,"cspan":2,"s":"DIP LAB","t":"GF7","r":"A219","sem":"4","br":"CS","b":{"3":true}},{"row":1,"col":7,"rspan":1,"cspan":3,"s":"UNIX LAB","t":"DS","r":"A219","sem":"4","br":"CS","b":{"0":true}}]],[[{"row":0,"col":0,"rspan":2,"cspan":1},{"row":0,"col":1,"rspan":2,"cspan":1},{"row":0,"col":2,"rspan":1,"cspan":2,"s":"DIP LAB","t":"CPG","r":"A219","sem":"4","br":"CS","b":{"0":true}},{"row":0,"col":4,"rspan":2,"cspan":1,"s":"DS","t":"DS","r":"C202","sem":"4","br":"CS","b":{}},{"row":0,"col":5,"rspan":2,"cspan":1},{"row":0,"col":6,"rspan":2,"cspan":1},{"row":0,"col":7,"rspan":1,"cspan":3,"s":"FPGA LAB","t":"SCJ","r":"CSC","sem":"4","br":"CS","b":{"3":true}}],[{"row":1,"col":2,"rspan":1,"cspan":2,"s":"DIP LAB","t":"GF7","r":"A219","sem":"4","br":"CS","b":{"1":true}},{"row":1,"col":7,"rspan":1,"cspan":2,"s":"PROJ LAB","t":["RSS","GF6"],"r":"PG LAB","sem":"4","br":"CS","b":{"0":true,"1":true}},{"row":1,"col":9,"rspan":1,"cspan":1}]],[[{"row":0,"col":0,"rspan":1,"cspan":1},{"row":0,"col":1,"rspan":1,"cspan":1},{"row":0,"col":2,"rspan":1,"cspan":1,"s":"RTS","t":"NS","r":"C202","sem":"4","br":"CS","b":{}},{"row":0,"col":3,"rspan":1,"cspan":1,"s":"DIP","t":"GF3","r":"C202","sem":"4","br":"CS","b":{}},{"row":0,"col":4,"rspan":1,"cspan":2,"s":"SEMINAR","t":["RKB","GF2"],"r":"PG LAB","sem":"4","br":"CS","b":{"2":true,"3":true}},{"row":0,"col":6,"rspan":1,"cspan":1},{"row":0,"col":7,"rspan":1,"cspan":1},{"row":0,"col":8,"rspan":1,"cspan":1},{"row":0,"col":9,"rspan":1,"cspan":1}]]];

});