 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Thu Dec  2 14:35:31 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/CO (CMPR32X2TS)                 0.47       4.62 f
  DP_OP_251J1_125_6083_U3/CO (CMPR32X2TS)                 0.45       5.07 f
  U1359/Y (XOR2XLTS)                                      0.30       5.37 f
  U2191/Y (NOR2BX1TS)                                     0.39       5.76 f
  U2747/Y (AO22XLTS)                                      0.45       6.21 f
  alumux_dly_reg_27_/D (DFFNSRX1TS)                       0.00       6.21 f
  data arrival time                                                  6.21

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_27_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -6.21
  --------------------------------------------------------------------------
  slack (MET)                                                      188.29


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/CO (CMPR32X2TS)                 0.47       4.62 f
  DP_OP_251J1_125_6083_U3/S (CMPR32X2TS)                  0.48       5.10 f
  U2184/Y (NOR2BX1TS)                                     0.40       5.50 f
  U2746/Y (AO22XLTS)                                      0.45       5.95 f
  alumux_dly_reg_26_/D (DFFNSRX1TS)                       0.00       5.95 f
  data arrival time                                                  5.95

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_26_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -5.95
  --------------------------------------------------------------------------
  slack (MET)                                                      188.55


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/S (CMPR32X2TS)                  0.48       4.63 f
  U2174/Y (NOR2BX1TS)                                     0.40       5.02 f
  U2745/Y (AO22XLTS)                                      0.45       5.47 f
  alumux_dly_reg_25_/D (DFFNSRX1TS)                       0.00       5.47 f
  data arrival time                                                  5.47

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_25_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                      189.03


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/CO (CMPR32X2TS)                0.81       2.90 r
  DP_OP_251J1_125_6083_U13/S (CMPR32X2TS)                 0.51       3.40 f
  DP_OP_251J1_125_6083_U5/S (CMPR32X2TS)                  0.76       4.16 f
  U2163/Y (NOR2BX1TS)                                     0.40       4.55 f
  U2743/Y (AO22XLTS)                                      0.45       5.00 f
  alumux_dly_reg_24_/D (DFFNSRX1TS)                       0.00       5.00 f
  data arrival time                                                  5.00

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_24_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                      189.50


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1472/Y (INVX2TS)                                       0.10       3.70 f
  U1356/Y (AO22XLTS)                                      0.68       4.38 f
  U3224/Y (AO22XLTS)                                      0.61       4.99 f
  alumux_dly_reg_5_/D (DFFNSRX1TS)                        0.00       4.99 f
  data arrival time                                                  4.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_5_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                      189.51


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1473/Y (INVX2TS)                                       0.10       3.70 f
  U1357/Y (AO22XLTS)                                      0.68       4.38 f
  U3230/Y (AO22XLTS)                                      0.61       4.99 f
  alumux_dly_reg_4_/D (DFFNSRX1TS)                        0.00       4.99 f
  data arrival time                                                  4.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_4_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                      189.51


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1803/Y (OAI21XLTS)                                     0.17       1.71 f
  U1366/Y (NOR2BX1TS)                                     0.36       2.08 f
  U1621/Y (INVX2TS)                                       0.17       2.24 r
  U1625/Y (INVX2TS)                                       0.12       2.36 f
  U1434/Y (INVX2TS)                                       0.08       2.44 r
  U1435/Y (INVX2TS)                                       0.07       2.51 f
  U1862/Y (AOI222XLTS)                                    0.72       3.23 r
  U1863/Y (INVX2TS)                                       0.31       3.54 f
  U1405/Y (INVX2TS)                                       0.11       3.65 r
  U1406/Y (INVX2TS)                                       0.07       3.72 f
  U2175/Y (AOI22X1TS)                                     0.21       3.93 r
  U1362/Y (NAND3XLTS)                                     0.39       4.33 f
  U3104/Y (AO22XLTS)                                      0.65       4.98 f
  alumux_dly_reg_21_/D (DFFNSRX1TS)                       0.00       4.98 f
  data arrival time                                                  4.98

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_21_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                      189.52


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1471/Y (INVX2TS)                                       0.09       3.70 f
  U1355/Y (AO22XLTS)                                      0.68       4.37 f
  U3219/Y (AO22XLTS)                                      0.61       4.98 f
  alumux_dly_reg_6_/D (DFFNSRX1TS)                        0.00       4.98 f
  data arrival time                                                  4.98

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_6_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                      189.52


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1471/Y (INVX2TS)                                       0.09       3.70 f
  U1364/Y (AOI2BB2XLTS)                                   0.24       3.94 r
  U1833/Y (OAI211X1TS)                                    0.39       4.32 f
  U3179/Y (AO22XLTS)                                      0.61       4.93 f
  alumux_dly_reg_15_/D (DFFNSRX1TS)                       0.00       4.93 f
  data arrival time                                                  4.93

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_15_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.93
  --------------------------------------------------------------------------
  slack (MET)                                                      189.57


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1352/Y (NOR2XLTS)                                      0.17       2.69 f
  U1819/Y (NAND2X1TS)                                     0.20       2.89 r
  U1365/Y (OR2X1TS)                                       0.33       3.22 r
  U1508/Y (INVX2TS)                                       0.18       3.40 f
  U1828/Y (INVX2TS)                                       0.11       3.51 r
  U2584/Y (OAI22X1TS)                                     0.13       3.63 f
  U1783/Y (AOI211XLTS)                                    0.33       3.96 r
  U2585/Y (OAI31X1TS)                                     0.35       4.31 f
  U3153/Y (AO22XLTS)                                      0.58       4.89 f
  alumux_dly_reg_19_/D (DFFNSRX1TS)                       0.00       4.89 f
  data arrival time                                                  4.89

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_19_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.89
  --------------------------------------------------------------------------
  slack (MET)                                                      189.61


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1816/Y (NOR2BX1TS)                                     0.34       3.45 f
  U1293/Y (CLKBUFX2TS)                                    0.27       3.72 f
  U2575/Y (AOI22X1TS)                                     0.25       3.97 r
  U2580/Y (OAI211X1TS)                                    0.32       4.29 f
  U3160/Y (AO22XLTS)                                      0.60       4.89 f
  alumux_dly_reg_18_/D (DFFNSRX1TS)                       0.00       4.89 f
  data arrival time                                                  4.89

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_18_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.89
  --------------------------------------------------------------------------
  slack (MET)                                                      189.61


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1816/Y (NOR2BX1TS)                                     0.34       3.45 f
  U1293/Y (CLKBUFX2TS)                                    0.27       3.72 f
  U2586/Y (AOI22X1TS)                                     0.25       3.97 r
  U2588/Y (OAI211X1TS)                                    0.32       4.29 f
  U3142/Y (AO22XLTS)                                      0.60       4.89 f
  alumux_dly_reg_17_/D (DFFNSRX1TS)                       0.00       4.89 f
  data arrival time                                                  4.89

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_17_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.89
  --------------------------------------------------------------------------
  slack (MET)                                                      189.61


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1679/Y (INVX2TS)                                       0.15       3.58 r
  U2168/Y (AOI21X1TS)                                     0.08       3.66 f
  U2169/Y (AOI21X1TS)                                     0.14       3.81 r
  U1363/Y (NAND3XLTS)                                     0.40       4.20 f
  U3148/Y (AO22XLTS)                                      0.65       4.86 f
  alumux_dly_reg_20_/D (DFFNSRX1TS)                       0.00       4.86 f
  data arrival time                                                  4.86

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_20_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                      189.64


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1803/Y (OAI21XLTS)                                     0.17       1.71 f
  U1366/Y (NOR2BX1TS)                                     0.36       2.08 f
  U1621/Y (INVX2TS)                                       0.17       2.24 r
  U1625/Y (INVX2TS)                                       0.12       2.36 f
  U1434/Y (INVX2TS)                                       0.08       2.44 r
  U1435/Y (INVX2TS)                                       0.07       2.51 f
  U1862/Y (AOI222XLTS)                                    0.72       3.23 r
  U1863/Y (INVX2TS)                                       0.31       3.54 f
  U1405/Y (INVX2TS)                                       0.11       3.65 r
  U1406/Y (INVX2TS)                                       0.07       3.72 f
  U1864/Y (AOI22X1TS)                                     0.22       3.94 r
  U1865/Y (NAND2X1TS)                                     0.29       4.23 f
  U3167/Y (AO22XLTS)                                      0.58       4.81 f
  alumux_dly_reg_13_/D (DFFNSRX1TS)                       0.00       4.81 f
  data arrival time                                                  4.81

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_13_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                      189.69


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1473/Y (INVX2TS)                                       0.10       3.70 f
  U2573/Y (AOI22X1TS)                                     0.16       3.86 r
  U2574/Y (OAI211X1TS)                                    0.34       4.19 f
  U3173/Y (AO22XLTS)                                      0.60       4.79 f
  alumux_dly_reg_16_/D (DFFNSRX1TS)                       0.00       4.79 f
  data arrival time                                                  4.79

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_16_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.79
  --------------------------------------------------------------------------
  slack (MET)                                                      189.71


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1473/Y (INVX2TS)                                       0.10       3.70 f
  U1881/Y (AOI22X1TS)                                     0.15       3.85 r
  U1882/Y (NAND2X1TS)                                     0.29       4.14 f
  U3208/Y (AO22XLTS)                                      0.58       4.72 f
  alumux_dly_reg_12_/D (DFFNSRX1TS)                       0.00       4.72 f
  data arrival time                                                  4.72

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_12_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                      189.78


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1471/Y (INVX2TS)                                       0.09       3.70 f
  U1848/Y (NAND2X1TS)                                     0.09       3.79 r
  U1849/Y (OAI211X1TS)                                    0.33       4.11 f
  U3187/Y (AO22XLTS)                                      0.61       4.72 f
  alumux_dly_reg_14_/D (DFFNSRX1TS)                       0.00       4.72 f
  data arrival time                                                  4.72

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_14_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                      189.78


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.27       2.79 f
  U1417/Y (INVX2TS)                                       0.13       2.93 r
  U1418/Y (INVX2TS)                                       0.08       3.01 f
  U1814/Y (NAND2X1TS)                                     0.19       3.19 r
  U1689/Y (CLKBUFX2TS)                                    0.28       3.47 r
  U1690/Y (INVX2TS)                                       0.12       3.59 f
  U1894/Y (AOI22X1TS)                                     0.21       3.80 r
  U1895/Y (OAI21X1TS)                                     0.30       4.10 f
  U3213/Y (AO22XLTS)                                      0.59       4.69 f
  alumux_dly_reg_7_/D (DFFNSRX1TS)                        0.00       4.69 f
  data arrival time                                                  4.69

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_7_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                      189.81


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1803/Y (OAI21XLTS)                                     0.17       1.71 f
  U1366/Y (NOR2BX1TS)                                     0.36       2.08 f
  U1621/Y (INVX2TS)                                       0.17       2.24 r
  U1625/Y (INVX2TS)                                       0.12       2.36 f
  U1434/Y (INVX2TS)                                       0.08       2.44 r
  U1435/Y (INVX2TS)                                       0.07       2.51 f
  U1862/Y (AOI222XLTS)                                    0.72       3.23 r
  U1863/Y (INVX2TS)                                       0.31       3.54 f
  U1888/Y (AOI22X1TS)                                     0.26       3.80 r
  U1889/Y (OAI21X1TS)                                     0.30       4.10 f
  U3252/Y (AO22XLTS)                                      0.59       4.69 f
  alumux_dly_reg_9_/D (DFFNSRX1TS)                        0.00       4.69 f
  data arrival time                                                  4.69

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_9_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                      189.81


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1678/Y (INVX2TS)                                       0.15       3.58 r
  U1680/Y (OAI222X1TS)                                    0.42       4.00 f
  U3195/Y (AO22XLTS)                                      0.64       4.64 f
  alumux_dly_reg_11_/D (DFFNSRX1TS)                       0.00       4.64 f
  data arrival time                                                  4.64

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_11_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.64
  --------------------------------------------------------------------------
  slack (MET)                                                      189.86


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.27       2.79 f
  U1417/Y (INVX2TS)                                       0.13       2.93 r
  U1418/Y (INVX2TS)                                       0.08       3.01 f
  U1814/Y (NAND2X1TS)                                     0.19       3.19 r
  U1689/Y (CLKBUFX2TS)                                    0.28       3.47 r
  U1693/Y (INVX2TS)                                       0.10       3.58 f
  U1891/Y (AOI22X1TS)                                     0.15       3.73 r
  U1892/Y (OAI21X1TS)                                     0.30       4.04 f
  U3262/Y (AO22XLTS)                                      0.59       4.62 f
  alumux_dly_reg_8_/D (DFFNSRX1TS)                        0.00       4.62 f
  data arrival time                                                  4.62

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_8_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                      189.87


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.27       2.79 f
  U1417/Y (INVX2TS)                                       0.13       2.93 r
  U1418/Y (INVX2TS)                                       0.08       3.01 f
  U1814/Y (NAND2X1TS)                                     0.19       3.19 r
  U1689/Y (CLKBUFX2TS)                                    0.28       3.47 r
  U1690/Y (INVX2TS)                                       0.12       3.59 f
  U1885/Y (AOI22X1TS)                                     0.16       3.75 r
  U1886/Y (OAI21X1TS)                                     0.29       4.04 f
  U3201/Y (AO22XLTS)                                      0.58       4.62 f
  alumux_dly_reg_10_/D (DFFNSRX1TS)                       0.00       4.62 f
  data arrival time                                                  4.62

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_10_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                      189.88


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/S (CMPR32X2TS)                  0.76       3.74 f
  U2160/Y (NOR2BX1TS)                                     0.40       4.14 f
  U2742/Y (AO22XLTS)                                      0.45       4.59 f
  alumux_dly_reg_23_/D (DFFNSRX1TS)                       0.00       4.59 f
  data arrival time                                                  4.59

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_23_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                      189.91


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1904/Y (NOR2X1TS)                                      0.21       3.81 f
  U3257/Y (AO22XLTS)                                      0.55       4.36 f
  alumux_dly_reg_0_/D (DFFNSRX1TS)                        0.00       4.36 f
  data arrival time                                                  4.36

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_0_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                      190.14


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1679/Y (INVX2TS)                                       0.15       3.58 r
  U1902/Y (NOR2X1TS)                                      0.20       3.78 f
  U3246/Y (AO22XLTS)                                      0.56       4.34 f
  alumux_dly_reg_1_/D (DFFNSRX1TS)                        0.00       4.34 f
  data arrival time                                                  4.34

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_1_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                      190.16


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1677/Y (INVX2TS)                                       0.14       3.57 r
  U1900/Y (NOR2BX1TS)                                     0.18       3.75 f
  U3240/Y (AO22XLTS)                                      0.56       4.31 f
  alumux_dly_reg_2_/D (DFFNSRX1TS)                        0.00       4.31 f
  data arrival time                                                  4.31

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_2_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                      190.19


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1802/Y (NAND2X1TS)                                     0.09       1.63 f
  U1803/Y (OAI21XLTS)                                     0.19       1.82 r
  U1710/Y (OR2X1TS)                                       0.46       2.28 r
  U1713/Y (INVX2TS)                                       0.18       2.47 f
  U1820/Y (AOI22X1TS)                                     0.18       2.65 r
  U1822/Y (NAND2X1TS)                                     0.18       2.83 f
  U1884/Y (AOI32X1TS)                                     0.30       3.13 r
  U1358/Y (NOR3X1TS)                                      0.31       3.43 f
  U3235/Y (AO22XLTS)                                      0.56       3.99 f
  alumux_dly_reg_3_/D (DFFNSRX1TS)                        0.00       3.99 f
  data arrival time                                                  3.99

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_3_/CKN (DFFNSRX1TS)                      0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                      190.51


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U2189/Y (INVX2TS)                                       0.12       1.73 f
  U1758/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U7/S (CMPR32X2TS)                  0.80       2.88 f
  U2159/Y (NOR2BX1TS)                                     0.40       3.28 f
  U2741/Y (AO22XLTS)                                      0.45       3.73 f
  alumux_dly_reg_22_/D (DFFNSRX1TS)                       0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  alumux_dly_reg_22_/CKN (DFFNSRX1TS)                     0.00     195.00 f
  library setup time                                     -0.50     194.50
  data required time                                               194.50
  --------------------------------------------------------------------------
  data required time                                               194.50
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      190.77


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.82       0.82 f
  U1926/Y (NAND2X1TS)                      0.19       1.01 r
  U2049/Y (NOR3XLTS)                       0.16       1.17 f
  U2161/Y (NOR2XLTS)                       0.33       1.50 r
  U2162/Y (INVX2TS)                        0.22       1.72 f
  U3083/Y (NOR2XLTS)                       0.35       2.07 r
  U3084/Y (NAND2X1TS)                      0.28       2.35 f
  U3085/Y (NOR2XLTS)                       0.38       2.73 r
  U3086/Y (NAND2X1TS)                      0.28       3.00 f
  U3087/Y (INVX2TS)                        0.11       3.11 r
  U3088/Y (NAND2X1TS)                      0.09       3.20 f
  U3089/Y (XNOR2X1TS)                      0.22       3.42 f
  dmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       3.42 f
  data arrival time                                   3.42

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.51     194.49
  data required time                                194.49
  -----------------------------------------------------------
  data required time                                194.49
  data arrival time                                  -3.42
  -----------------------------------------------------------
  slack (MET)                                       191.06


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.82       0.82 f
  U1926/Y (NAND2X1TS)                      0.19       1.01 r
  U2049/Y (NOR3XLTS)                       0.16       1.17 f
  U2161/Y (NOR2XLTS)                       0.33       1.50 r
  U2162/Y (INVX2TS)                        0.22       1.72 f
  U3083/Y (NOR2XLTS)                       0.35       2.07 r
  U3084/Y (NAND2X1TS)                      0.28       2.35 f
  U3085/Y (NOR2XLTS)                       0.38       2.73 r
  U3086/Y (NAND2X1TS)                      0.28       3.00 f
  U3090/Y (XNOR2X1TS)                      0.26       3.26 f
  dmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       3.26 f
  data arrival time                                   3.26

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.51     194.49
  data required time                                194.49
  -----------------------------------------------------------
  data required time                                194.49
  data arrival time                                  -3.26
  -----------------------------------------------------------
  slack (MET)                                       191.23


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.82       0.82 f
  U1926/Y (NAND2X1TS)                      0.19       1.01 r
  U2049/Y (NOR3XLTS)                       0.16       1.17 f
  U2161/Y (NOR2XLTS)                       0.33       1.50 r
  U2162/Y (INVX2TS)                        0.22       1.72 f
  U3083/Y (NOR2XLTS)                       0.35       2.07 r
  U3084/Y (NAND2X1TS)                      0.28       2.35 f
  U3085/Y (NOR2XLTS)                       0.38       2.73 r
  U3086/Y (NAND2X1TS)                      0.28       3.00 f
  U3087/Y (INVX2TS)                        0.11       3.11 r
  U3091/Y (AOI2BB1XLTS)                    0.07       3.18 f
  dmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       3.18 f
  data arrival time                                   3.18

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (MET)                                       191.32


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3125/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3128/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_25_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_25_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3147/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3149/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_20_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_20_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U2070/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3095/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3096/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly_reg_28_/D (DFFNSRX1TS)        0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly_reg_28_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U2070/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3095/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3098/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_28_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_28_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U2070/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3095/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3099/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_28_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_28_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U2070/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3103/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3105/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_21_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_21_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U2070/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3103/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3107/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_21_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_21_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3111/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3112/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_22_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_22_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3111/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3113/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_22_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_22_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3111/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3116/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_23_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_23_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3118/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3119/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_23_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_23_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3118/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3122/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_24_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_24_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3118/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3123/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_24_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_24_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3125/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3126/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_25_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_25_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3125/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3130/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_26_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_26_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3131/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3132/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_26_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_26_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3131/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3136/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_27_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_27_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3110/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3131/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3138/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_27_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_27_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3141/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3143/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_17_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_17_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3141/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3144/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_17_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_17_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3147/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3150/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_20_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_20_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3152/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3155/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_19_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_19_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3152/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3156/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_19_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_19_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3159/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3161/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly1_reg_18_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_18_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U2069/Y (CLKBUFX2TS)                     0.21       2.19 f
  U3140/Y (CLKBUFX2TS)                     0.23       2.42 f
  U3159/Y (CLKBUFX2TS)                     0.24       2.66 f
  U3163/Y (AO22XLTS)                       0.48       3.14 f
  alumux_dly2_reg_18_/D (DFFNSRX1TS)       0.00       3.14 f
  data arrival time                                   3.14

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_18_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                       191.36


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U3218/Y (CLKBUFX2TS)                     0.24       2.46 f
  U3222/Y (AO22XLTS)                       0.48       2.95 f
  alumux_dly2_reg_6_/D (DFFNSRX1TS)        0.00       2.95 f
  data arrival time                                   2.95

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_6_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                       191.55


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U3218/Y (CLKBUFX2TS)                     0.24       2.46 f
  U3220/Y (AO22XLTS)                       0.48       2.95 f
  alumux_dly1_reg_6_/D (DFFNSRX1TS)        0.00       2.95 f
  data arrival time                                   2.95

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_6_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                       191.55


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U3225/Y (AO22XLTS)                       0.48       2.95 f
  alumux_dly1_reg_5_/D (DFFNSRX1TS)        0.00       2.95 f
  data arrival time                                   2.95

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                       191.55


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U3226/Y (AO22XLTS)                       0.48       2.95 f
  alumux_dly2_reg_5_/D (DFFNSRX1TS)        0.00       2.95 f
  data arrival time                                   2.95

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                       191.55


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2739/Y (CLKBUFX2TS)                     0.24       2.46 f
  U3231/Y (AO22XLTS)                       0.48       2.95 f
  alumux_dly1_reg_4_/D (DFFNSRX1TS)        0.00       2.95 f
  data arrival time                                   2.95

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                       191.55


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2739/Y (CLKBUFX2TS)                     0.24       2.46 f
  U3232/Y (AO22XLTS)                       0.48       2.95 f
  alumux_dly2_reg_4_/D (DFFNSRX1TS)        0.00       2.95 f
  data arrival time                                   2.95

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                       191.55


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3166/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3168/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_13_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_13_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3166/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3169/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_13_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_13_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3172/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3174/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_16_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_16_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3172/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3175/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_16_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_16_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3178/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3181/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_15_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_15_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3178/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3182/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_15_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_15_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3186/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3189/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_14_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_14_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3165/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3186/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3190/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_14_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_14_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3194/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3196/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_11_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_11_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3194/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3198/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_11_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_11_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3200/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3202/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_10_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_10_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3200/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3203/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_10_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_10_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3207/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3209/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_12_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_12_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3207/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3210/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_12_/D (DFFNSRX1TS)       0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_12_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3212/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3215/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly1_reg_7_/D (DFFNSRX1TS)        0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_7_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2068/Y (CLKBUFX2TS)                     0.23       1.98 f
  U3193/Y (CLKBUFX2TS)                     0.23       2.21 f
  U3212/Y (CLKBUFX2TS)                     0.24       2.45 f
  U3216/Y (AO22XLTS)                       0.48       2.93 f
  alumux_dly2_reg_7_/D (DFFNSRX1TS)        0.00       2.93 f
  data arrival time                                   2.93

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_7_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       191.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U3234/Y (CLKBUFX2TS)                     0.22       2.45 f
  U3237/Y (AO22XLTS)                       0.47       2.92 f
  alumux_dly1_reg_3_/D (DFFNSRX1TS)        0.00       2.92 f
  data arrival time                                   2.92

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.92
  -----------------------------------------------------------
  slack (MET)                                       191.58


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U3234/Y (CLKBUFX2TS)                     0.22       2.45 f
  U3238/Y (AO22XLTS)                       0.47       2.92 f
  alumux_dly2_reg_3_/D (DFFNSRX1TS)        0.00       2.92 f
  data arrival time                                   2.92

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.92
  -----------------------------------------------------------
  slack (MET)                                       191.58


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.82       0.82 f
  U1926/Y (NAND2X1TS)                      0.19       1.01 r
  U2049/Y (NOR3XLTS)                       0.16       1.17 f
  U2161/Y (NOR2XLTS)                       0.33       1.50 r
  U2162/Y (INVX2TS)                        0.22       1.72 f
  U3083/Y (NOR2XLTS)                       0.35       2.07 r
  U3084/Y (NAND2X1TS)                      0.28       2.35 f
  U3085/Y (NOR2XLTS)                       0.38       2.73 r
  U3092/Y (AOI21X1TS)                      0.19       2.92 f
  dmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       2.92 f
  data arrival time                                   2.92

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.92
  -----------------------------------------------------------
  slack (MET)                                       191.58


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2068/Y (CLKBUFX2TS)                     0.20       1.87 r
  U2069/Y (CLKBUFX2TS)                     0.17       2.04 r
  U3140/Y (CLKBUFX2TS)                     0.18       2.21 r
  U3152/Y (CLKBUFX2TS)                     0.19       2.40 r
  U3180/Y (INVX2TS)                        0.08       2.48 f
  U3264/Y (AO22XLTS)                       0.38       2.86 f
  alumux_dly2_reg_8_/D (DFFNSRX1TS)        0.00       2.86 f
  data arrival time                                   2.86

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_8_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.86
  -----------------------------------------------------------
  slack (MET)                                       191.63


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2045/Y (CLKBUFX2TS)                     0.21       1.87 r
  U2046/Y (CLKBUFX2TS)                     0.18       2.06 r
  U3218/Y (CLKBUFX2TS)                     0.19       2.25 r
  U3258/Y (INVX2TS)                        0.08       2.32 f
  U3259/Y (AO22XLTS)                       0.38       2.71 f
  alumux_dly1_reg_0_/D (DFFNSRX1TS)        0.00       2.71 f
  data arrival time                                   2.71

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                       191.79


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2045/Y (CLKBUFX2TS)                     0.21       1.87 r
  U2046/Y (CLKBUFX2TS)                     0.18       2.06 r
  U3218/Y (CLKBUFX2TS)                     0.19       2.25 r
  U3258/Y (INVX2TS)                        0.08       2.32 f
  U3260/Y (AO22XLTS)                       0.38       2.71 f
  alumux_dly2_reg_0_/D (DFFNSRX1TS)        0.00       2.71 f
  data arrival time                                   2.71

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                       191.79


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2045/Y (CLKBUFX2TS)                     0.21       1.87 r
  U2046/Y (CLKBUFX2TS)                     0.18       2.06 r
  U3218/Y (CLKBUFX2TS)                     0.19       2.25 r
  U3258/Y (INVX2TS)                        0.08       2.32 f
  U3263/Y (AO22XLTS)                       0.38       2.71 f
  alumux_dly1_reg_8_/D (DFFNSRX1TS)        0.00       2.71 f
  data arrival time                                   2.71

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_8_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                       191.79


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2068/Y (CLKBUFX2TS)                     0.20       1.87 r
  U3193/Y (CLKBUFX2TS)                     0.18       2.04 r
  U3200/Y (CLKBUFX2TS)                     0.19       2.23 r
  U3236/Y (INVX2TS)                        0.08       2.31 f
  U3242/Y (AO22XLTS)                       0.38       2.69 f
  alumux_dly1_reg_2_/D (DFFNSRX1TS)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       191.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2068/Y (CLKBUFX2TS)                     0.20       1.87 r
  U3193/Y (CLKBUFX2TS)                     0.18       2.04 r
  U3207/Y (CLKBUFX2TS)                     0.19       2.23 r
  U3243/Y (INVX2TS)                        0.08       2.31 f
  U3244/Y (AO22XLTS)                       0.38       2.69 f
  alumux_dly2_reg_2_/D (DFFNSRX1TS)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       191.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2068/Y (CLKBUFX2TS)                     0.20       1.87 r
  U3193/Y (CLKBUFX2TS)                     0.18       2.04 r
  U3207/Y (CLKBUFX2TS)                     0.19       2.23 r
  U3243/Y (INVX2TS)                        0.08       2.31 f
  U3247/Y (AO22XLTS)                       0.38       2.69 f
  alumux_dly1_reg_1_/D (DFFNSRX1TS)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       191.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2068/Y (CLKBUFX2TS)                     0.20       1.87 r
  U3193/Y (CLKBUFX2TS)                     0.18       2.04 r
  U3207/Y (CLKBUFX2TS)                     0.19       2.23 r
  U3243/Y (INVX2TS)                        0.08       2.31 f
  U3249/Y (AO22XLTS)                       0.38       2.69 f
  alumux_dly2_reg_1_/D (DFFNSRX1TS)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       191.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly1_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2068/Y (CLKBUFX2TS)                     0.20       1.87 r
  U3193/Y (CLKBUFX2TS)                     0.18       2.04 r
  U3212/Y (CLKBUFX2TS)                     0.19       2.23 r
  U3251/Y (INVX2TS)                        0.08       2.31 f
  U3253/Y (AO22XLTS)                       0.38       2.69 f
  alumux_dly1_reg_9_/D (DFFNSRX1TS)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly1_reg_9_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       191.80


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly2_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U1917/Y (INVX2TS)                        0.11       1.46 r
  U2044/Y (OR2X1TS)                        0.21       1.67 r
  U2068/Y (CLKBUFX2TS)                     0.20       1.87 r
  U3193/Y (CLKBUFX2TS)                     0.18       2.04 r
  U3212/Y (CLKBUFX2TS)                     0.19       2.23 r
  U3251/Y (INVX2TS)                        0.08       2.31 f
  U3254/Y (AO22XLTS)                       0.38       2.69 f
  alumux_dly2_reg_9_/D (DFFNSRX1TS)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly2_reg_9_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       191.80


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.82       0.82 f
  U1926/Y (NAND2X1TS)                      0.19       1.01 r
  U2049/Y (NOR3XLTS)                       0.16       1.17 f
  U2161/Y (NOR2XLTS)                       0.33       1.50 r
  U2162/Y (INVX2TS)                        0.22       1.72 f
  U3083/Y (NOR2XLTS)                       0.35       2.07 r
  U3084/Y (NAND2X1TS)                      0.28       2.35 f
  U3093/Y (OA21XLTS)                       0.26       2.61 f
  dmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.00       2.61 f
  data arrival time                                   2.61

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                       191.89


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.97       0.97 r
  U1926/Y (NAND2X1TS)                      0.23       1.20 f
  U2049/Y (NOR3XLTS)                       0.38       1.59 r
  U2161/Y (NOR2XLTS)                       0.24       1.83 f
  U1797/Y (NOR2XLTS)                       0.34       2.17 r
  u_cmem/CEN (SP_CMEM)                     0.00       2.17 r
  data arrival time                                   2.17

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.88     194.12
  data required time                                194.12
  -----------------------------------------------------------
  data required time                                194.12
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                       191.95


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.82       0.82 f
  U1926/Y (NAND2X1TS)                      0.19       1.01 r
  U2049/Y (NOR3XLTS)                       0.16       1.17 f
  U2161/Y (NOR2XLTS)                       0.33       1.50 r
  U2162/Y (INVX2TS)                        0.22       1.72 f
  U3083/Y (NOR2XLTS)                       0.35       2.07 r
  U3094/Y (AOI21X1TS)                      0.19       2.26 f
  dmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       2.26 f
  data arrival time                                   2.26

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                       192.24


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.98       0.98 r
  U1459/Y (INVX2TS)                        0.13       1.11 f
  U1461/Y (INVX2TS)                        0.09       1.20 r
  U2963/Y (AO22XLTS)                       0.38       1.59 r
  u_cmem/A[5] (SP_CMEM)                    0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.98     194.02
  data required time                                194.02
  -----------------------------------------------------------
  data required time                                194.02
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                       192.43


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.98       0.98 r
  U1459/Y (INVX2TS)                        0.13       1.11 f
  U1461/Y (INVX2TS)                        0.09       1.20 r
  U2962/Y (AO22XLTS)                       0.38       1.59 r
  u_cmem/A[4] (SP_CMEM)                    0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.98     194.02
  data required time                                194.02
  -----------------------------------------------------------
  data required time                                194.02
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                       192.43


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.98       0.98 r
  U1459/Y (INVX2TS)                        0.13       1.11 f
  U1460/Y (INVX2TS)                        0.09       1.20 r
  U2961/Y (AO22XLTS)                       0.38       1.59 r
  u_cmem/A[3] (SP_CMEM)                    0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.98     194.02
  data required time                                194.02
  -----------------------------------------------------------
  data required time                                194.02
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                       192.43


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.98       0.98 r
  U1459/Y (INVX2TS)                        0.13       1.11 f
  U1460/Y (INVX2TS)                        0.09       1.20 r
  U2959/Y (AO22XLTS)                       0.38       1.59 r
  u_cmem/A[1] (SP_CMEM)                    0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.98     194.02
  data required time                                194.02
  -----------------------------------------------------------
  data required time                                194.02
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                       192.43


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.98       0.98 r
  U1459/Y (INVX2TS)                        0.13       1.11 f
  U1461/Y (INVX2TS)                        0.09       1.20 r
  U2960/Y (AO22XLTS)                       0.35       1.55 r
  u_cmem/A[2] (SP_CMEM)                    0.00       1.55 r
  data arrival time                                   1.55

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.98     194.02
  data required time                                194.02
  -----------------------------------------------------------
  data required time                                194.02
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       192.47


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.98       0.98 r
  U1459/Y (INVX2TS)                        0.13       1.11 f
  U1460/Y (INVX2TS)                        0.09       1.20 r
  U2958/Y (AO22XLTS)                       0.35       1.55 r
  u_cmem/A[0] (SP_CMEM)                    0.00       1.55 r
  data arrival time                                   1.55

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.98     194.02
  data required time                                194.02
  -----------------------------------------------------------
  data required time                                194.02
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       192.47


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3191/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3199/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_11_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_11_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3139/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_27_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_27_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3145/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_17_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_17_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U1916/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3151/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_20_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_20_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3100/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3158/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_19_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_19_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3100/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3164/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_18_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_18_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3100/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3170/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_13_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_13_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3176/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3177/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_16_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_16_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3176/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3185/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_15_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_15_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3191/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3192/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_14_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_14_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3191/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3205/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_10_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_10_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3183/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3211/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_12_/D (DFFNSRX1TS)       0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_12_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3183/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3217/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_7_/D (DFFNSRX1TS)        0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_7_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3183/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3223/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_6_/D (DFFNSRX1TS)        0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_6_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U3157/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3176/Y (CLKBUFX2TS)                     0.24       1.35 f
  U3266/Y (AO22XLTS)                       0.48       1.83 f
  alumux_dly3_reg_8_/D (DFFNSRX1TS)        0.00       1.83 f
  data arrival time                                   1.83

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_8_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       192.67


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3120/Y (CLKBUFX2TS)                     0.22       1.33 f
  U3121/Y (AO22XLTS)                       0.47       1.81 f
  alumux_dly3_reg_23_/D (DFFNSRX1TS)       0.00       1.81 f
  data arrival time                                   1.81

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_23_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                       192.69


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3120/Y (CLKBUFX2TS)                     0.22       1.33 f
  U3124/Y (AO22XLTS)                       0.47       1.81 f
  alumux_dly3_reg_24_/D (DFFNSRX1TS)       0.00       1.81 f
  data arrival time                                   1.81

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_24_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                       192.69


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3120/Y (CLKBUFX2TS)                     0.22       1.33 f
  U3129/Y (AO22XLTS)                       0.47       1.81 f
  alumux_dly3_reg_25_/D (DFFNSRX1TS)       0.00       1.81 f
  data arrival time                                   1.81

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_25_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                       192.69


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.75       0.75 r
  U1768/Y (INVX2TS)                        0.15       0.90 f
  U1915/Y (CLKBUFX2TS)                     0.21       1.11 f
  U3120/Y (CLKBUFX2TS)                     0.22       1.33 f
  U3135/Y (AO22XLTS)                       0.47       1.81 f
  alumux_dly3_reg_26_/D (DFFNSRX1TS)       0.00       1.81 f
  data arrival time                                   1.81

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_26_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                       192.69


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3100/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3101/Y (INVX2TS)                        0.08       1.37 f
  U3102/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_28_/D (DFFNSRX1TS)       0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_28_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U3157/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3176/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3227/Y (INVX2TS)                        0.08       1.37 f
  U3228/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_5_/D (DFFNSRX1TS)        0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U3157/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3176/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3227/Y (INVX2TS)                        0.08       1.37 f
  U3233/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_4_/D (DFFNSRX1TS)        0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U3157/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3176/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3227/Y (INVX2TS)                        0.08       1.37 f
  U3239/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_3_/D (DFFNSRX1TS)        0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U3157/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3176/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3227/Y (INVX2TS)                        0.08       1.37 f
  U3245/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_2_/D (DFFNSRX1TS)        0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3100/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3101/Y (INVX2TS)                        0.08       1.37 f
  U3250/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_1_/D (DFFNSRX1TS)        0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3100/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3101/Y (INVX2TS)                        0.08       1.37 f
  U3255/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_9_/D (DFFNSRX1TS)        0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_9_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U3100/Y (CLKBUFX2TS)                     0.19       1.29 r
  U3101/Y (INVX2TS)                        0.08       1.37 f
  U3261/Y (AO22XLTS)                       0.38       1.75 f
  alumux_dly3_reg_0_/D (DFFNSRX1TS)        0.00       1.75 f
  data arrival time                                   1.75

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                       192.75


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.96       0.96 r
  U2124/Y (CLKBUFX2TS)                     0.28       1.24 r
  U3108/Y (INVX2TS)                        0.08       1.33 f
  U3109/Y (AO22XLTS)                       0.38       1.71 f
  alumux_dly3_reg_21_/D (DFFNSRX1TS)       0.00       1.71 f
  data arrival time                                   1.71

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_21_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                       192.79


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly3_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/QN (DFFRXLTS)                0.96       0.96 r
  U1914/Y (CLKBUFX2TS)                     0.27       1.23 r
  U3114/Y (INVX2TS)                        0.08       1.31 f
  U3115/Y (AO22XLTS)                       0.38       1.69 f
  alumux_dly3_reg_22_/D (DFFNSRX1TS)       0.00       1.69 f
  data arrival time                                   1.69

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  alumux_dly3_reg_22_/CKN (DFFNSRX1TS)     0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                       192.80


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.94       0.94 r
  U2150/Y (AOI22X1TS)                      0.27       1.21 f
  U2151/Y (OAI211XLTS)                     0.24       1.45 r
  U2152/Y (INVX2TS)                        0.17       1.62 f
  regf_addr_r_reg_1_/D (DFFNSRX1TS)        0.00       1.62 f
  data arrival time                                   1.62

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                       192.89


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.94       0.94 r
  U2150/Y (AOI22X1TS)                      0.27       1.21 f
  U2569/Y (OAI211XLTS)                     0.22       1.43 r
  U2570/Y (INVX2TS)                        0.17       1.60 f
  regf_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       1.60 f
  data arrival time                                   1.60

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                       192.91


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.94       0.94 r
  U2150/Y (AOI22X1TS)                      0.27       1.21 f
  U2956/Y (OAI21XLTS)                      0.19       1.39 r
  U2957/Y (AOI21X1TS)                      0.14       1.54 f
  regf_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       1.54 f
  data arrival time                                   1.54

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                       192.97


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.94       0.94 r
  U2150/Y (AOI22X1TS)                      0.27       1.21 f
  U2156/Y (INVX2TS)                        0.14       1.35 r
  U2157/Y (AOI211XLTS)                     0.08       1.43 f
  regf_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       1.43 f
  data arrival time                                   1.43

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                       193.07


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.94       0.94 r
  U2150/Y (AOI22X1TS)                      0.27       1.21 f
  U2156/Y (INVX2TS)                        0.14       1.35 r
  U2571/Y (AOI211XLTS)                     0.08       1.43 f
  regf_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       1.43 f
  data arrival time                                   1.43

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.50     194.50
  data required time                                194.50
  -----------------------------------------------------------
  data required time                                194.50
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                       193.07


  Startpoint: cycle_acc_thru_dly1_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  cycle_acc_thru_dly1_r_reg/CKN (DFFNSRX1TS)              0.00     195.00 f
  cycle_acc_thru_dly1_r_reg/Q (DFFNSRX1TS)                0.63     195.63 f
  U2161/Y (NOR2XLTS)                                      0.33     195.96 r
  U2162/Y (INVX2TS)                                       0.22     196.18 f
  u_dmem/CEN (SP_DMEM)                                    0.00     196.18 f
  data arrival time                                                196.18

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_dmem/CLK (SP_DMEM)                                    0.00     390.00 r
  library setup time                                     -0.73     389.27
  data required time                                               389.27
  --------------------------------------------------------------------------
  data required time                                               389.27
  data arrival time                                               -196.18
  --------------------------------------------------------------------------
  slack (MET)                                                      193.09


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00       0.00 r
  first_cycle_r_reg/QN (DFFSX1TS)          0.98       0.98 r
  U1459/Y (INVX2TS)                        0.13       1.11 f
  U3058/Y (NAND2X1TS)                      0.20       1.31 r
  u_cmem/WEN (SP_CMEM)                     0.00       1.31 r
  data arrival time                                   1.31

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.60     194.40
  data required time                                194.40
  -----------------------------------------------------------
  data required time                                194.40
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                       193.09


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_3_/QN (DFFRXLTS)                0.94       0.94 r
  U2150/Y (AOI22X1TS)                      0.27       1.21 f
  U2156/Y (INVX2TS)                        0.14       1.35 r
  U2706/Y (NOR2XLTS)                       0.08       1.42 f
  regf_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       1.42 f
  data arrival time                                   1.42

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  library setup time                      -0.48     194.52
  data required time                                194.52
  -----------------------------------------------------------
  data required time                                194.52
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       193.10


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_dmem/A[4] (SP_DMEM)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.97     389.03
  data required time                                389.03
  -----------------------------------------------------------
  data required time                                389.03
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.10


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX1TS)        0.94     195.94 r
  u_regf/A[1] (SP_REGF)                    0.00     195.94 r
  data arrival time                                 195.94

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.94     389.06
  data required time                                389.06
  -----------------------------------------------------------
  data required time                                389.06
  data arrival time                                -195.94
  -----------------------------------------------------------
  slack (MET)                                       193.12


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.92     195.92 r
  u_dmem/A[3] (SP_DMEM)                    0.00     195.92 r
  data arrival time                                 195.92

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.95     389.05
  data required time                                389.05
  -----------------------------------------------------------
  data required time                                389.05
  data arrival time                                -195.92
  -----------------------------------------------------------
  slack (MET)                                       193.13


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.92     195.92 r
  u_dmem/A[1] (SP_DMEM)                    0.00     195.92 r
  data arrival time                                 195.92

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.95     389.05
  data required time                                389.05
  -----------------------------------------------------------
  data required time                                389.05
  data arrival time                                -195.92
  -----------------------------------------------------------
  slack (MET)                                       193.14


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98     195.98 f
  U1629/Y (INVX2TS)                        0.11     196.09 r
  u_regf/A[0] (SP_REGF)                    0.00     196.09 r
  data arrival time                                 196.09

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                -196.09
  -----------------------------------------------------------
  slack (MET)                                       193.15


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.93     195.93 r
  u_regf/A[5] (SP_REGF)                    0.00     195.93 r
  data arrival time                                 195.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.92     389.08
  data required time                                389.08
  -----------------------------------------------------------
  data required time                                389.08
  data arrival time                                -195.93
  -----------------------------------------------------------
  slack (MET)                                       193.16


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.92     195.92 r
  u_regf/A[3] (SP_REGF)                    0.00     195.92 r
  data arrival time                                 195.92

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.91     389.09
  data required time                                389.09
  -----------------------------------------------------------
  data required time                                389.09
  data arrival time                                -195.92
  -----------------------------------------------------------
  slack (MET)                                       193.16


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.91     195.91 r
  u_dmem/A[5] (SP_DMEM)                    0.00     195.91 r
  data arrival time                                 195.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.93     389.07
  data required time                                389.07
  -----------------------------------------------------------
  data required time                                389.07
  data arrival time                                -195.91
  -----------------------------------------------------------
  slack (MET)                                       193.16


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.88     195.88 r
  u_dmem/A[0] (SP_DMEM)                    0.00     195.88 r
  data arrival time                                 195.88

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.89     389.11
  data required time                                389.11
  -----------------------------------------------------------
  data required time                                389.11
  data arrival time                                -195.88
  -----------------------------------------------------------
  slack (MET)                                       193.23


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  dmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.88     195.88 r
  u_dmem/A[2] (SP_DMEM)                    0.00     195.88 r
  data arrival time                                 195.88

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.89     389.11
  data required time                                389.11
  -----------------------------------------------------------
  data required time                                389.11
  data arrival time                                -195.88
  -----------------------------------------------------------
  slack (MET)                                       193.23


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_2_/Q (DFFNSRX1TS)        0.90     195.90 r
  u_regf/A[2] (SP_REGF)                    0.00     195.90 r
  data arrival time                                 195.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.87     389.13
  data required time                                389.13
  -----------------------------------------------------------
  data required time                                389.13
  data arrival time                                -195.90
  -----------------------------------------------------------
  slack (MET)                                       193.23


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     195.00 f
  regf_addr_r_reg_4_/Q (DFFNSRX1TS)        0.88     195.88 r
  u_regf/A[4] (SP_REGF)                    0.00     195.88 r
  data arrival time                                 195.88

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                -195.88
  -----------------------------------------------------------
  slack (MET)                                       193.27


  Startpoint: ss_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_15_/CK (DFFRXLTS)               0.00       0.00 r
  ss_r_reg_15_/QN (DFFRXLTS)               1.00       1.00 r
  U2705/Y (NOR2XLTS)                       0.17       1.17 f
  dmem_wr_r_reg/D (DFFNSRX1TS)             0.00       1.17 f
  data arrival time                                   1.17

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                       193.34


  Startpoint: regf_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  regf_wr_r_reg/QN (DFFNSRX1TS)            1.06     196.06 f
  u_regf/WEN (SP_REGF)                     0.00     196.06 f
  data arrival time                                 196.06

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.59     389.41
  data required time                                389.41
  -----------------------------------------------------------
  data required time                                389.41
  data arrival time                                -196.06
  -----------------------------------------------------------
  slack (MET)                                       193.36


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  dmem_wr_r_reg/QN (DFFNSRX1TS)            1.04     196.04 f
  u_dmem/WEN (SP_DMEM)                     0.00     196.04 f
  data arrival time                                 196.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_dmem/CLK (SP_DMEM)                     0.00     390.00 r
  library setup time                      -0.58     389.42
  data required time                                389.42
  -----------------------------------------------------------
  data required time                                389.42
  data arrival time                                -196.04
  -----------------------------------------------------------
  slack (MET)                                       193.38


  Startpoint: ss_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_2_/QN (DFFRXLTS)                0.97       0.97 r
  U2704/Y (NOR2XLTS)                       0.16       1.13 f
  regf_wr_r_reg/D (DFFNSRX1TS)             0.00       1.13 f
  data arrival time                                   1.13

  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  regf_wr_r_reg/CKN (DFFNSRX1TS)           0.00     195.00 f
  library setup time                      -0.49     194.51
  data required time                                194.51
  -----------------------------------------------------------
  data required time                                194.51
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                       193.38


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_acc_thru_dly1_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                               0.00       0.00 r
  ss_r_reg_3_/Q (DFFRXLTS)                                0.85       0.85 f
  U1451/Y (INVX2TS)                                       0.15       1.00 r
  U1452/Y (INVX2TS)                                       0.08       1.07 f
  cycle_acc_thru_dly1_r_reg/D (DFFNSRX1TS)                0.00       1.07 f
  data arrival time                                                  1.07

  clock clk (fall edge)                                 195.00     195.00
  clock network delay (ideal)                             0.00     195.00
  cycle_acc_thru_dly1_r_reg/CKN (DFFNSRX1TS)              0.00     195.00 f
  library setup time                                     -0.48     194.52
  data required time                                               194.52
  --------------------------------------------------------------------------
  data required time                                               194.52
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                      193.45


  Startpoint: cin[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[0] (in)                              0.02       0.07 f
  u_cmem/D[0] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[10] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[10] (in)                             0.02       0.07 f
  u_cmem/D[10] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[12] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[12] (in)                             0.02       0.07 f
  u_cmem/D[11] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[13] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[13] (in)                             0.02       0.07 f
  u_cmem/D[12] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[14] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[14] (in)                             0.02       0.07 f
  u_cmem/D[13] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[15] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[15] (in)                             0.02       0.07 f
  u_cmem/D[14] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[16] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[16] (in)                             0.02       0.07 f
  u_cmem/D[15] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[1] (in)                              0.02       0.07 f
  u_cmem/D[1] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[2] (in)                              0.02       0.07 f
  u_cmem/D[2] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[3] (in)                              0.02       0.07 f
  u_cmem/D[3] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[4] (in)                              0.02       0.07 f
  u_cmem/D[4] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[5] (in)                              0.02       0.07 f
  u_cmem/D[5] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[6] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[6] (in)                              0.02       0.07 f
  u_cmem/D[6] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[7] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[7] (in)                              0.02       0.07 f
  u_cmem/D[7] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[8] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[8] (in)                              0.02       0.07 f
  u_cmem/D[8] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: cin[9] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[9] (in)                              0.02       0.07 f
  u_cmem/D[9] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk' (rise edge)                 195.00     195.00
  clock network delay (ideal)              0.00     195.00
  u_cmem/CLK (SP_CMEM)                     0.00     195.00 r
  library setup time                      -0.34     194.66
  data required time                                194.66
  -----------------------------------------------------------
  data required time                                194.66
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       194.59


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.98 f
  intadd_0_U2/S (CMPR32X2TS)                              0.48       8.46 f
  u_fpalu_s3_ps0_r_reg_16_/D (DFFQX1TS)                   0.00       8.46 f
  data arrival time                                                  8.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_16_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -8.46
  --------------------------------------------------------------------------
  slack (MET)                                                      381.20


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)                             0.48       8.46 f
  u_fpalu_s3_ps0_r_reg_18_/D (DFFQX1TS)                   0.00       8.46 f
  data arrival time                                                  8.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_18_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -8.46
  --------------------------------------------------------------------------
  slack (MET)                                                      381.21


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)                             0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)                             0.48       8.46 f
  U2140/Y (INVX2TS)                                       0.08       8.54 r
  u_fpalu_s3_ps0_r_reg_17_/D (DFFQX1TS)                   0.00       8.54 r
  data arrival time                                                  8.54

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_17_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.24     389.76
  data required time                                               389.76
  --------------------------------------------------------------------------
  data required time                                               389.76
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      381.22


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_2_U2/CO (CMPR32X2TS)                             0.45       7.48 f
  U2563/Y (XOR2XLTS)                                      0.32       7.80 r
  U2564/Y (XOR2XLTS)                                      0.41       8.21 r
  u_fpalu_s3_ps1_r_reg_15_/D (DFFQX1TS)                   0.00       8.21 r
  data arrival time                                                  8.21

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                      381.43


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)                             0.47       7.50 f
  intadd_0_U3/S (CMPR32X2TS)                              0.48       7.98 f
  u_fpalu_s3_ps0_r_reg_15_/D (DFFQX1TS)                   0.00       7.98 f
  data arrival time                                                  7.98

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                      381.68


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_0_U4/S (CMPR32X2TS)                              0.48       7.51 f
  u_fpalu_s3_ps0_r_reg_14_/D (DFFQX1TS)                   0.00       7.51 f
  data arrival time                                                  7.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                      382.15


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_2_U3/CO (CMPR32X2TS)                             0.47       7.03 f
  intadd_2_U2/S (CMPR32X2TS)                              0.48       7.51 f
  u_fpalu_s3_ps1_r_reg_14_/D (DFFQX1TS)                   0.00       7.51 f
  data arrival time                                                  7.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                      382.15


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_2_U4/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_2_U3/S (CMPR32X2TS)                              0.48       7.04 f
  u_fpalu_s3_ps1_r_reg_13_/D (DFFQX1TS)                   0.00       7.04 f
  data arrival time                                                  7.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.04
  --------------------------------------------------------------------------
  slack (MET)                                                      382.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)                             0.47       6.56 f
  intadd_0_U5/S (CMPR32X2TS)                              0.48       7.04 f
  u_fpalu_s3_ps0_r_reg_13_/D (DFFQX1TS)                   0.00       7.04 f
  data arrival time                                                  7.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -7.04
  --------------------------------------------------------------------------
  slack (MET)                                                      382.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_2_U4/S (CMPR32X2TS)                              0.48       6.56 f
  u_fpalu_s3_ps1_r_reg_12_/D (DFFQX1TS)                   0.00       6.56 f
  data arrival time                                                  6.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      383.10


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)                             0.47       6.08 f
  intadd_0_U6/S (CMPR32X2TS)                              0.48       6.56 f
  u_fpalu_s3_ps0_r_reg_12_/D (DFFQX1TS)                   0.00       6.56 f
  data arrival time                                                  6.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      383.10


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/CO (CMPR32X2TS)                 0.47       4.62 f
  DP_OP_251J1_125_6083_U3/CO (CMPR32X2TS)                 0.45       5.07 f
  U1359/Y (XOR2XLTS)                                      0.31       5.38 r
  U2191/Y (NOR2BX1TS)                                     0.55       5.93 r
  u_regf/D[27] (SP_REGF)                                  0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.59     389.41
  data required time                                               389.41
  --------------------------------------------------------------------------
  data required time                                               389.41
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                      383.48


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_2_U5/S (CMPR32X2TS)                              0.48       6.09 f
  u_fpalu_s3_ps1_r_reg_11_/D (DFFQX1TS)                   0.00       6.09 f
  data arrival time                                                  6.09

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                      383.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)                             0.47       5.61 f
  intadd_0_U7/S (CMPR32X2TS)                              0.48       6.09 f
  u_fpalu_s3_ps0_r_reg_11_/D (DFFQX1TS)                   0.00       6.09 f
  data arrival time                                                  6.09

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                      383.57


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2107/Y (NOR3XLTS)                       0.18       4.54 f
  U2108/Y (NAND3XLTS)                      0.27       4.81 r
  U2558/Y (OAI211XLTS)                     0.31       5.11 f
  U2559/Y (NOR2XLTS)                       0.49       5.60 r
  U2561/Y (OAI32X1TS)                      0.31       5.91 f
  cycle_cnt_r_reg_6_/D (DFFSX1TS)          0.00       5.91 f
  data arrival time                                   5.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_6_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -5.91
  -----------------------------------------------------------
  slack (MET)                                       383.72


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2107/Y (NOR3XLTS)                       0.18       4.54 f
  U2108/Y (NAND3XLTS)                      0.27       4.81 r
  U2558/Y (OAI211XLTS)                     0.31       5.11 f
  U2559/Y (NOR2XLTS)                       0.49       5.60 r
  U3078/Y (OAI22X1TS)                      0.26       5.86 f
  cycle_cnt_r_reg_7_/D (DFFRXLTS)          0.00       5.86 f
  data arrival time                                   5.86

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_7_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.41     389.59
  data required time                                389.59
  -----------------------------------------------------------
  data required time                                389.59
  data arrival time                                  -5.86
  -----------------------------------------------------------
  slack (MET)                                       383.73


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1726/Y (INVX2TS)                        0.12       5.34 f
  U3067/Y (AO22XLTS)                       0.39       5.73 f
  ss_r_reg_6_/D (DFFRXLTS)                 0.00       5.73 f
  data arrival time                                   5.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_6_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.73
  -----------------------------------------------------------
  slack (MET)                                       383.87


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/CO (CMPR32X2TS)                 0.47       4.62 f
  DP_OP_251J1_125_6083_U3/S (CMPR32X2TS)                  0.42       5.04 r
  U2184/Y (NOR2BX1TS)                                     0.46       5.50 r
  u_regf/D[26] (SP_REGF)                                  0.00       5.50 r
  data arrival time                                                  5.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.62     389.38
  data required time                                               389.38
  --------------------------------------------------------------------------
  data required time                                               389.38
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                      383.88


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2094/Y (OR4X2TS)                        0.50       3.29 f
  U2095/Y (NOR4XLTS)                       0.60       3.89 r
  U2100/Y (NOR2XLTS)                       0.37       4.26 f
  U2102/Y (OAI22X1TS)                      0.23       4.49 r
  U1640/Y (AOI211XLTS)                     0.21       4.70 f
  U2109/Y (OAI21XLTS)                      0.46       5.16 r
  U2112/Y (OAI21XLTS)                      0.28       5.45 f
  U2113/Y (OAI31X1TS)                      0.11       5.55 r
  cycle_cnt_r_reg_4_/D (DFFRXLTS)          0.00       5.55 r
  data arrival time                                   5.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_4_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.55
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1728/Y (INVX2TS)                        0.12       5.35 f
  U1603/Y (INVX2TS)                        0.10       5.45 r
  U3072/Y (AOI32X1TS)                      0.16       5.61 f
  ss_r_reg_11_/D (DFFRXLTS)                0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_11_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1727/Y (INVX2TS)                        0.12       5.35 f
  U1602/Y (INVX2TS)                        0.10       5.45 r
  U3061/Y (AOI32X1TS)                      0.16       5.61 f
  ss_r_reg_2_/D (DFFRXLTS)                 0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_2_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1727/Y (INVX2TS)                        0.12       5.35 f
  U1602/Y (INVX2TS)                        0.10       5.45 r
  U3071/Y (AOI32X1TS)                      0.16       5.61 f
  ss_r_reg_10_/D (DFFRXLTS)                0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_10_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1728/Y (INVX2TS)                        0.12       5.35 f
  U1603/Y (INVX2TS)                        0.10       5.45 r
  U3063/Y (AOI32X1TS)                      0.16       5.61 f
  ss_r_reg_3_/D (DFFRXLTS)                 0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_3_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1727/Y (INVX2TS)                        0.12       5.35 f
  U1602/Y (INVX2TS)                        0.10       5.45 r
  U2129/Y (OAI211XLTS)                     0.16       5.61 f
  ss_r_reg_12_/D (DFFRXLTS)                0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_12_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1728/Y (INVX2TS)                        0.12       5.35 f
  U1603/Y (INVX2TS)                        0.10       5.45 r
  U2699/Y (OAI211XLTS)                     0.16       5.61 f
  ss_r_reg_1_/D (DFFRXLTS)                 0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_1_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       383.99


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1726/Y (INVX2TS)                        0.12       5.34 f
  U1601/Y (INVX2TS)                        0.09       5.44 r
  U3066/Y (AOI32X1TS)                      0.16       5.59 f
  ss_r_reg_5_/D (DFFRXLTS)                 0.00       5.59 f
  data arrival time                                   5.59

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.59
  -----------------------------------------------------------
  slack (MET)                                       384.01


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/CO (CMPR32X2TS)                 0.47       4.62 f
  DP_OP_251J1_125_6083_U3/CO (CMPR32X2TS)                 0.45       5.07 f
  U1359/Y (XOR2XLTS)                                      0.31       5.38 r
  U2191/Y (NOR2BX1TS)                                     0.55       5.93 r
  dout_29i[27] (out)                                      0.00       5.93 r
  data arrival time                                                  5.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                      384.02


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1726/Y (INVX2TS)                        0.12       5.34 f
  U1601/Y (INVX2TS)                        0.09       5.44 r
  U3069/Y (AOI22X1TS)                      0.13       5.57 f
  ss_r_reg_9_/D (DFFRXLTS)                 0.00       5.57 f
  data arrival time                                   5.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_9_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.40     389.60
  data required time                                389.60
  -----------------------------------------------------------
  data required time                                389.60
  data arrival time                                  -5.57
  -----------------------------------------------------------
  slack (MET)                                       384.03


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1727/Y (INVX2TS)                        0.12       5.35 f
  U1602/Y (INVX2TS)                        0.10       5.45 r
  U3075/Y (AOI32X1TS)                      0.16       5.61 f
  ss_r_reg_14_/D (DFFSX1TS)                0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_14_/CK (DFFSX1TS)               0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       384.03


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1728/Y (INVX2TS)                        0.12       5.35 f
  U1603/Y (INVX2TS)                        0.10       5.45 r
  U3074/Y (AOI32X1TS)                      0.16       5.61 f
  ss_r_reg_13_/D (DFFSX1TS)                0.00       5.61 f
  data arrival time                                   5.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_13_/CK (DFFSX1TS)               0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -5.61
  -----------------------------------------------------------
  slack (MET)                                       384.03


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_2_U6/S (CMPR32X2TS)                              0.48       5.62 f
  u_fpalu_s3_ps1_r_reg_10_/D (DFFQX1TS)                   0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                      384.04


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)                             0.47       5.14 f
  intadd_0_U8/S (CMPR32X2TS)                              0.48       5.62 f
  u_fpalu_s3_ps0_r_reg_10_/D (DFFQX1TS)                   0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                      384.04


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1726/Y (INVX2TS)                        0.12       5.34 f
  U3064/Y (AOI32X1TS)                      0.15       5.49 r
  ss_r_reg_4_/D (DFFRXLTS)                 0.00       5.49 r
  data arrival time                                   5.49

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_4_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.49
  -----------------------------------------------------------
  slack (MET)                                       384.04


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1725/Y (INVX2TS)                        0.11       5.33 f
  U1354/Y (AOI32X1TS)                      0.15       5.48 r
  ss_r_reg_15_/D (DFFRXLTS)                0.00       5.48 r
  data arrival time                                   5.48

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_15_/CK (DFFRXLTS)               0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.48
  -----------------------------------------------------------
  slack (MET)                                       384.06


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1726/Y (INVX2TS)                        0.12       5.34 f
  U1601/Y (INVX2TS)                        0.09       5.44 r
  U2128/Y (OAI21XLTS)                      0.11       5.55 f
  ss_r_reg_8_/D (DFFRXLTS)                 0.00       5.55 f
  data arrival time                                   5.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_8_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.39     389.61
  data required time                                389.61
  -----------------------------------------------------------
  data required time                                389.61
  data arrival time                                  -5.55
  -----------------------------------------------------------
  slack (MET)                                       384.06


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2094/Y (OR4X2TS)                        0.50       3.29 f
  U2095/Y (NOR4XLTS)                       0.60       3.89 r
  U2100/Y (NOR2XLTS)                       0.37       4.26 f
  U2102/Y (OAI22X1TS)                      0.23       4.49 r
  U1640/Y (AOI211XLTS)                     0.21       4.70 f
  U2555/Y (INVX2TS)                        0.20       4.90 r
  U2556/Y (NAND2X1TS)                      0.14       5.04 f
  U2700/Y (NAND2X1TS)                      0.16       5.21 r
  U2701/Y (AOI21X1TS)                      0.11       5.32 f
  U1795/Y (OAI32X1TS)                      0.14       5.46 r
  cycle_cnt_r_reg_2_/D (DFFRXLTS)          0.00       5.46 r
  data arrival time                                   5.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_2_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.48     389.52
  data required time                                389.52
  -----------------------------------------------------------
  data required time                                389.52
  data arrival time                                  -5.46
  -----------------------------------------------------------
  slack (MET)                                       384.06


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1724/Y (INVX2TS)                        0.20       5.22 r
  U1725/Y (INVX2TS)                        0.11       5.33 f
  U3068/Y (AOI22X1TS)                      0.13       5.46 r
  ss_r_reg_7_/D (DFFRXLTS)                 0.00       5.46 r
  data arrival time                                   5.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_7_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.46     389.54
  data required time                                389.54
  -----------------------------------------------------------
  data required time                                389.54
  data arrival time                                  -5.46
  -----------------------------------------------------------
  slack (MET)                                       384.08


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2094/Y (OR4X2TS)                        0.50       3.29 f
  U2095/Y (NOR4XLTS)                       0.60       3.89 r
  U2100/Y (NOR2XLTS)                       0.37       4.26 f
  U2102/Y (OAI22X1TS)                      0.23       4.49 r
  U1640/Y (AOI211XLTS)                     0.21       4.70 f
  U2555/Y (INVX2TS)                        0.20       4.90 r
  U2556/Y (NAND2X1TS)                      0.14       5.04 f
  U2700/Y (NAND2X1TS)                      0.16       5.21 r
  U2702/Y (INVX2TS)                        0.10       5.30 f
  U2703/Y (OAI32X1TS)                      0.11       5.42 r
  cycle_cnt_r_reg_1_/D (DFFRXLTS)          0.00       5.42 r
  data arrival time                                   5.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_1_/CK (DFFRXLTS)         0.00     390.00 r
  library setup time                      -0.48     389.52
  data required time                                389.52
  -----------------------------------------------------------
  data required time                                389.52
  data arrival time                                  -5.42
  -----------------------------------------------------------
  slack (MET)                                       384.10


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2094/Y (OR4X2TS)                        0.50       3.29 f
  U2095/Y (NOR4XLTS)                       0.60       3.89 r
  U2100/Y (NOR2XLTS)                       0.37       4.26 f
  U2102/Y (OAI22X1TS)                      0.23       4.49 r
  U1640/Y (AOI211XLTS)                     0.21       4.70 f
  U2558/Y (OAI211XLTS)                     0.51       5.21 r
  U3076/Y (INVX2TS)                        0.20       5.41 f
  U3077/Y (AOI21X1TS)                      0.13       5.55 r
  cycle_cnt_r_reg_5_/D (DFFSX1TS)          0.00       5.55 r
  data arrival time                                   5.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_5_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -5.55
  -----------------------------------------------------------
  slack (MET)                                       384.14


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2094/Y (OR4X2TS)                        0.50       3.29 f
  U2095/Y (NOR4XLTS)                       0.60       3.89 r
  U2100/Y (NOR2XLTS)                       0.37       4.26 f
  U2102/Y (OAI22X1TS)                      0.23       4.49 r
  U1640/Y (AOI211XLTS)                     0.21       4.70 f
  U2109/Y (OAI21XLTS)                      0.46       5.16 r
  U2110/Y (INVX2TS)                        0.19       5.35 f
  U2111/Y (OAI32X1TS)                      0.13       5.49 r
  cycle_cnt_r_reg_3_/D (DFFSX1TS)          0.00       5.49 r
  data arrival time                                   5.49

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_3_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.35     389.65
  data required time                                389.65
  -----------------------------------------------------------
  data required time                                389.65
  data arrival time                                  -5.49
  -----------------------------------------------------------
  slack (MET)                                       384.17


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2052/Y (NAND3XLTS)                      0.23       3.36 f
  U2053/Y (NOR2XLTS)                       0.30       3.66 r
  U2054/Y (NAND4XLTS)                      0.36       4.02 f
  U2062/Y (NAND3XLTS)                      0.34       4.36 r
  U2121/Y (INVX2TS)                        0.14       4.50 f
  U2126/Y (OAI211XLTS)                     0.29       4.79 r
  U1372/Y (AOI211XLTS)                     0.24       5.02 f
  U1600/Y (INVX2TS)                        0.17       5.20 r
  U2127/Y (OAI21XLTS)                      0.12       5.32 f
  ss_r_reg_0_/D (DFFRXLTS)                 0.00       5.32 f
  data arrival time                                   5.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  ss_r_reg_0_/CK (DFFRXLTS)                0.00     390.00 r
  library setup time                      -0.39     389.61
  data required time                                389.61
  -----------------------------------------------------------
  data required time                                389.61
  data arrival time                                  -5.32
  -----------------------------------------------------------
  slack (MET)                                       384.29


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/S (CMPR32X2TS)                  0.42       4.57 r
  U2174/Y (NOR2BX1TS)                                     0.46       5.03 r
  u_regf/D[25] (SP_REGF)                                  0.00       5.03 r
  data arrival time                                                  5.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.62     389.38
  data required time                                               389.38
  --------------------------------------------------------------------------
  data required time                                               389.38
  data arrival time                                                 -5.03
  --------------------------------------------------------------------------
  slack (MET)                                                      384.35


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/CO (CMPR32X2TS)                 0.47       4.62 f
  DP_OP_251J1_125_6083_U3/S (CMPR32X2TS)                  0.42       5.04 r
  U2184/Y (NOR2BX1TS)                                     0.46       5.50 r
  dout_29i[26] (out)                                      0.00       5.50 r
  data arrival time                                                  5.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                      384.45


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2094/Y (OR4X2TS)                        0.50       3.29 f
  U2095/Y (NOR4XLTS)                       0.60       3.89 r
  U2100/Y (NOR2XLTS)                       0.37       4.26 f
  U2102/Y (OAI22X1TS)                      0.23       4.49 r
  U1640/Y (AOI211XLTS)                     0.21       4.70 f
  U2555/Y (INVX2TS)                        0.20       4.90 r
  U2556/Y (NAND2X1TS)                      0.14       5.04 f
  U1796/Y (OAI21XLTS)                      0.12       5.16 r
  cycle_cnt_r_reg_0_/D (DFFSX1TS)          0.00       5.16 r
  data arrival time                                   5.16

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  cycle_cnt_r_reg_0_/CK (DFFSX1TS)         0.00     390.00 r
  library setup time                      -0.35     389.65
  data required time                                389.65
  -----------------------------------------------------------
  data required time                                389.65
  data arrival time                                  -5.16
  -----------------------------------------------------------
  slack (MET)                                       384.49


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)                             0.47       4.66 f
  intadd_2_U7/S (CMPR32X2TS)                              0.48       5.15 f
  u_fpalu_s3_ps1_r_reg_9_/D (DFFQX1TS)                    0.00       5.15 f
  data arrival time                                                  5.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                      384.52


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)                            0.47       4.66 f
  intadd_0_U9/S (CMPR32X2TS)                              0.48       5.15 f
  u_fpalu_s3_ps0_r_reg_9_/D (DFFQX1TS)                    0.00       5.15 f
  data arrival time                                                  5.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                      384.52


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U1364/Y (AOI2BB2XLTS)                                   0.37       4.33 f
  U1833/Y (OAI211X1TS)                                    0.32       4.65 r
  u_regf/D[15] (SP_REGF)                                  0.00       4.65 r
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.67     389.33
  data required time                                               389.33
  --------------------------------------------------------------------------
  data required time                                               389.33
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      384.67


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2777/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2951/Y (INVX2TS)                                       0.07       4.22 f
  U2952/Y (AO21XLTS)                                      0.44       4.66 f
  U2954/Y (OAI22X1TS)                                     0.23       4.89 r
  U2955/Y (AOI21X1TS)                                     0.11       5.00 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/D (DFFQX1TS)          0.00       5.00 f
  data arrival time                                                  5.00

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                      384.68


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U2584/Y (OAI22X1TS)                                     0.16       4.11 r
  U1783/Y (AOI211XLTS)                                    0.13       4.25 f
  U2585/Y (OAI31X1TS)                                     0.27       4.51 r
  u_regf/D[19] (SP_REGF)                                  0.00       4.51 r
  data arrival time                                                  4.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.70     389.30
  data required time                                               389.30
  --------------------------------------------------------------------------
  data required time                                               389.30
  data arrival time                                                 -4.51
  --------------------------------------------------------------------------
  slack (MET)                                                      384.79


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/S (CMPR32X2TS)                  0.42       4.09 r
  U2163/Y (NOR2BX1TS)                                     0.46       4.56 r
  u_regf/D[24] (SP_REGF)                                  0.00       4.56 r
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.62     389.38
  data required time                                               389.38
  --------------------------------------------------------------------------
  data required time                                               389.38
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      384.82


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U1364/Y (AOI2BB2XLTS)                                   0.37       4.33 f
  U1833/Y (OAI211X1TS)                                    0.32       4.65 r
  U1834/Y (CLKBUFX2TS)                                    0.39       5.04 r
  dout_29i[15] (out)                                      0.00       5.04 r
  data arrival time                                                  5.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                      384.91


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/CO (CMPR32X2TS)                 0.47       4.14 f
  DP_OP_251J1_125_6083_U4/S (CMPR32X2TS)                  0.42       4.57 r
  U2174/Y (NOR2BX1TS)                                     0.46       5.03 r
  dout_29i[25] (out)                                      0.00       5.03 r
  data arrival time                                                  5.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.03
  --------------------------------------------------------------------------
  slack (MET)                                                      384.92


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2808/Y (CLKBUFX2TS)                                    0.24       4.24 f
  U2834/Y (AO22XLTS)                                      0.48       4.72 f
  u_fpalu_s2_mmux_lhs_r_reg_11_/D (DFFQX1TS)              0.00       4.72 f
  data arrival time                                                  4.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                      384.95


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2808/Y (CLKBUFX2TS)                                    0.24       4.24 f
  U2836/Y (AO22XLTS)                                      0.48       4.72 f
  u_fpalu_s2_mmux_lhs_r_reg_13_/D (DFFQX1TS)              0.00       4.72 f
  data arrival time                                                  4.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                      384.95


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2780/Y (CLKBUFX2TS)                                    0.24       4.23 f
  U2835/Y (AO22XLTS)                                      0.48       4.72 f
  u_fpalu_s2_mmux_lhs_r_reg_12_/D (DFFQX1TS)              0.00       4.72 f
  data arrival time                                                  4.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                      384.95


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2780/Y (CLKBUFX2TS)                                    0.24       4.23 f
  U2837/Y (AO22XLTS)                                      0.48       4.72 f
  u_fpalu_s2_mmux_lhs_r_reg_14_/D (DFFQX1TS)              0.00       4.72 f
  data arrival time                                                  4.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                      384.95


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2780/Y (CLKBUFX2TS)                                    0.24       4.23 f
  U2839/Y (AO22XLTS)                                      0.48       4.72 f
  u_fpalu_s2_mmux_lhs_r_reg_15_/D (DFFQX1TS)              0.00       4.72 f
  data arrival time                                                  4.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.72
  --------------------------------------------------------------------------
  slack (MET)                                                      384.95


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2553/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2554/Y (INVX2TS)                                       0.12       4.40 r
  U2943/Y (AOI21X1TS)                                     0.07       4.47 f
  U2944/Y (XNOR2X1TS)                                     0.23       4.70 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D (DFFQX1TS)          0.00       4.70 f
  data arrival time                                                  4.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                      384.95


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1509/Y (INVX2TS)                                       0.15       3.84 r
  U2173/Y (AOI22X1TS)                                     0.13       3.97 f
  U1363/Y (NAND3XLTS)                                     0.42       4.39 r
  u_regf/D[20] (SP_REGF)                                  0.00       4.39 r
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.65     389.35
  data required time                                               389.35
  --------------------------------------------------------------------------
  data required time                                               389.35
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      384.96


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U2183/Y (AOI22X1TS)                                     0.13       3.97 f
  U1362/Y (NAND3XLTS)                                     0.42       4.39 r
  u_regf/D[21] (SP_REGF)                                  0.00       4.39 r
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.65     389.35
  data required time                                               389.35
  --------------------------------------------------------------------------
  data required time                                               389.35
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      384.96


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U2588/Y (OAI211X1TS)                                    0.44       4.40 r
  u_regf/D[17] (SP_REGF)                                  0.00       4.40 r
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      384.96


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U2580/Y (OAI211X1TS)                                    0.44       4.40 r
  u_regf/D[18] (SP_REGF)                                  0.00       4.40 r
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      384.96


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2841/Y (CLKBUFX2TS)                                    0.22       4.22 f
  U2843/Y (AO22XLTS)                                      0.47       4.69 f
  u_fpalu_s2_mmux_lhs_r_reg_18_/D (DFFQX1TS)              0.00       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2841/Y (CLKBUFX2TS)                                    0.22       4.22 f
  U2844/Y (AO22XLTS)                                      0.47       4.69 f
  u_fpalu_s2_mmux_lhs_r_reg_19_/D (DFFQX1TS)              0.00       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2841/Y (CLKBUFX2TS)                                    0.22       4.22 f
  U2845/Y (AO22XLTS)                                      0.47       4.69 f
  u_fpalu_s2_mmux_lhs_r_reg_20_/D (DFFQX1TS)              0.00       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2841/Y (CLKBUFX2TS)                                    0.22       4.22 f
  U2842/Y (AO22XLTS)                                      0.47       4.69 f
  u_fpalu_s2_mmux_lhs_r_reg_17_/D (DFFQX1TS)              0.00       4.69 f
  data arrival time                                                  4.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.69
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2801/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2802/Y (INVX2TS)                                       0.09       4.23 f
  U2819/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_21_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_21_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2804/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2805/Y (INVX2TS)                                       0.09       4.23 f
  U2818/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_20_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_20_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2804/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2805/Y (INVX2TS)                                       0.09       4.23 f
  U2816/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_18_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_18_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2801/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2802/Y (INVX2TS)                                       0.09       4.23 f
  U2807/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_13_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_13_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2801/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2802/Y (INVX2TS)                                       0.09       4.23 f
  U2814/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_16_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2804/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2805/Y (INVX2TS)                                       0.09       4.23 f
  U2809/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2801/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2802/Y (INVX2TS)                                       0.09       4.23 f
  U2803/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2776/Y (CLKBUFX2TS)                                    0.19       3.93 r
  U2804/Y (CLKBUFX2TS)                                    0.21       4.14 r
  U2805/Y (INVX2TS)                                       0.09       4.23 f
  U2806/Y (AO22XLTS)                                      0.45       4.68 f
  u_fpalu_s2_mmux_rhs_r_reg_12_/D (DFFQX1TS)              0.00       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                      384.98


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)                             0.47       4.19 f
  intadd_2_U8/S (CMPR32X2TS)                              0.48       4.67 f
  u_fpalu_s3_ps1_r_reg_8_/D (DFFQX1TS)                    0.00       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                      384.99


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)                            0.47       4.19 f
  intadd_0_U10/S (CMPR32X2TS)                             0.48       4.67 f
  u_fpalu_s3_ps0_r_reg_8_/D (DFFQX1TS)                    0.00       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                      384.99


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2778/Y (CLKBUFX2TS)                                    0.21       3.73 r
  U2779/Y (CLKBUFX2TS)                                    0.18       3.91 r
  U2780/Y (CLKBUFX2TS)                                    0.19       4.10 r
  U2781/Y (INVX2TS)                                       0.08       4.18 f
  U2949/Y (NOR2XLTS)                                      0.20       4.39 r
  U2950/Y (XNOR2X1TS)                                     0.27       4.66 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/D (DFFQX1TS)          0.00       4.66 f
  data arrival time                                                  4.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                      385.00


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2778/Y (CLKBUFX2TS)                                    0.21       3.73 r
  U2779/Y (CLKBUFX2TS)                                    0.18       3.91 r
  U2780/Y (CLKBUFX2TS)                                    0.19       4.10 r
  U2781/Y (INVX2TS)                                       0.08       4.18 f
  U2941/Y (NOR2XLTS)                                      0.20       4.39 r
  U2942/Y (XNOR2X1TS)                                     0.27       4.66 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/D (DFFQX1TS)          0.00       4.66 f
  data arrival time                                                  4.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                      385.00


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2552/Y (CLKBUFX2TS)                                    0.18       3.92 r
  U2810/Y (CLKBUFX2TS)                                    0.21       4.13 r
  U2811/Y (INVX2TS)                                       0.09       4.22 f
  U2815/Y (AO22XLTS)                                      0.45       4.67 f
  u_fpalu_s2_mmux_rhs_r_reg_17_/D (DFFQX1TS)              0.00       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_17_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                      385.00


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2552/Y (CLKBUFX2TS)                                    0.18       3.92 r
  U2810/Y (CLKBUFX2TS)                                    0.21       4.13 r
  U2811/Y (INVX2TS)                                       0.09       4.22 f
  U2817/Y (AO22XLTS)                                      0.45       4.67 f
  u_fpalu_s2_mmux_rhs_r_reg_19_/D (DFFQX1TS)              0.00       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_19_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                      385.00


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2552/Y (CLKBUFX2TS)                                    0.18       3.92 r
  U2810/Y (CLKBUFX2TS)                                    0.21       4.13 r
  U2811/Y (INVX2TS)                                       0.09       4.22 f
  U2812/Y (AO22XLTS)                                      0.45       4.67 f
  u_fpalu_s2_mmux_rhs_r_reg_15_/D (DFFQX1TS)              0.00       4.67 f
  data arrival time                                                  4.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_15_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.67
  --------------------------------------------------------------------------
  slack (MET)                                                      385.00


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1473/Y (INVX2TS)                                       0.10       3.70 f
  U1357/Y (AO22XLTS)                                      0.68       4.38 f
  u_regf/D[4] (SP_REGF)                                   0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.60     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.02


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1472/Y (INVX2TS)                                       0.10       3.70 f
  U1356/Y (AO22XLTS)                                      0.68       4.38 f
  u_regf/D[5] (SP_REGF)                                   0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.60     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.02


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1471/Y (INVX2TS)                                       0.09       3.70 f
  U1355/Y (AO22XLTS)                                      0.68       4.37 f
  u_regf/D[6] (SP_REGF)                                   0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.60     389.40
  data required time                                               389.40
  --------------------------------------------------------------------------
  data required time                                               389.40
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.03


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1844/Y (AOI22X1TS)                                     0.12       3.97 f
  U1849/Y (OAI211X1TS)                                    0.29       4.27 r
  u_regf/D[14] (SP_REGF)                                  0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.67     389.33
  data required time                                               389.33
  --------------------------------------------------------------------------
  data required time                                               389.33
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.06


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U1891/Y (AOI22X1TS)                                     0.14       3.98 f
  U1892/Y (OAI21X1TS)                                     0.30       4.27 r
  u_regf/D[8] (SP_REGF)                                   0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.66     389.34
  data required time                                               389.34
  --------------------------------------------------------------------------
  data required time                                               389.34
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.06


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1509/Y (INVX2TS)                                       0.15       3.84 r
  U1888/Y (AOI22X1TS)                                     0.14       3.98 f
  U1889/Y (OAI21X1TS)                                     0.30       4.27 r
  u_regf/D[9] (SP_REGF)                                   0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.66     389.34
  data required time                                               389.34
  --------------------------------------------------------------------------
  data required time                                               389.34
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.06


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2552/Y (CLKBUFX2TS)                                    0.18       3.92 r
  U2786/Y (CLKBUFX2TS)                                    0.21       4.13 r
  U2833/Y (INVX2TS)                                       0.09       4.22 f
  U2840/Y (AO22XLTS)                                      0.38       4.60 f
  u_fpalu_s2_mmux_lhs_r_reg_16_/D (DFFQX1TS)              0.00       4.60 f
  data arrival time                                                  4.60

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                      385.07


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  intadd_3_U5/CO (CMPR32X2TS)                             0.55       1.87 r
  intadd_3_U4/CO (CMPR32X2TS)                             0.41       2.28 r
  intadd_3_U3/CO (CMPR32X2TS)                             0.41       2.68 r
  intadd_3_U2/CO (CMPR32X2TS)                             0.42       3.10 r
  U2550/Y (OA22X1TS)                                      0.42       3.52 r
  U2551/Y (CLKBUFX2TS)                                    0.22       3.74 r
  U2552/Y (CLKBUFX2TS)                                    0.18       3.92 r
  U2810/Y (CLKBUFX2TS)                                    0.21       4.13 r
  U2811/Y (INVX2TS)                                       0.09       4.22 f
  U2846/Y (AO22XLTS)                                      0.38       4.60 f
  u_fpalu_s2_mmux_lhs_r_reg_21_/D (DFFQX1TS)              0.00       4.60 f
  data arrival time                                                  4.60

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                      385.07


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1894/Y (AOI22X1TS)                                     0.11       3.97 f
  U1895/Y (OAI21X1TS)                                     0.30       4.27 r
  u_regf/D[7] (SP_REGF)                                   0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.66     389.34
  data required time                                               389.34
  --------------------------------------------------------------------------
  data required time                                               389.34
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.07


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1885/Y (AOI22X1TS)                                     0.15       4.01 f
  U1886/Y (OAI21X1TS)                                     0.28       4.29 r
  u_regf/D[10] (SP_REGF)                                  0.00       4.29 r
  data arrival time                                                  4.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                      385.08


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1662/Y (OR2X1TS)                                       0.47       3.66 f
  U1664/Y (INVX2TS)                                       0.15       3.81 r
  U2573/Y (AOI22X1TS)                                     0.14       3.95 f
  U2574/Y (OAI211X1TS)                                    0.30       4.25 r
  u_regf/D[16] (SP_REGF)                                  0.00       4.25 r
  data arrival time                                                  4.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -4.25
  --------------------------------------------------------------------------
  slack (MET)                                                      385.12


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2808/Y (CLKBUFX2TS)                                    0.24       4.24 f
  U2827/Y (INVX2TS)                                       0.12       4.36 r
  U2830/Y (AOI22X1TS)                                     0.14       4.50 f
  u_fpalu_s2_mmux_lhs_r_reg_8_/D (DFFQX1TS)               0.00       4.50 f
  data arrival time                                                  4.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.50
  --------------------------------------------------------------------------
  slack (MET)                                                      385.17


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2808/Y (CLKBUFX2TS)                                    0.24       4.24 f
  U2827/Y (INVX2TS)                                       0.12       4.36 r
  U2831/Y (AOI22X1TS)                                     0.14       4.50 f
  u_fpalu_s2_mmux_lhs_r_reg_9_/D (DFFQX1TS)               0.00       4.50 f
  data arrival time                                                  4.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.50
  --------------------------------------------------------------------------
  slack (MET)                                                      385.17


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2808/Y (CLKBUFX2TS)                                    0.24       4.24 f
  U2827/Y (INVX2TS)                                       0.12       4.36 r
  U2828/Y (AOI22X1TS)                                     0.14       4.50 f
  u_fpalu_s2_mmux_lhs_r_reg_6_/D (DFFQX1TS)               0.00       4.50 f
  data arrival time                                                  4.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.50
  --------------------------------------------------------------------------
  slack (MET)                                                      385.17


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2808/Y (CLKBUFX2TS)                                    0.24       4.24 f
  U2827/Y (INVX2TS)                                       0.12       4.36 r
  U2829/Y (AOI22X1TS)                                     0.14       4.50 f
  u_fpalu_s2_mmux_lhs_r_reg_7_/D (DFFQX1TS)               0.00       4.50 f
  data arrival time                                                  4.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.50
  --------------------------------------------------------------------------
  slack (MET)                                                      385.17


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1678/Y (INVX2TS)                                       0.12       3.56 f
  U1680/Y (OAI222X1TS)                                    0.50       4.06 r
  u_regf/D[11] (SP_REGF)                                  0.00       4.06 r
  data arrival time                                                  4.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                      385.18


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2780/Y (CLKBUFX2TS)                                    0.24       4.23 f
  U2781/Y (INVX2TS)                                       0.11       4.35 r
  U2782/Y (AOI22X1TS)                                     0.13       4.48 f
  u_fpalu_s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)               0.00       4.48 f
  data arrival time                                                  4.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                      385.19


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2778/Y (CLKBUFX2TS)                                    0.26       3.77 f
  U2779/Y (CLKBUFX2TS)                                    0.23       3.99 f
  U2780/Y (CLKBUFX2TS)                                    0.24       4.23 f
  U2781/Y (INVX2TS)                                       0.11       4.35 r
  U2832/Y (AOI22X1TS)                                     0.13       4.48 f
  u_fpalu_s2_mmux_lhs_r_reg_10_/D (DFFQX1TS)              0.00       4.48 f
  data arrival time                                                  4.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                      385.19


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1472/Y (INVX2TS)                                       0.10       3.70 f
  U1356/Y (AO22XLTS)                                      0.68       4.38 f
  U1898/Y (CLKBUFX2TS)                                    0.37       4.75 f
  dout_29i[5] (out)                                       0.00       4.75 f
  data arrival time                                                  4.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                      385.20


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1473/Y (INVX2TS)                                       0.10       3.70 f
  U1357/Y (AO22XLTS)                                      0.68       4.38 f
  U1899/Y (CLKBUFX2TS)                                    0.37       4.75 f
  dout_29i[4] (out)                                       0.00       4.75 f
  data arrival time                                                  4.75

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                      385.20


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1471/Y (INVX2TS)                                       0.09       3.70 f
  U1355/Y (AO22XLTS)                                      0.68       4.37 f
  U1897/Y (CLKBUFX2TS)                                    0.37       4.74 f
  dout_29i[6] (out)                                       0.00       4.74 f
  data arrival time                                                  4.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.74
  --------------------------------------------------------------------------
  slack (MET)                                                      385.21


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1803/Y (OAI21XLTS)                                     0.17       1.71 f
  U1366/Y (NOR2BX1TS)                                     0.36       2.08 f
  U1621/Y (INVX2TS)                                       0.17       2.24 r
  U1625/Y (INVX2TS)                                       0.12       2.36 f
  U1434/Y (INVX2TS)                                       0.08       2.44 r
  U1435/Y (INVX2TS)                                       0.07       2.51 f
  U1862/Y (AOI222XLTS)                                    0.72       3.23 r
  U1863/Y (INVX2TS)                                       0.31       3.54 f
  U1405/Y (INVX2TS)                                       0.11       3.65 r
  U1406/Y (INVX2TS)                                       0.07       3.72 f
  U1864/Y (AOI22X1TS)                                     0.22       3.94 r
  U1865/Y (NAND2X1TS)                                     0.29       4.23 f
  u_regf/D[13] (SP_REGF)                                  0.00       4.23 f
  data arrival time                                                  4.23

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.54     389.46
  data required time                                               389.46
  --------------------------------------------------------------------------
  data required time                                               389.46
  data arrival time                                                 -4.23
  --------------------------------------------------------------------------
  slack (MET)                                                      385.23


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2776/Y (CLKBUFX2TS)                                    0.25       4.02 f
  U2801/Y (CLKBUFX2TS)                                    0.28       4.30 f
  U2824/Y (AOI22X1TS)                                     0.17       4.47 r
  u_fpalu_s2_mmux_lhs_r_reg_3_/D (DFFQX1TS)               0.00       4.47 r
  data arrival time                                                  4.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                      385.25


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2776/Y (CLKBUFX2TS)                                    0.25       4.02 f
  U2801/Y (CLKBUFX2TS)                                    0.28       4.30 f
  U2825/Y (AOI22X1TS)                                     0.17       4.47 r
  u_fpalu_s2_mmux_lhs_r_reg_4_/D (DFFQX1TS)               0.00       4.47 r
  data arrival time                                                  4.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                      385.25


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2776/Y (CLKBUFX2TS)                                    0.25       4.02 f
  U2801/Y (CLKBUFX2TS)                                    0.28       4.30 f
  U2826/Y (AOI22X1TS)                                     0.17       4.47 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/D (DFFQX1TS)               0.00       4.47 r
  data arrival time                                                  4.47

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                      385.25


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U1874/Y (AOI22X1TS)                                     0.14       3.98 f
  U1882/Y (NAND2X1TS)                                     0.28       4.26 r
  u_regf/D[12] (SP_REGF)                                  0.00       4.26 r
  data arrival time                                                  4.26

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.48     389.52
  data required time                                               389.52
  --------------------------------------------------------------------------
  data required time                                               389.52
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2793/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2800/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_10_/D (DFFQX1TS)              0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_10_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2553/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2796/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_7_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2786/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2795/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_6_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_6_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2793/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2794/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_5_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2786/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2792/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_4_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2786/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2789/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2553/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2798/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2553/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2785/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2810/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2821/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_lhs_r_reg_1_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2810/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2820/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_lhs_r_reg_0_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2793/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2797/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_rhs_r_reg_8_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2810/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2823/Y (AOI22X1TS)                                     0.17       4.44 r
  u_fpalu_s2_mmux_lhs_r_reg_2_/D (DFFQX1TS)               0.00       4.44 r
  data arrival time                                                  4.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.28     389.72
  data required time                                               389.72
  --------------------------------------------------------------------------
  data required time                                               389.72
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                      385.27


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1885/Y (AOI22X1TS)                                     0.15       4.01 f
  U1886/Y (OAI21X1TS)                                     0.28       4.29 r
  U1887/Y (CLKBUFX2TS)                                    0.37       4.66 r
  dout_29i[10] (out)                                      0.00       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1509/Y (INVX2TS)                                       0.15       3.84 r
  U1888/Y (AOI22X1TS)                                     0.14       3.98 f
  U1889/Y (OAI21X1TS)                                     0.30       4.27 r
  U1890/Y (CLKBUFX2TS)                                    0.38       4.66 r
  dout_29i[9] (out)                                       0.00       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U1891/Y (AOI22X1TS)                                     0.14       3.98 f
  U1892/Y (OAI21X1TS)                                     0.30       4.27 r
  U1893/Y (CLKBUFX2TS)                                    0.38       4.66 r
  dout_29i[8] (out)                                       0.00       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1844/Y (AOI22X1TS)                                     0.12       3.97 f
  U1849/Y (OAI211X1TS)                                    0.29       4.27 r
  U1850/Y (CLKBUFX2TS)                                    0.39       4.66 r
  dout_29i[14] (out)                                      0.00       4.66 r
  data arrival time                                                  4.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                      385.29


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1894/Y (AOI22X1TS)                                     0.11       3.97 f
  U1895/Y (OAI21X1TS)                                     0.30       4.27 r
  U1896/Y (CLKBUFX2TS)                                    0.38       4.65 r
  dout_29i[7] (out)                                       0.00       4.65 r
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U1364/Y (AOI2BB2XLTS)                                   0.37       4.33 f
  U1833/Y (OAI211X1TS)                                    0.32       4.65 r
  dout[15] (out)                                          0.00       4.65 r
  data arrival time                                                  4.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                      385.30


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/S (CMPR32X2TS)                  0.59       3.58 r
  U2160/Y (NOR2BX1TS)                                     0.46       4.04 r
  u_regf/D[23] (SP_REGF)                                  0.00       4.04 r
  data arrival time                                                  4.04

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.62     389.38
  data required time                                               389.38
  --------------------------------------------------------------------------
  data required time                                               389.38
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                      385.34


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2552/Y (CLKBUFX2TS)                                    0.23       4.01 f
  U2553/Y (CLKBUFX2TS)                                    0.27       4.27 f
  U2554/Y (INVX2TS)                                       0.12       4.40 r
  u_fpalu_s2_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       4.40 r
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.26     389.74
  data required time                                               389.74
  --------------------------------------------------------------------------
  data required time                                               389.74
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.35


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1470/Y (INVX2TS)                                       0.14       3.57 f
  U1904/Y (NOR2X1TS)                                      0.42       3.99 r
  u_regf/D[0] (SP_REGF)                                   0.00       3.99 r
  data arrival time                                                  3.99

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                      385.36


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1803/Y (OAI21XLTS)                                     0.17       1.71 f
  U1366/Y (NOR2BX1TS)                                     0.36       2.08 f
  U1621/Y (INVX2TS)                                       0.17       2.24 r
  U1625/Y (INVX2TS)                                       0.12       2.36 f
  U1434/Y (INVX2TS)                                       0.08       2.44 r
  U1435/Y (INVX2TS)                                       0.07       2.51 f
  U1862/Y (AOI222XLTS)                                    0.72       3.23 r
  U1863/Y (INVX2TS)                                       0.31       3.54 f
  U1405/Y (INVX2TS)                                       0.11       3.65 r
  U1406/Y (INVX2TS)                                       0.07       3.72 f
  U1864/Y (AOI22X1TS)                                     0.22       3.94 r
  U1865/Y (NAND2X1TS)                                     0.29       4.23 f
  U1866/Y (CLKBUFX2TS)                                    0.34       4.57 f
  dout_29i[13] (out)                                      0.00       4.57 f
  data arrival time                                                  4.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.57
  --------------------------------------------------------------------------
  slack (MET)                                                      385.38


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1677/Y (INVX2TS)                                       0.11       3.55 f
  U1900/Y (NOR2BX1TS)                                     0.41       3.96 r
  u_regf/D[2] (SP_REGF)                                   0.00       3.96 r
  data arrival time                                                  3.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.66     389.34
  data required time                                               389.34
  --------------------------------------------------------------------------
  data required time                                               389.34
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                      385.38


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2551/Y (CLKBUFX2TS)                                    0.27       3.77 f
  U2776/Y (CLKBUFX2TS)                                    0.25       4.02 f
  U2790/Y (INVX2TS)                                       0.13       4.15 r
  U2791/Y (AOI22X1TS)                                     0.14       4.29 f
  u_fpalu_s2_mmux_rhs_r_reg_3_/D (DFFQX1TS)               0.00       4.29 f
  data arrival time                                                  4.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFQX1TS)              0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                      385.38


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U1874/Y (AOI22X1TS)                                     0.14       3.98 f
  U1882/Y (NAND2X1TS)                                     0.28       4.26 r
  U1883/Y (CLKBUFX2TS)                                    0.31       4.56 r
  dout_29i[12] (out)                                      0.00       4.56 r
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.39


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1679/Y (INVX2TS)                                       0.12       3.56 f
  U1902/Y (NOR2X1TS)                                      0.41       3.97 r
  u_regf/D[1] (SP_REGF)                                   0.00       3.97 r
  data arrival time                                                  3.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.64     389.36
  data required time                                               389.36
  --------------------------------------------------------------------------
  data required time                                               389.36
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                      385.39


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/CO (CMPR32X2TS)                 0.68       3.67 f
  DP_OP_251J1_125_6083_U5/S (CMPR32X2TS)                  0.42       4.09 r
  U2163/Y (NOR2BX1TS)                                     0.46       4.56 r
  dout_29i[24] (out)                                      0.00       4.56 r
  data arrival time                                                  4.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                      385.39


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.59       0.59 r
  U1313/Y (CLKBUFX2TS)                                    0.20       0.79 r
  U1954/Y (NOR2XLTS)                                      0.14       0.93 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       1.42 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.89 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       2.36 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.85 f
  U2550/Y (OA22X1TS)                                      0.65       3.50 f
  U2787/Y (CLKBUFX2TS)                                    0.29       3.80 f
  U2946/Y (NAND2X1TS)                                     0.13       3.93 r
  U2947/Y (XOR2XLTS)                                      0.29       4.22 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/D (DFFQX1TS)          0.00       4.22 r
  data arrival time                                                  4.22

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                      385.42


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U2584/Y (OAI22X1TS)                                     0.16       4.11 r
  U1783/Y (AOI211XLTS)                                    0.13       4.25 f
  U2585/Y (OAI31X1TS)                                     0.27       4.51 r
  dout_29i[19] (out)                                      0.00       4.51 r
  data arrival time                                                  4.51

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.51
  --------------------------------------------------------------------------
  slack (MET)                                                      385.44


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_2_U9/S (CMPR32X2TS)                              0.48       4.20 f
  u_fpalu_s3_ps1_r_reg_7_/D (DFFQX1TS)                    0.00       4.20 f
  data arrival time                                                  4.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.46


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)                            0.47       3.72 f
  intadd_0_U11/S (CMPR32X2TS)                             0.48       4.20 f
  u_fpalu_s3_ps0_r_reg_7_/D (DFFQX1TS)                    0.00       4.20 f
  data arrival time                                                  4.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                      385.46


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1678/Y (INVX2TS)                                       0.12       3.56 f
  U1680/Y (OAI222X1TS)                                    0.50       4.06 r
  U1799/Y (CLKBUFX2TS)                                    0.42       4.48 r
  dout_29i[11] (out)                                      0.00       4.48 r
  data arrival time                                                  4.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                      385.47


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1802/Y (NAND2X1TS)                                     0.09       1.63 f
  U1803/Y (OAI21XLTS)                                     0.19       1.82 r
  U1366/Y (NOR2BX1TS)                                     0.47       2.29 r
  U1621/Y (INVX2TS)                                       0.20       2.50 f
  U1622/Y (INVX2TS)                                       0.12       2.62 r
  U1821/Y (AOI22X1TS)                                     0.11       2.73 f
  U1822/Y (NAND2X1TS)                                     0.18       2.91 r
  U1884/Y (AOI32X1TS)                                     0.18       3.09 f
  U1358/Y (NOR3X1TS)                                      0.60       3.69 r
  u_regf/D[3] (SP_REGF)                                   0.00       3.69 r
  data arrival time                                                  3.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.77     389.23
  data required time                                               389.23
  --------------------------------------------------------------------------
  data required time                                               389.23
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                      385.54


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U2580/Y (OAI211X1TS)                                    0.44       4.40 r
  dout_29i[18] (out)                                      0.00       4.40 r
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1828/Y (INVX2TS)                                       0.10       3.96 f
  U2588/Y (OAI211X1TS)                                    0.44       4.40 r
  dout_29i[17] (out)                                      0.00       4.40 r
  data arrival time                                                  4.40

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U2183/Y (AOI22X1TS)                                     0.13       3.97 f
  U1362/Y (NAND3XLTS)                                     0.42       4.39 r
  dout_29i[21] (out)                                      0.00       4.39 r
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.56


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1509/Y (INVX2TS)                                       0.15       3.84 r
  U2173/Y (AOI22X1TS)                                     0.13       3.97 f
  U1363/Y (NAND3XLTS)                                     0.42       4.39 r
  dout_29i[20] (out)                                      0.00       4.39 r
  data arrival time                                                  4.39

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                      385.56


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1472/Y (INVX2TS)                                       0.10       3.70 f
  U1356/Y (AO22XLTS)                                      0.68       4.38 f
  dout[5] (out)                                           0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.57


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1473/Y (INVX2TS)                                       0.10       3.70 f
  U1357/Y (AO22XLTS)                                      0.68       4.38 f
  dout[4] (out)                                           0.00       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                      385.57


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1342/Y (NOR2XLTS)                                      0.28       3.11 f
  U1676/Y (CLKAND2X2TS)                                   0.32       3.43 f
  U1470/Y (INVX2TS)                                       0.17       3.60 r
  U1471/Y (INVX2TS)                                       0.09       3.70 f
  U1355/Y (AO22XLTS)                                      0.68       4.37 f
  dout[6] (out)                                           0.00       4.37 f
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.58


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1470/Y (INVX2TS)                                       0.14       3.57 f
  U1904/Y (NOR2X1TS)                                      0.42       3.99 r
  U1905/Y (CLKBUFX2TS)                                    0.38       4.37 r
  dout_29i[0] (out)                                       0.00       4.37 r
  data arrival time                                                  4.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                      385.58


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1679/Y (INVX2TS)                                       0.12       3.56 f
  U1902/Y (NOR2X1TS)                                      0.41       3.97 r
  U1903/Y (CLKBUFX2TS)                                    0.38       4.35 r
  dout_29i[1] (out)                                       0.00       4.35 r
  data arrival time                                                  4.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.35
  --------------------------------------------------------------------------
  slack (MET)                                                      385.60


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1677/Y (INVX2TS)                                       0.11       3.55 f
  U1900/Y (NOR2BX1TS)                                     0.41       3.96 r
  U1901/Y (CLKBUFX2TS)                                    0.38       4.34 r
  dout_29i[2] (out)                                       0.00       4.34 r
  data arrival time                                                  4.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                      385.61


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1885/Y (AOI22X1TS)                                     0.15       4.01 f
  U1886/Y (OAI21X1TS)                                     0.28       4.29 r
  dout[10] (out)                                          0.00       4.29 r
  data arrival time                                                  4.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                      385.66


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U1891/Y (AOI22X1TS)                                     0.14       3.98 f
  U1892/Y (OAI21X1TS)                                     0.30       4.27 r
  dout[8] (out)                                           0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.68


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1509/Y (INVX2TS)                                       0.15       3.84 r
  U1888/Y (AOI22X1TS)                                     0.14       3.98 f
  U1889/Y (OAI21X1TS)                                     0.30       4.27 r
  dout[9] (out)                                           0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.68


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1844/Y (AOI22X1TS)                                     0.12       3.97 f
  U1849/Y (OAI211X1TS)                                    0.29       4.27 r
  dout[14] (out)                                          0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.68


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1508/Y (INVX2TS)                                       0.17       3.86 r
  U1894/Y (AOI22X1TS)                                     0.11       3.97 f
  U1895/Y (OAI21X1TS)                                     0.30       4.27 r
  dout[7] (out)                                           0.00       4.27 r
  data arrival time                                                  4.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                      385.68


  Startpoint: ss_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_cycle_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_5_/Q (DFFRXLTS)                 0.80       0.80 f
  U1768/Y (INVX2TS)                        0.12       0.92 r
  U1915/Y (CLKBUFX2TS)                     0.18       1.10 r
  U1916/Y (CLKBUFX2TS)                     0.19       1.29 r
  U1917/Y (INVX2TS)                        0.08       1.37 f
  U2044/Y (OR2X1TS)                        0.38       1.75 f
  U2045/Y (CLKBUFX2TS)                     0.24       1.99 f
  U2046/Y (CLKBUFX2TS)                     0.23       2.22 f
  U2047/Y (CLKBUFX2TS)                     0.24       2.46 f
  U2048/Y (INVX2TS)                        0.11       2.57 r
  U2050/Y (NAND4XLTS)                      0.22       2.79 f
  U2051/Y (NOR2XLTS)                       0.34       3.13 r
  U2087/Y (NAND4XLTS)                      0.45       3.58 f
  U2106/Y (INVX2TS)                        0.23       3.81 r
  U3059/Y (AOI21X1TS)                      0.13       3.94 f
  first_cycle_r_reg/D (DFFSX1TS)           0.00       3.94 f
  data arrival time                                   3.94

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  first_cycle_r_reg/CK (DFFSX1TS)          0.00     390.00 r
  library setup time                      -0.37     389.63
  data required time                                389.63
  -----------------------------------------------------------
  data required time                                389.63
  data arrival time                                  -3.94
  -----------------------------------------------------------
  slack (MET)                                       385.69


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1509/Y (INVX2TS)                                       0.15       3.84 r
  U1858/Y (AOI22X1TS)                                     0.14       3.98 f
  U1865/Y (NAND2X1TS)                                     0.28       4.26 r
  dout[13] (out)                                          0.00       4.26 r
  data arrival time                                                  4.26

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                      385.69


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1365/Y (OR2X1TS)                                       0.50       3.69 f
  U1510/Y (INVX2TS)                                       0.15       3.84 r
  U1874/Y (AOI22X1TS)                                     0.14       3.98 f
  U1882/Y (NAND2X1TS)                                     0.28       4.26 r
  dout[12] (out)                                          0.00       4.26 r
  data arrival time                                                  4.26

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                      385.69


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1815/Y (NOR2XLTS)                                      0.19       2.34 f
  U1352/Y (NOR2XLTS)                                      0.49       2.83 r
  U1819/Y (NAND2X1TS)                                     0.36       3.19 f
  U1662/Y (OR2X1TS)                                       0.47       3.66 f
  U1664/Y (INVX2TS)                                       0.15       3.81 r
  U2573/Y (AOI22X1TS)                                     0.14       3.95 f
  U2574/Y (OAI211X1TS)                                    0.30       4.25 r
  dout_29i[16] (out)                                      0.00       4.25 r
  data arrival time                                                  4.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.25
  --------------------------------------------------------------------------
  slack (MET)                                                      385.70


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U1449/Y (INVX2TS)                                       0.12       1.73 f
  U1675/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U14/S (CMPR32X2TS)                 0.90       2.99 f
  DP_OP_251J1_125_6083_U6/S (CMPR32X2TS)                  0.76       3.74 f
  U2160/Y (NOR2BX1TS)                                     0.40       4.14 f
  dout_29i[23] (out)                                      0.00       4.14 f
  data arrival time                                                  4.14

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                      385.81


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1802/Y (NAND2X1TS)                                     0.09       1.63 f
  U1803/Y (OAI21XLTS)                                     0.19       1.82 r
  U1366/Y (NOR2BX1TS)                                     0.47       2.29 r
  U1621/Y (INVX2TS)                                       0.20       2.50 f
  U1622/Y (INVX2TS)                                       0.12       2.62 r
  U1821/Y (AOI22X1TS)                                     0.11       2.73 f
  U1822/Y (NAND2X1TS)                                     0.18       2.91 r
  U1884/Y (AOI32X1TS)                                     0.18       3.09 f
  U1358/Y (NOR3X1TS)                                      0.60       3.69 r
  U1798/Y (CLKBUFX2TS)                                    0.42       4.11 r
  dout_29i[3] (out)                                       0.00       4.11 r
  data arrival time                                                  4.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      385.84


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.61       0.61 r
  U2024/Y (NOR4XLTS)                                      0.15       0.75 f
  U2025/Y (NAND2X1TS)                                     0.22       0.97 r
  U1448/Y (INVX2TS)                                       0.14       1.11 f
  U1636/Y (NAND2X1TS)                                     0.17       1.27 r
  U1637/Y (INVX2TS)                                       0.12       1.39 f
  U2029/Y (AO22XLTS)                                      0.46       1.86 f
  U2030/Y (NOR2XLTS)                                      0.35       2.21 r
  U2033/Y (NAND4BXLTS)                                    0.28       2.49 f
  U2034/Y (NOR2XLTS)                                      0.47       2.96 r
  U1752/Y (OAI21XLTS)                                     0.27       3.23 f
  U2731/Y (NOR2BX1TS)                                     0.30       3.53 f
  U2732/Y (OAI21XLTS)                                     0.12       3.64 r
  U2737/Y (NOR2BX1TS)                                     0.24       3.89 r
  u_fpalu_s5_lzd_r_reg_0_/D (DFFQX1TS)                    0.00       3.89 r
  data arrival time                                                  3.89

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                      385.85


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.61       0.61 r
  U2024/Y (NOR4XLTS)                                      0.15       0.75 f
  U2025/Y (NAND2X1TS)                                     0.22       0.97 r
  U1448/Y (INVX2TS)                                       0.14       1.11 f
  U1636/Y (NAND2X1TS)                                     0.17       1.27 r
  U1637/Y (INVX2TS)                                       0.12       1.39 f
  U2029/Y (AO22XLTS)                                      0.46       1.86 f
  U2030/Y (NOR2XLTS)                                      0.35       2.21 r
  U2033/Y (NAND4BXLTS)                                    0.28       2.49 f
  U2034/Y (NOR2XLTS)                                      0.47       2.96 r
  U1752/Y (OAI21XLTS)                                     0.27       3.23 f
  U2731/Y (NOR2BX1TS)                                     0.30       3.53 f
  U2738/Y (NOR2BX1TS)                                     0.26       3.79 f
  u_fpalu_s5_lzd_r_reg_1_/D (DFFQX1TS)                    0.00       3.79 f
  data arrival time                                                  3.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      385.89


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1678/Y (INVX2TS)                                       0.12       3.56 f
  U1680/Y (OAI222X1TS)                                    0.50       4.06 r
  dout[11] (out)                                          0.00       4.06 r
  data arrival time                                                  4.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                      385.89


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2759/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_2_U10/S (CMPR32X2TS)                             0.48       3.73 f
  u_fpalu_s3_ps1_r_reg_6_/D (DFFQX1TS)                    0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2752/Y (AOI2BB1XLTS)                                   0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)                            0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)                            0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)                            0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)                            0.47       3.24 f
  intadd_0_U12/S (CMPR32X2TS)                             0.48       3.73 f
  u_fpalu_s3_ps0_r_reg_6_/D (DFFQX1TS)                    0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                      385.94


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1470/Y (INVX2TS)                                       0.14       3.57 f
  U1904/Y (NOR2X1TS)                                      0.42       3.99 r
  dout[0] (out)                                           0.00       3.99 r
  data arrival time                                                  3.99

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                      385.96


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1679/Y (INVX2TS)                                       0.12       3.56 f
  U1902/Y (NOR2X1TS)                                      0.41       3.97 r
  dout[1] (out)                                           0.00       3.97 r
  data arrival time                                                  3.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                      385.98


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1332/Y (NAND3XLTS)                                     0.20       1.75 f
  U1751/Y (NOR2XLTS)                                      0.40       2.15 r
  U1341/Y (CLKAND2X2TS)                                   0.38       2.53 r
  U1813/Y (XNOR2X1TS)                                     0.29       2.81 r
  U1417/Y (INVX2TS)                                       0.18       3.00 f
  U1418/Y (INVX2TS)                                       0.10       3.10 r
  U1676/Y (CLKAND2X2TS)                                   0.33       3.44 r
  U1677/Y (INVX2TS)                                       0.11       3.55 f
  U1900/Y (NOR2BX1TS)                                     0.41       3.96 r
  dout[2] (out)                                           0.00       3.96 r
  data arrival time                                                  3.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.96
  --------------------------------------------------------------------------
  slack (MET)                                                      385.99


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U2189/Y (INVX2TS)                                       0.12       1.73 f
  U1758/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U7/S (CMPR32X2TS)                  0.65       2.74 r
  U2159/Y (NOR2BX1TS)                                     0.46       3.20 r
  u_regf/D[22] (SP_REGF)                                  0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_regf/CLK (SP_REGF)                                    0.00     390.00 r
  library setup time                                     -0.62     389.38
  data required time                                               389.38
  --------------------------------------------------------------------------
  data required time                                               389.38
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                      386.18


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U1416/Y (INVX2TS)                                       0.10       1.55 r
  U1802/Y (NAND2X1TS)                                     0.09       1.63 f
  U1803/Y (OAI21XLTS)                                     0.19       1.82 r
  U1366/Y (NOR2BX1TS)                                     0.47       2.29 r
  U1621/Y (INVX2TS)                                       0.20       2.50 f
  U1622/Y (INVX2TS)                                       0.12       2.62 r
  U1821/Y (AOI22X1TS)                                     0.11       2.73 f
  U1822/Y (NAND2X1TS)                                     0.18       2.91 r
  U1884/Y (AOI32X1TS)                                     0.18       3.09 f
  U1358/Y (NOR3X1TS)                                      0.60       3.69 r
  dout[3] (out)                                           0.00       3.69 r
  data arrival time                                                  3.69

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                      386.26


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.66       0.66 r
  U1734/Y (OR2X1TS)                                       0.37       1.02 r
  U1737/Y (INVX2TS)                                       0.18       1.20 f
  U1303/Y (CLKBUFX2TS)                                    0.26       1.46 f
  U2524/Y (AOI22X1TS)                                     0.23       1.69 r
  U2525/Y (OAI21XLTS)                                     0.14       1.84 f
  U2526/Y (AOI21X1TS)                                     0.27       2.11 r
  U2888/Y (OAI222X1TS)                                    0.34       2.44 f
  U2892/Y (AOI221XLTS)                                    0.58       3.02 r
  U2893/Y (NOR2XLTS)                                      0.25       3.26 f
  U2894/Y (OAI22X1TS)                                     0.17       3.44 r
  u_fpalu_s3_rhs_r_reg_1_/D (DFFQX1TS)                    0.00       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (MET)                                                      386.28


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1697/Y (INVX2TS)                                       0.12       2.82 f
  U2928/Y (OAI222X1TS)                                    0.25       3.07 r
  U2929/Y (XNOR2X1TS)                                     0.30       3.37 f
  u_fpalu_s3_rhs_r_reg_13_/D (DFFQX1TS)                   0.00       3.37 f
  data arrival time                                                  3.37

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                      386.29


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1696/Y (INVX2TS)                                       0.12       2.82 f
  U2918/Y (OAI22X1TS)                                     0.16       2.98 r
  U2919/Y (AOI211XLTS)                                    0.13       3.12 f
  U2920/Y (XNOR2X1TS)                                     0.24       3.35 f
  u_fpalu_s3_rhs_r_reg_5_/D (DFFQX1TS)                    0.00       3.35 f
  data arrival time                                                  3.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                      386.30


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1695/Y (INVX2TS)                                       0.12       2.82 f
  U2913/Y (OAI22X1TS)                                     0.16       2.98 r
  U2914/Y (AOI211XLTS)                                    0.13       3.12 f
  U2915/Y (XNOR2X1TS)                                     0.23       3.35 f
  u_fpalu_s3_rhs_r_reg_4_/D (DFFQX1TS)                    0.00       3.35 f
  data arrival time                                                  3.35

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                      386.31


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1697/Y (INVX2TS)                                       0.12       2.82 f
  U2520/Y (OAI22X1TS)                                     0.24       3.06 r
  U2521/Y (OAI21XLTS)                                     0.20       3.26 f
  U2522/Y (OAI31X1TS)                                     0.10       3.36 r
  u_fpalu_s3_rhs_r_reg_7_/D (DFFQX1TS)                    0.00       3.36 r
  data arrival time                                                  3.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                      386.35


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1697/Y (INVX2TS)                                       0.12       2.82 f
  U2933/Y (OAI22X1TS)                                     0.21       3.03 r
  U2934/Y (XNOR2X1TS)                                     0.27       3.30 f
  u_fpalu_s3_rhs_r_reg_15_/D (DFFQX1TS)                   0.00       3.30 f
  data arrival time                                                  3.30

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                      386.36


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1695/Y (INVX2TS)                                       0.12       2.82 f
  U2922/Y (OAI222X1TS)                                    0.17       3.00 r
  U2923/Y (XNOR2X1TS)                                     0.30       3.29 f
  u_fpalu_s3_rhs_r_reg_10_/D (DFFQX1TS)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.36


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1696/Y (INVX2TS)                                       0.12       2.82 f
  U2924/Y (OAI222X1TS)                                    0.17       2.99 r
  U2925/Y (XNOR2X1TS)                                     0.30       3.29 f
  u_fpalu_s3_rhs_r_reg_11_/D (DFFQX1TS)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.36


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1698/Y (INVX2TS)                                       0.11       2.82 f
  U2926/Y (OAI222X1TS)                                    0.17       2.98 r
  U2927/Y (XNOR2X1TS)                                     0.30       3.28 f
  u_fpalu_s3_rhs_r_reg_12_/D (DFFQX1TS)                   0.00       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1695/Y (INVX2TS)                                       0.12       2.82 f
  U2503/Y (OAI22X1TS)                                     0.20       3.03 r
  U2504/Y (OAI21XLTS)                                     0.20       3.23 f
  U2505/Y (OAI31X1TS)                                     0.10       3.33 r
  u_fpalu_s3_rhs_r_reg_6_/D (DFFQX1TS)                    0.00       3.33 r
  data arrival time                                                  3.33

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1705/Y (INVX2TS)                                       0.17       2.28 r
  U3044/Y (INVX2TS)                                       0.09       2.37 f
  U1295/Y (CLKBUFX2TS)                                    0.20       2.58 f
  U3050/Y (AOI221XLTS)                                    0.45       3.03 r
  U3051/Y (OAI221XLTS)                                    0.24       3.27 f
  u_fpalu_s2_br4_pp_r_reg_34_/D (DFFQX1TS)                0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1705/Y (INVX2TS)                                       0.17       2.28 r
  U3044/Y (INVX2TS)                                       0.09       2.37 f
  U1295/Y (CLKBUFX2TS)                                    0.20       2.58 f
  U3046/Y (AOI221XLTS)                                    0.45       3.03 r
  U3047/Y (OAI221XLTS)                                    0.24       3.27 f
  u_fpalu_s2_br4_pp_r_reg_58_/D (DFFQX1TS)                0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U1334/Y (AO22XLTS)                                      0.69       2.33 f
  U1571/Y (INVX2TS)                                       0.21       2.54 r
  U1652/Y (INVX2TS)                                       0.10       2.63 f
  U3029/Y (AOI221XLTS)                                    0.39       3.03 r
  U3030/Y (OAI221XLTS)                                    0.24       3.27 f
  u_fpalu_s2_br4_pp_r_reg_44_/D (DFFQX1TS)                0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U1334/Y (AO22XLTS)                                      0.69       2.33 f
  U1571/Y (INVX2TS)                                       0.21       2.54 r
  U1652/Y (INVX2TS)                                       0.10       2.63 f
  U1769/Y (AOI221XLTS)                                    0.39       3.03 r
  U3033/Y (OAI221XLTS)                                    0.24       3.27 f
  u_fpalu_s2_br4_pp_r_reg_20_/D (DFFQX1TS)                0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2758/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2759/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_2_U14/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_2_U13/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_2_U12/CO (CMPR32X2TS)                            0.41       2.80 r
  intadd_2_U11/S (CMPR32X2TS)                             0.48       3.27 f
  u_fpalu_s3_ps1_r_reg_5_/D (DFFQX1TS)                    0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2751/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2752/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_0_U15/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_0_U14/CO (CMPR32X2TS)                            0.41       2.80 r
  intadd_0_U13/S (CMPR32X2TS)                             0.48       3.27 f
  u_fpalu_s3_ps0_r_reg_5_/D (DFFQX1TS)                    0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1696/Y (INVX2TS)                                       0.12       2.82 f
  U2530/Y (OAI22X1TS)                                     0.21       3.03 r
  U2535/Y (OAI21XLTS)                                     0.19       3.22 f
  U2536/Y (OAI31X1TS)                                     0.10       3.32 r
  u_fpalu_s3_rhs_r_reg_9_/D (DFFQX1TS)                    0.00       3.32 r
  data arrival time                                                  3.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U1334/Y (AO22XLTS)                                      0.69       2.33 f
  U1572/Y (INVX2TS)                                       0.20       2.53 r
  U1653/Y (INVX2TS)                                       0.09       2.63 f
  U3027/Y (AOI221XLTS)                                    0.39       3.02 r
  U3028/Y (OAI221XLTS)                                    0.24       3.26 f
  u_fpalu_s2_br4_pp_r_reg_56_/D (DFFQX1TS)                0.00       3.26 f
  data arrival time                                                  3.26

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U1334/Y (AO22XLTS)                                      0.69       2.33 f
  U1572/Y (INVX2TS)                                       0.20       2.53 r
  U1653/Y (INVX2TS)                                       0.09       2.63 f
  U3031/Y (AOI221XLTS)                                    0.39       3.02 r
  U3032/Y (OAI221XLTS)                                    0.24       3.26 f
  u_fpalu_s2_br4_pp_r_reg_32_/D (DFFQX1TS)                0.00       3.26 f
  data arrival time                                                  3.26

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                      386.39


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1698/Y (INVX2TS)                                       0.11       2.82 f
  U2464/Y (OAI22X1TS)                                     0.20       3.02 r
  U2466/Y (OAI21XLTS)                                     0.20       3.22 f
  U2467/Y (OAI31X1TS)                                     0.10       3.32 r
  u_fpalu_s3_rhs_r_reg_8_/D (DFFQX1TS)                    0.00       3.32 r
  data arrival time                                                  3.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                      386.40


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1335/Y (AO22XLTS)                                      0.68       2.31 f
  U1583/Y (INVX2TS)                                       0.21       2.52 r
  U1648/Y (INVX2TS)                                       0.10       2.61 f
  U3013/Y (AOI221XLTS)                                    0.39       3.01 r
  U3014/Y (OAI221XLTS)                                    0.24       3.25 f
  u_fpalu_s2_br4_pp_r_reg_30_/D (DFFQX1TS)                0.00       3.25 f
  data arrival time                                                  3.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1335/Y (AO22XLTS)                                      0.68       2.31 f
  U1583/Y (INVX2TS)                                       0.21       2.52 r
  U1648/Y (INVX2TS)                                       0.10       2.61 f
  U1770/Y (AOI221XLTS)                                    0.39       3.01 r
  U3012/Y (OAI221XLTS)                                    0.24       3.25 f
  u_fpalu_s2_br4_pp_r_reg_42_/D (DFFQX1TS)                0.00       3.25 f
  data arrival time                                                  3.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1333/Y (AO22XLTS)                                      0.68       2.31 f
  U1563/Y (INVX2TS)                                       0.21       2.52 r
  U1654/Y (INVX2TS)                                       0.10       2.61 f
  U3035/Y (AOI221XLTS)                                    0.39       3.01 r
  U3036/Y (OAI221XLTS)                                    0.24       3.25 f
  u_fpalu_s2_br4_pp_r_reg_57_/D (DFFQX1TS)                0.00       3.25 f
  data arrival time                                                  3.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1333/Y (AO22XLTS)                                      0.68       2.31 f
  U1563/Y (INVX2TS)                                       0.21       2.52 r
  U1654/Y (INVX2TS)                                       0.10       2.61 f
  U3039/Y (AOI221XLTS)                                    0.39       3.01 r
  U3040/Y (OAI221XLTS)                                    0.24       3.25 f
  u_fpalu_s2_br4_pp_r_reg_33_/D (DFFQX1TS)                0.00       3.25 f
  data arrival time                                                  3.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1698/Y (INVX2TS)                                       0.11       2.82 f
  U2931/Y (OAI22X1TS)                                     0.17       2.98 r
  U2932/Y (XNOR2X1TS)                                     0.27       3.25 f
  u_fpalu_s3_rhs_r_reg_14_/D (DFFQX1TS)                   0.00       3.25 f
  data arrival time                                                  3.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1335/Y (AO22XLTS)                                      0.68       2.31 f
  U1584/Y (INVX2TS)                                       0.20       2.51 r
  U1649/Y (INVX2TS)                                       0.09       2.61 f
  U3015/Y (AOI221XLTS)                                    0.39       3.00 r
  U3016/Y (OAI221XLTS)                                    0.24       3.24 f
  u_fpalu_s2_br4_pp_r_reg_18_/D (DFFQX1TS)                0.00       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1335/Y (AO22XLTS)                                      0.68       2.31 f
  U1584/Y (INVX2TS)                                       0.20       2.51 r
  U1649/Y (INVX2TS)                                       0.09       2.61 f
  U3010/Y (AOI221XLTS)                                    0.39       3.00 r
  U3011/Y (OAI221XLTS)                                    0.24       3.24 f
  u_fpalu_s2_br4_pp_r_reg_54_/D (DFFQX1TS)                0.00       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1333/Y (AO22XLTS)                                      0.68       2.31 f
  U1564/Y (INVX2TS)                                       0.20       2.51 r
  U1655/Y (INVX2TS)                                       0.09       2.61 f
  U3037/Y (AOI221XLTS)                                    0.39       3.00 r
  U3038/Y (OAI221XLTS)                                    0.24       3.24 f
  u_fpalu_s2_br4_pp_r_reg_45_/D (DFFQX1TS)                0.00       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1333/Y (AO22XLTS)                                      0.68       2.31 f
  U1564/Y (INVX2TS)                                       0.20       2.51 r
  U1655/Y (INVX2TS)                                       0.09       2.61 f
  U3041/Y (AOI221XLTS)                                    0.39       3.00 r
  U3042/Y (OAI221XLTS)                                    0.24       3.24 f
  u_fpalu_s2_br4_pp_r_reg_21_/D (DFFQX1TS)                0.00       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                      386.41


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1963/Y (INVX2TS)                                       0.09       0.83 r
  U1373/Y (OR2X1TS)                                       0.30       1.13 r
  U1609/Y (INVX2TS)                                       0.18       1.32 f
  U2459/Y (AOI22X1TS)                                     0.15       1.47 r
  U2460/Y (OAI21XLTS)                                     0.14       1.62 f
  U2461/Y (AOI21X1TS)                                     0.31       1.93 r
  U2875/Y (OAI222X1TS)                                    0.33       2.26 f
  U2879/Y (AOI221XLTS)                                    0.58       2.84 r
  U2880/Y (NOR2XLTS)                                      0.25       3.08 f
  U2883/Y (OAI22X1TS)                                     0.17       3.25 r
  u_fpalu_s3_rhs_r_reg_0_/D (DFFQX1TS)                    0.00       3.25 r
  data arrival time                                                  3.25

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      386.46


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1695/Y (INVX2TS)                                       0.12       2.82 f
  U2907/Y (OAI22X1TS)                                     0.21       3.04 r
  U2909/Y (OAI22X1TS)                                     0.16       3.20 f
  u_fpalu_s3_rhs_r_reg_3_/D (DFFQX1TS)                    0.00       3.20 f
  data arrival time                                                  3.20

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                      386.48


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1696/Y (INVX2TS)                                       0.12       2.82 f
  U1974/Y (NAND2X1TS)                                     0.17       2.99 r
  U1977/Y (OAI221XLTS)                                    0.18       3.17 f
  u_fpalu_s3_rhs_r_reg_21_/D (DFFQX1TS)                   0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_21_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                      386.49


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1696/Y (INVX2TS)                                       0.12       2.82 f
  U1974/Y (NAND2X1TS)                                     0.17       2.99 r
  U2940/Y (OAI221XLTS)                                    0.18       3.17 f
  u_fpalu_s3_rhs_r_reg_20_/D (DFFQX1TS)                   0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_20_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                      386.49


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1696/Y (INVX2TS)                                       0.12       2.82 f
  U1974/Y (NAND2X1TS)                                     0.17       2.99 r
  U2939/Y (OAI221XLTS)                                    0.18       3.17 f
  u_fpalu_s3_rhs_r_reg_19_/D (DFFQX1TS)                   0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                      386.49


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1696/Y (INVX2TS)                                       0.12       2.82 f
  U1974/Y (NAND2X1TS)                                     0.17       2.99 r
  U1975/Y (OAI221XLTS)                                    0.18       3.17 f
  u_fpalu_s3_rhs_r_reg_18_/D (DFFQX1TS)                   0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_18_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                      386.49


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U1983/Y (AOI22X1TS)                                     0.38       2.04 r
  U1588/Y (INVX2TS)                                       0.23       2.27 f
  U1589/Y (INVX2TS)                                       0.12       2.39 r
  U1991/Y (INVX2TS)                                       0.08       2.47 f
  U2037/Y (AOI221XLTS)                                    0.43       2.90 r
  U2038/Y (OAI221XLTS)                                    0.24       3.15 f
  u_fpalu_s2_br4_pp_r_reg_14_/D (DFFQX1TS)                0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                      386.51


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U1983/Y (AOI22X1TS)                                     0.38       2.04 r
  U1588/Y (INVX2TS)                                       0.23       2.27 f
  U1589/Y (INVX2TS)                                       0.12       2.39 r
  U1991/Y (INVX2TS)                                       0.08       2.47 f
  U2041/Y (AOI221XLTS)                                    0.43       2.90 r
  U2042/Y (OAI221XLTS)                                    0.24       3.15 f
  u_fpalu_s2_br4_pp_r_reg_26_/D (DFFQX1TS)                0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                      386.51


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U1983/Y (AOI22X1TS)                                     0.38       2.04 r
  U1588/Y (INVX2TS)                                       0.23       2.27 f
  U1589/Y (INVX2TS)                                       0.12       2.39 r
  U1991/Y (INVX2TS)                                       0.08       2.47 f
  U1771/Y (AOI221XLTS)                                    0.43       2.90 r
  U2036/Y (OAI221XLTS)                                    0.24       3.15 f
  u_fpalu_s2_br4_pp_r_reg_50_/D (DFFQX1TS)                0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                      386.51


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U1983/Y (AOI22X1TS)                                     0.38       2.04 r
  U1588/Y (INVX2TS)                                       0.23       2.27 f
  U1589/Y (INVX2TS)                                       0.12       2.39 r
  U1991/Y (INVX2TS)                                       0.08       2.47 f
  U2039/Y (AOI221XLTS)                                    0.43       2.90 r
  U2040/Y (OAI221XLTS)                                    0.24       3.15 f
  u_fpalu_s2_br4_pp_r_reg_38_/D (DFFQX1TS)                0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                      386.51


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/Q (DFFQX1TS)          0.72       0.72 f
  U1322/Y (CLKBUFX2TS)                                    0.23       0.96 f
  U1970/Y (NOR2XLTS)                                      0.56       1.52 r
  U1971/Y (NAND2X1TS)                                     0.32       1.84 f
  U1297/Y (CLKBUFX2TS)                                    0.27       2.11 f
  U1972/Y (NOR2XLTS)                                      0.28       2.39 r
  U1694/Y (CLKBUFX2TS)                                    0.32       2.71 r
  U1697/Y (INVX2TS)                                       0.12       2.82 f
  U2899/Y (OAI22X1TS)                                     0.17       3.00 r
  U2901/Y (OAI22X1TS)                                     0.16       3.16 f
  u_fpalu_s3_rhs_r_reg_2_/D (DFFQX1TS)                    0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                      386.52


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1907/Y (NAND4XLTS)                                     0.19       1.13 r
  U1908/Y (NOR2X1TS)                                      0.21       1.34 f
  U1547/Y (INVX2TS)                                       0.16       1.50 r
  U1548/Y (INVX2TS)                                       0.10       1.60 f
  U1376/Y (OR2X1TS)                                       0.39       1.99 f
  U1419/Y (INVX2TS)                                       0.11       2.10 r
  U1699/Y (CLKBUFX2TS)                                    0.22       2.32 r
  U1702/Y (INVX2TS)                                       0.11       2.43 f
  U2010/Y (AOI221XLTS)                                    0.43       2.86 r
  U2011/Y (OAI221XLTS)                                    0.24       3.11 f
  u_fpalu_s2_br4_pp_r_reg_13_/D (DFFQX1TS)                0.00       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1907/Y (NAND4XLTS)                                     0.19       1.13 r
  U1908/Y (NOR2X1TS)                                      0.21       1.34 f
  U1547/Y (INVX2TS)                                       0.16       1.50 r
  U1548/Y (INVX2TS)                                       0.10       1.60 f
  U1376/Y (OR2X1TS)                                       0.39       1.99 f
  U1419/Y (INVX2TS)                                       0.11       2.10 r
  U1699/Y (CLKBUFX2TS)                                    0.22       2.32 r
  U1700/Y (INVX2TS)                                       0.11       2.43 f
  U1994/Y (AOI221XLTS)                                    0.43       2.86 r
  U1995/Y (OAI221XLTS)                                    0.24       3.11 f
  u_fpalu_s2_br4_pp_r_reg_25_/D (DFFQX1TS)                0.00       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1907/Y (NAND4XLTS)                                     0.19       1.13 r
  U1908/Y (NOR2X1TS)                                      0.21       1.34 f
  U1547/Y (INVX2TS)                                       0.16       1.50 r
  U1548/Y (INVX2TS)                                       0.10       1.60 f
  U1376/Y (OR2X1TS)                                       0.39       1.99 f
  U1419/Y (INVX2TS)                                       0.11       2.10 r
  U1699/Y (CLKBUFX2TS)                                    0.22       2.32 r
  U1701/Y (INVX2TS)                                       0.10       2.43 f
  U2003/Y (AOI221XLTS)                                    0.43       2.86 r
  U2004/Y (OAI221XLTS)                                    0.24       3.10 f
  u_fpalu_s2_br4_pp_r_reg_37_/D (DFFQX1TS)                0.00       3.10 f
  data arrival time                                                  3.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1907/Y (NAND4XLTS)                                     0.19       1.13 r
  U1908/Y (NOR2X1TS)                                      0.21       1.34 f
  U1547/Y (INVX2TS)                                       0.16       1.50 r
  U1548/Y (INVX2TS)                                       0.10       1.60 f
  U1376/Y (OR2X1TS)                                       0.39       1.99 f
  U1419/Y (INVX2TS)                                       0.11       2.10 r
  U1699/Y (CLKBUFX2TS)                                    0.22       2.32 r
  U1703/Y (INVX2TS)                                       0.10       2.43 f
  U2018/Y (AOI221XLTS)                                    0.43       2.86 r
  U2019/Y (OAI221XLTS)                                    0.24       3.10 f
  u_fpalu_s2_br4_pp_r_reg_49_/D (DFFQX1TS)                0.00       3.10 f
  data arrival time                                                  3.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2541/Y (AOI22X1TS)                                     0.37       2.02 r
  U1573/Y (INVX2TS)                                       0.21       2.24 f
  U1575/Y (INVX2TS)                                       0.12       2.36 r
  U1650/Y (INVX2TS)                                       0.09       2.44 f
  U3022/Y (AOI221XLTS)                                    0.39       2.84 r
  U3023/Y (OAI221XLTS)                                    0.24       3.08 f
  u_fpalu_s2_br4_pp_r_reg_31_/D (DFFQX1TS)                0.00       3.08 f
  data arrival time                                                  3.08

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      386.58


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2543/Y (AOI22X1TS)                                     0.37       2.02 r
  U1577/Y (INVX2TS)                                       0.21       2.24 f
  U1579/Y (INVX2TS)                                       0.12       2.36 r
  U1646/Y (INVX2TS)                                       0.09       2.44 f
  U1772/Y (AOI221XLTS)                                    0.39       2.84 r
  U3008/Y (OAI221XLTS)                                    0.24       3.08 f
  u_fpalu_s2_br4_pp_r_reg_17_/D (DFFQX1TS)                0.00       3.08 f
  data arrival time                                                  3.08

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      386.58


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2543/Y (AOI22X1TS)                                     0.37       2.02 r
  U1577/Y (INVX2TS)                                       0.21       2.24 f
  U1579/Y (INVX2TS)                                       0.12       2.36 r
  U1646/Y (INVX2TS)                                       0.09       2.44 f
  U3004/Y (AOI221XLTS)                                    0.39       2.84 r
  U3005/Y (OAI221XLTS)                                    0.24       3.08 f
  u_fpalu_s2_br4_pp_r_reg_41_/D (DFFQX1TS)                0.00       3.08 f
  data arrival time                                                  3.08

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      386.58


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2541/Y (AOI22X1TS)                                     0.37       2.02 r
  U1573/Y (INVX2TS)                                       0.21       2.24 f
  U1575/Y (INVX2TS)                                       0.12       2.36 r
  U1650/Y (INVX2TS)                                       0.09       2.44 f
  U3018/Y (AOI221XLTS)                                    0.39       2.84 r
  U3019/Y (OAI221XLTS)                                    0.24       3.08 f
  u_fpalu_s2_br4_pp_r_reg_55_/D (DFFQX1TS)                0.00       3.08 f
  data arrival time                                                  3.08

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      386.58


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2543/Y (AOI22X1TS)                                     0.37       2.02 r
  U1577/Y (INVX2TS)                                       0.21       2.24 f
  U1580/Y (INVX2TS)                                       0.11       2.35 r
  U1647/Y (INVX2TS)                                       0.08       2.43 f
  U3006/Y (AOI221XLTS)                                    0.39       2.83 r
  U3007/Y (OAI221XLTS)                                    0.24       3.07 f
  u_fpalu_s2_br4_pp_r_reg_29_/D (DFFQX1TS)                0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                      386.59


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2543/Y (AOI22X1TS)                                     0.37       2.02 r
  U1577/Y (INVX2TS)                                       0.21       2.24 f
  U1580/Y (INVX2TS)                                       0.11       2.35 r
  U1647/Y (INVX2TS)                                       0.08       2.43 f
  U3002/Y (AOI221XLTS)                                    0.39       2.83 r
  U3003/Y (OAI221XLTS)                                    0.24       3.07 f
  u_fpalu_s2_br4_pp_r_reg_53_/D (DFFQX1TS)                0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                      386.59


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2541/Y (AOI22X1TS)                                     0.37       2.02 r
  U1573/Y (INVX2TS)                                       0.21       2.24 f
  U1576/Y (INVX2TS)                                       0.11       2.35 r
  U1651/Y (INVX2TS)                                       0.08       2.43 f
  U3020/Y (AOI221XLTS)                                    0.39       2.83 r
  U3021/Y (OAI221XLTS)                                    0.24       3.07 f
  u_fpalu_s2_br4_pp_r_reg_43_/D (DFFQX1TS)                0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                      386.59


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2541/Y (AOI22X1TS)                                     0.37       2.02 r
  U1573/Y (INVX2TS)                                       0.21       2.24 f
  U1576/Y (INVX2TS)                                       0.11       2.35 r
  U1651/Y (INVX2TS)                                       0.08       2.43 f
  U3024/Y (AOI221XLTS)                                    0.39       2.83 r
  U3025/Y (OAI221XLTS)                                    0.24       3.07 f
  u_fpalu_s2_br4_pp_r_reg_19_/D (DFFQX1TS)                0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                      386.59


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2537/Y (AOI22X1TS)                                     0.36       2.00 r
  U1565/Y (INVX2TS)                                       0.21       2.22 f
  U1567/Y (INVX2TS)                                       0.12       2.34 r
  U1644/Y (INVX2TS)                                       0.09       2.42 f
  U1773/Y (AOI221XLTS)                                    0.39       2.82 r
  U3000/Y (OAI221XLTS)                                    0.24       3.06 f
  u_fpalu_s2_br4_pp_r_reg_16_/D (DFFQX1TS)                0.00       3.06 f
  data arrival time                                                  3.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                      386.60


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2537/Y (AOI22X1TS)                                     0.36       2.00 r
  U1565/Y (INVX2TS)                                       0.21       2.22 f
  U1567/Y (INVX2TS)                                       0.12       2.34 r
  U1644/Y (INVX2TS)                                       0.09       2.42 f
  U2996/Y (AOI221XLTS)                                    0.39       2.82 r
  U2997/Y (OAI221XLTS)                                    0.24       3.06 f
  u_fpalu_s2_br4_pp_r_reg_40_/D (DFFQX1TS)                0.00       3.06 f
  data arrival time                                                  3.06

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                      386.60


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2537/Y (AOI22X1TS)                                     0.36       2.00 r
  U1565/Y (INVX2TS)                                       0.21       2.22 f
  U1568/Y (INVX2TS)                                       0.11       2.33 r
  U1645/Y (INVX2TS)                                       0.08       2.42 f
  U2998/Y (AOI221XLTS)                                    0.39       2.81 r
  U2999/Y (OAI221XLTS)                                    0.24       3.05 f
  u_fpalu_s2_br4_pp_r_reg_28_/D (DFFQX1TS)                0.00       3.05 f
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.60


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2537/Y (AOI22X1TS)                                     0.36       2.00 r
  U1565/Y (INVX2TS)                                       0.21       2.22 f
  U1568/Y (INVX2TS)                                       0.11       2.33 r
  U1645/Y (INVX2TS)                                       0.08       2.42 f
  U2994/Y (AOI221XLTS)                                    0.39       2.81 r
  U2995/Y (OAI221XLTS)                                    0.24       3.05 f
  u_fpalu_s2_br4_pp_r_reg_52_/D (DFFQX1TS)                0.00       3.05 f
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.60


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1705/Y (INVX2TS)                                       0.17       2.28 r
  U3044/Y (INVX2TS)                                       0.09       2.37 f
  U3052/Y (AOI221XLTS)                                    0.43       2.81 r
  U3053/Y (OAI221XLTS)                                    0.24       3.05 f
  u_fpalu_s2_br4_pp_r_reg_22_/D (DFFQX1TS)                0.00       3.05 f
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.61


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1705/Y (INVX2TS)                                       0.17       2.28 r
  U3044/Y (INVX2TS)                                       0.09       2.37 f
  U3048/Y (AOI221XLTS)                                    0.43       2.81 r
  U3049/Y (OAI221XLTS)                                    0.24       3.05 f
  u_fpalu_s2_br4_pp_r_reg_46_/D (DFFQX1TS)                0.00       3.05 f
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.61


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.61       0.61 r
  U2024/Y (NOR4XLTS)                                      0.15       0.75 f
  U2025/Y (NAND2X1TS)                                     0.22       0.97 r
  U1448/Y (INVX2TS)                                       0.14       1.11 f
  U1636/Y (NAND2X1TS)                                     0.17       1.27 r
  U1637/Y (INVX2TS)                                       0.12       1.39 f
  U2029/Y (AO22XLTS)                                      0.46       1.86 f
  U2030/Y (NOR2XLTS)                                      0.35       2.21 r
  U2033/Y (NAND4BXLTS)                                    0.28       2.49 f
  U2034/Y (NOR2XLTS)                                      0.47       2.96 r
  u_fpalu_s5_lzd_r_reg_2_/D (DFFQX1TS)                    0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.43     389.57
  data required time                                               389.57
  --------------------------------------------------------------------------
  data required time                                               389.57
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                      386.61


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFQX1TS)                         0.73       0.73 f
  U1777/Y (INVX2TS)                                       0.11       0.84 r
  U1632/Y (CLKBUFX2TS)                                    0.20       1.04 r
  U1458/Y (INVX2TS)                                       0.09       1.13 f
  U2013/Y (NAND2X1TS)                                     0.21       1.35 r
  U1393/Y (INVX2TS)                                       0.16       1.50 f
  U1394/Y (INVX2TS)                                       0.08       1.58 r
  U2014/Y (NAND2X1TS)                                     0.12       1.71 f
  U2017/Y (NOR2XLTS)                                      0.63       2.33 r
  U1490/Y (INVX2TS)                                       0.32       2.66 f
  U2986/Y (OAI221XLTS)                                    0.35       3.01 r
  u_fpalu_s2_br4_pp_r_reg_51_/D (DFFQX1TS)                0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      386.66


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFQX1TS)                         0.73       0.73 f
  U1992/Y (INVX2TS)                                       0.11       0.84 r
  U1633/Y (CLKBUFX2TS)                                    0.20       1.04 r
  U1457/Y (INVX2TS)                                       0.09       1.13 f
  U1998/Y (NAND2X1TS)                                     0.21       1.35 r
  U1391/Y (INVX2TS)                                       0.16       1.50 f
  U1392/Y (INVX2TS)                                       0.08       1.58 r
  U1999/Y (NAND2X1TS)                                     0.12       1.71 f
  U2002/Y (NOR2XLTS)                                      0.63       2.33 r
  U1482/Y (INVX2TS)                                       0.32       2.66 f
  U2988/Y (OAI221XLTS)                                    0.35       3.01 r
  u_fpalu_s2_br4_pp_r_reg_39_/D (DFFQX1TS)                0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      386.66


  Startpoint: u_fpalu_s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s5_opcode_r_reg_1_/Q (DFFQX1TS)                 0.73       0.73 f
  U1426/Y (INVX2TS)                                       0.10       0.83 r
  U1427/Y (INVX2TS)                                       0.07       0.89 f
  U1800/Y (NOR2XLTS)                                      0.33       1.23 r
  U1415/Y (INVX2TS)                                       0.22       1.44 f
  U2188/Y (NAND2X1TS)                                     0.17       1.62 r
  U2189/Y (INVX2TS)                                       0.12       1.73 f
  U1758/Y (AOI211XLTS)                                    0.35       2.08 r
  DP_OP_251J1_125_6083_U7/S (CMPR32X2TS)                  0.80       2.88 f
  U2159/Y (NOR2BX1TS)                                     0.40       3.28 f
  dout_29i[22] (out)                                      0.00       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                      386.67


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2035/Y (AOI22X1TS)                                     0.41       2.05 r
  U1466/Y (INVX2TS)                                       0.22       2.28 f
  U2989/Y (AOI221XLTS)                                    0.45       2.73 r
  U2990/Y (OAI221XLTS)                                    0.24       2.97 f
  u_fpalu_s2_br4_pp_r_reg_27_/D (DFFQX1TS)                0.00       2.97 f
  data arrival time                                                  2.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      386.69


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2035/Y (AOI22X1TS)                                     0.41       2.05 r
  U1465/Y (INVX2TS)                                       0.22       2.28 f
  U2991/Y (AOI221XLTS)                                    0.45       2.73 r
  U2992/Y (OAI221XLTS)                                    0.24       2.97 f
  u_fpalu_s2_br4_pp_r_reg_15_/D (DFFQX1TS)                0.00       2.97 f
  data arrival time                                                  2.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      386.69


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1705/Y (INVX2TS)                                       0.17       2.28 r
  U3044/Y (INVX2TS)                                       0.09       2.37 f
  U1295/Y (CLKBUFX2TS)                                    0.20       2.58 f
  U3055/Y (AOI22X1TS)                                     0.23       2.81 r
  U3056/Y (OAI22X1TS)                                     0.14       2.94 f
  u_fpalu_s2_br4_pp_r_reg_10_/D (DFFQX1TS)                0.00       2.94 f
  data arrival time                                                  2.94

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                      386.73


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFRXLTS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFRXLTS)                1.05       1.05 r
  U1414/Y (INVX2TS)                        0.21       1.26 f
  U1912/Y (NOR2XLTS)                       0.40       1.66 r
  U1913/Y (INVX2TS)                        0.24       1.90 f
  U1918/Y (AOI222XLTS)                     0.66       2.55 r
  U1924/Y (AOI31XLTS)                      0.33       2.88 f
  alu_opcode_r_reg_0_/D (DFFQX1TS)         0.00       2.88 f
  data arrival time                                   2.88

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (MET)                                       386.76


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFQX1TS)                         0.73       0.73 f
  U1992/Y (INVX2TS)                                       0.11       0.84 r
  U1633/Y (CLKBUFX2TS)                                    0.20       1.04 r
  U1457/Y (INVX2TS)                                       0.09       1.13 f
  U1998/Y (NAND2X1TS)                                     0.21       1.35 r
  U1391/Y (INVX2TS)                                       0.16       1.50 f
  U1392/Y (INVX2TS)                                       0.08       1.58 r
  U1999/Y (NAND2X1TS)                                     0.12       1.71 f
  U2000/Y (NOR2XLTS)                                      0.61       2.32 r
  U1537/Y (INVX2TS)                                       0.34       2.65 f
  U1790/Y (OAI21XLTS)                                     0.27       2.92 r
  u_fpalu_s2_br4_pp_r_reg_36_/D (DFFQX1TS)                0.00       2.92 r
  data arrival time                                                  2.92

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      386.77


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFQX1TS)                         0.73       0.73 f
  U1777/Y (INVX2TS)                                       0.11       0.84 r
  U1632/Y (CLKBUFX2TS)                                    0.20       1.04 r
  U1458/Y (INVX2TS)                                       0.09       1.13 f
  U2013/Y (NAND2X1TS)                                     0.21       1.35 r
  U1393/Y (INVX2TS)                                       0.16       1.50 f
  U1394/Y (INVX2TS)                                       0.08       1.58 r
  U2014/Y (NAND2X1TS)                                     0.12       1.71 f
  U2015/Y (NOR2XLTS)                                      0.61       2.32 r
  U1542/Y (INVX2TS)                                       0.34       2.65 f
  U2446/Y (OAI21XLTS)                                     0.27       2.92 r
  u_fpalu_s2_br4_pp_r_reg_48_/D (DFFQX1TS)                0.00       2.92 r
  data arrival time                                                  2.92

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      386.77


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2758/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2759/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_2_U14/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_2_U13/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_2_U12/S (CMPR32X2TS)                             0.48       2.87 f
  u_fpalu_s3_ps1_r_reg_4_/D (DFFQX1TS)                    0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                      386.79


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2751/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2752/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_0_U15/CO (CMPR32X2TS)                            0.41       2.39 r
  intadd_0_U14/S (CMPR32X2TS)                             0.48       2.87 f
  u_fpalu_s3_ps0_r_reg_4_/D (DFFQX1TS)                    0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                      386.79


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1907/Y (NAND4XLTS)                                     0.19       1.13 r
  U1908/Y (NOR2X1TS)                                      0.21       1.34 f
  U1547/Y (INVX2TS)                                       0.16       1.50 r
  U1548/Y (INVX2TS)                                       0.10       1.60 f
  U1376/Y (OR2X1TS)                                       0.39       1.99 f
  U1419/Y (INVX2TS)                                       0.11       2.10 r
  U1699/Y (CLKBUFX2TS)                                    0.22       2.32 r
  U1701/Y (INVX2TS)                                       0.10       2.43 f
  U2443/Y (OAI21XLTS)                                     0.25       2.68 r
  U2444/Y (OAI21XLTS)                                     0.16       2.83 f
  u_fpalu_s2_br4_pp_r_reg_24_/D (DFFQX1TS)                0.00       2.83 f
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.84


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1548/Y (INVX2TS)                                       0.12       1.79 r
  U1334/Y (AO22XLTS)                                      0.46       2.25 r
  U1570/Y (INVX2TS)                                       0.24       2.49 f
  U2542/Y (AOI22X1TS)                                     0.22       2.71 r
  U1789/Y (OAI21XLTS)                                     0.12       2.83 f
  u_fpalu_s2_br4_pp_r_reg_7_/D (DFFQX1TS)                 0.00       2.83 f
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.84


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1549/Y (INVX2TS)                                       0.11       1.78 r
  U1336/Y (AO22XLTS)                                      0.46       2.24 r
  U1558/Y (INVX2TS)                                       0.25       2.49 f
  U1981/Y (AOI22X1TS)                                     0.22       2.71 r
  U1982/Y (OAI21XLTS)                                     0.12       2.83 f
  u_fpalu_s2_br4_pp_r_reg_9_/D (DFFQX1TS)                 0.00       2.83 f
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.85


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1907/Y (NAND4XLTS)                                     0.19       1.13 r
  U1908/Y (NOR2X1TS)                                      0.21       1.34 f
  U1547/Y (INVX2TS)                                       0.16       1.50 r
  U1548/Y (INVX2TS)                                       0.10       1.60 f
  U1376/Y (OR2X1TS)                                       0.39       1.99 f
  U1419/Y (INVX2TS)                                       0.11       2.10 r
  U1699/Y (CLKBUFX2TS)                                    0.22       2.32 r
  U1703/Y (INVX2TS)                                       0.10       2.43 f
  U2468/Y (OAI21XLTS)                                     0.25       2.68 r
  U2469/Y (OAI21XLTS)                                     0.16       2.83 f
  u_fpalu_s2_br4_pp_r_reg_12_/D (DFFQX1TS)                0.00       2.83 f
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.85


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1550/Y (INVX2TS)                                       0.10       1.78 r
  U1335/Y (AO22XLTS)                                      0.45       2.23 r
  U1582/Y (INVX2TS)                                       0.24       2.47 f
  U2548/Y (AOI22X1TS)                                     0.22       2.69 r
  U1791/Y (OAI21XLTS)                                     0.12       2.81 f
  u_fpalu_s2_br4_pp_r_reg_5_/D (DFFQX1TS)                 0.00       2.81 f
  data arrival time                                                  2.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                      386.87


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1550/Y (INVX2TS)                                       0.10       1.78 r
  U1333/Y (AO22XLTS)                                      0.45       2.23 r
  U1562/Y (INVX2TS)                                       0.24       2.47 f
  U2539/Y (AOI22X1TS)                                     0.22       2.69 r
  U2540/Y (OAI21XLTS)                                     0.12       2.81 f
  u_fpalu_s2_br4_pp_r_reg_8_/D (DFFQX1TS)                 0.00       2.81 f
  data arrival time                                                  2.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                      386.87


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1548/Y (INVX2TS)                                       0.12       1.79 r
  U1376/Y (OR2X1TS)                                       0.23       2.03 r
  U1419/Y (INVX2TS)                                       0.11       2.13 f
  U1699/Y (CLKBUFX2TS)                                    0.27       2.40 f
  U1700/Y (INVX2TS)                                       0.14       2.54 r
  U2489/Y (AOI22X1TS)                                     0.14       2.69 f
  U1793/Y (OAI21XLTS)                                     0.11       2.80 r
  u_fpalu_s2_br4_pp_r_reg_1_/D (DFFQX1TS)                 0.00       2.80 r
  data arrival time                                                  2.80

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      386.89


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1550/Y (INVX2TS)                                       0.10       1.78 r
  U1335/Y (AO22XLTS)                                      0.45       2.23 r
  U1583/Y (INVX2TS)                                       0.25       2.48 f
  U2546/Y (AOI22X1TS)                                     0.17       2.65 r
  U2547/Y (OAI21XLTS)                                     0.12       2.77 f
  u_fpalu_s2_br4_pp_r_reg_6_/D (DFFQX1TS)                 0.00       2.77 f
  data arrival time                                                  2.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      386.91


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1734/Y (OR2X1TS)                                       0.50       1.25 f
  U1736/Y (INVX2TS)                                       0.16       1.41 r
  U1344/Y (AO22XLTS)                                      0.40       1.81 r
  U1411/Y (INVX2TS)                                       0.16       1.98 f
  U2869/Y (OAI22X1TS)                                     0.26       2.23 r
  U2935/Y (NAND3XLTS)                                     0.29       2.52 f
  U2936/Y (AOI32X1TS)                                     0.28       2.80 r
  u_fpalu_s3_rhs_r_reg_16_/D (DFFQX1TS)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_16_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      386.92


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)          0.66       0.66 r
  U1965/Y (INVX2TS)                                       0.11       0.76 f
  U1374/Y (OR2X1TS)                                       0.47       1.23 f
  U1596/Y (INVX2TS)                                       0.17       1.41 r
  U2523/Y (INVX2TS)                                       0.09       1.50 f
  U2528/Y (OAI21XLTS)                                     0.25       1.75 r
  U2529/Y (AOI21X1TS)                                     0.21       1.96 f
  U2884/Y (OAI22X1TS)                                     0.26       2.22 r
  U2937/Y (NAND3XLTS)                                     0.29       2.51 f
  U2938/Y (AOI32X1TS)                                     0.28       2.79 r
  u_fpalu_s3_rhs_r_reg_17_/D (DFFQX1TS)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_17_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                      386.93


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1548/Y (INVX2TS)                                       0.12       1.79 r
  U1376/Y (OR2X1TS)                                       0.23       2.03 r
  U1419/Y (INVX2TS)                                       0.11       2.13 f
  U1699/Y (CLKBUFX2TS)                                    0.27       2.40 f
  U1701/Y (INVX2TS)                                       0.14       2.54 r
  U2982/Y (OAI221XLTS)                                    0.18       2.72 f
  u_fpalu_s2_br4_pp_r_reg_0_/D (DFFQX1TS)                 0.00       2.72 f
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      386.94


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1440/Y (INVX2TS)                                       0.08       2.60 f
  U2479/Y (NOR2XLTS)                                      0.17       2.76 r
  u_fpalu_s3_lhs_r_reg_7_/D (DFFQX1TS)                    0.00       2.76 r
  data arrival time                                                  2.76

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_7_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      386.95


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U1336/Y (AO22XLTS)                                      0.69       2.35 f
  U1557/Y (INVX2TS)                                       0.21       2.56 r
  U3043/Y (OAI22X1TS)                                     0.12       2.67 f
  u_fpalu_s2_br4_pp_r_reg_69_/D (DFFQX1TS)                0.00       2.67 f
  data arrival time                                                  2.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      386.97


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1548/Y (INVX2TS)                                       0.12       1.79 r
  U1376/Y (OR2X1TS)                                       0.23       2.03 r
  U1419/Y (INVX2TS)                                       0.11       2.13 f
  U1699/Y (CLKBUFX2TS)                                    0.27       2.40 f
  U1702/Y (INVX2TS)                                       0.14       2.54 r
  U2983/Y (OAI22X1TS)                                     0.14       2.68 f
  u_fpalu_s2_br4_pp_r_reg_61_/D (DFFQX1TS)                0.00       2.68 f
  data arrival time                                                  2.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1441/Y (INVX2TS)                                       0.08       2.60 f
  U2865/Y (NOR2BX1TS)                                     0.13       2.72 r
  u_fpalu_s3_lhs_r_reg_21_/D (DFFQX1TS)                   0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_21_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1441/Y (INVX2TS)                                       0.08       2.60 f
  U2857/Y (NOR2BX1TS)                                     0.13       2.72 r
  u_fpalu_s3_lhs_r_reg_10_/D (DFFQX1TS)                   0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_10_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1441/Y (INVX2TS)                                       0.08       2.60 f
  U2849/Y (NOR2BX1TS)                                     0.13       2.72 r
  u_fpalu_s3_lhs_r_reg_0_/D (DFFQX1TS)                    0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1441/Y (INVX2TS)                                       0.08       2.60 f
  U2855/Y (NOR2BX1TS)                                     0.13       2.72 r
  u_fpalu_s3_lhs_r_reg_8_/D (DFFQX1TS)                    0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_8_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U1336/Y (AO22XLTS)                                      0.69       2.35 f
  U1560/Y (INVX2TS)                                       0.19       2.53 r
  U3054/Y (OAI22X1TS)                                     0.13       2.67 f
  u_fpalu_s2_br4_pp_r_reg_70_/D (DFFQX1TS)                0.00       2.67 f
  data arrival time                                                  2.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1440/Y (INVX2TS)                                       0.08       2.60 f
  U2861/Y (NOR2BX1TS)                                     0.12       2.72 r
  u_fpalu_s3_lhs_r_reg_16_/D (DFFQX1TS)                   0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_16_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1440/Y (INVX2TS)                                       0.08       2.60 f
  U2854/Y (NOR2BX1TS)                                     0.12       2.72 r
  u_fpalu_s3_lhs_r_reg_6_/D (DFFQX1TS)                    0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_6_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U1439/Y (INVX2TS)                                       0.09       2.52 r
  U1440/Y (INVX2TS)                                       0.08       2.60 f
  U2853/Y (NOR2BX1TS)                                     0.12       2.72 r
  u_fpalu_s3_lhs_r_reg_4_/D (DFFQX1TS)                    0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      387.01


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1335/Y (AO22XLTS)                                      0.68       2.31 f
  U1581/Y (INVX2TS)                                       0.18       2.49 r
  U3017/Y (OAI22X1TS)                                     0.13       2.62 f
  u_fpalu_s2_br4_pp_r_reg_66_/D (DFFQX1TS)                0.00       2.62 f
  data arrival time                                                  2.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                      387.02


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U1334/Y (AO22XLTS)                                      0.69       2.33 f
  U1569/Y (INVX2TS)                                       0.18       2.51 r
  U3034/Y (OAI22X1TS)                                     0.13       2.64 f
  u_fpalu_s2_br4_pp_r_reg_68_/D (DFFQX1TS)                0.00       2.64 f
  data arrival time                                                  2.64

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_68_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                      387.03


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2035/Y (AOI22X1TS)                                     0.41       2.05 r
  U1685/Y (INVX2TS)                                       0.25       2.30 f
  U1686/Y (INVX2TS)                                       0.12       2.42 r
  U2490/Y (AOI22X1TS)                                     0.13       2.55 f
  U2491/Y (OAI21XLTS)                                     0.11       2.66 r
  u_fpalu_s2_br4_pp_r_reg_2_/D (DFFQX1TS)                 0.00       2.66 r
  data arrival time                                                  2.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                      387.03


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U1334/Y (AO22XLTS)                                      0.69       2.33 f
  U1570/Y (INVX2TS)                                       0.20       2.53 r
  U3026/Y (OAI22X1TS)                                     0.11       2.64 f
  u_fpalu_s2_br4_pp_r_reg_67_/D (DFFQX1TS)                0.00       2.64 f
  data arrival time                                                  2.64

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                      387.03


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1335/Y (AO22XLTS)                                      0.68       2.31 f
  U1582/Y (INVX2TS)                                       0.20       2.51 r
  U3009/Y (OAI22X1TS)                                     0.11       2.62 f
  u_fpalu_s2_br4_pp_r_reg_65_/D (DFFQX1TS)                0.00       2.62 f
  data arrival time                                                  2.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                      387.05


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2035/Y (AOI22X1TS)                                     0.41       2.05 r
  U1685/Y (INVX2TS)                                       0.25       2.30 f
  U1687/Y (INVX2TS)                                       0.11       2.42 r
  U2538/Y (AOI22X1TS)                                     0.09       2.51 f
  U1792/Y (OAI21XLTS)                                     0.11       2.62 r
  u_fpalu_s2_br4_pp_r_reg_3_/D (DFFQX1TS)                 0.00       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                      387.07


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1547/Y (INVX2TS)                                       0.25       1.67 f
  U1548/Y (INVX2TS)                                       0.12       1.79 r
  U1376/Y (OR2X1TS)                                       0.23       2.03 r
  U1419/Y (INVX2TS)                                       0.11       2.13 f
  U1699/Y (CLKBUFX2TS)                                    0.27       2.40 f
  U1703/Y (INVX2TS)                                       0.14       2.54 r
  U1910/Y (NOR2XLTS)                                      0.07       2.61 f
  u_fpalu_s2_br4_pp_r_reg_60_/D (DFFQX1TS)                0.00       2.61 f
  data arrival time                                                  2.61

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      387.07


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2543/Y (AOI22X1TS)                                     0.37       2.02 r
  U1577/Y (INVX2TS)                                       0.21       2.24 f
  U1578/Y (INVX2TS)                                       0.11       2.35 r
  U2544/Y (AOI22X1TS)                                     0.13       2.48 f
  U2545/Y (OAI21XLTS)                                     0.11       2.60 r
  u_fpalu_s2_br4_pp_r_reg_4_/D (DFFQX1TS)                 0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                      387.10


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2035/Y (AOI22X1TS)                                     0.41       2.05 r
  U1685/Y (INVX2TS)                                       0.25       2.30 f
  U1688/Y (INVX2TS)                                       0.12       2.42 r
  U2993/Y (OAI22X1TS)                                     0.12       2.54 f
  u_fpalu_s2_br4_pp_r_reg_63_/D (DFFQX1TS)                0.00       2.54 f
  data arrival time                                                  2.54

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                      387.10


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U2848/Y (OA21XLTS)                                      0.50       2.56 f
  u_fpalu_s3_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      387.11


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1718/Y (INVX2TS)                                       0.11       2.43 f
  U2482/Y (NOR2XLTS)                                      0.17       2.59 r
  u_fpalu_s3_lhs_r_reg_11_/D (DFFQX1TS)                   0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_11_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                      387.12


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1716/Y (INVX2TS)                                       0.11       2.43 f
  U1794/Y (NOR2XLTS)                                      0.17       2.59 r
  u_fpalu_s3_lhs_r_reg_5_/D (DFFQX1TS)                    0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_5_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                      387.12


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1717/Y (INVX2TS)                                       0.10       2.41 f
  U2480/Y (NOR2XLTS)                                      0.16       2.57 r
  u_fpalu_s3_lhs_r_reg_19_/D (DFFQX1TS)                   0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_19_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      387.14


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1705/Y (INVX2TS)                                       0.17       2.28 r
  U1709/Y (OAI31X1TS)                                     0.15       2.43 f
  U2492/Y (OAI21XLTS)                                     0.11       2.55 r
  u_fpalu_s2_br4_pp_r_reg_23_/D (DFFQX1TS)                0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.15


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1534/Y (INVX2TS)                                       0.22       1.64 f
  U2035/Y (AOI22X1TS)                                     0.41       2.05 r
  U1685/Y (INVX2TS)                                       0.25       2.30 f
  U1686/Y (INVX2TS)                                       0.12       2.42 r
  U2984/Y (OAI22X1TS)                                     0.10       2.52 f
  u_fpalu_s2_br4_pp_r_reg_62_/D (DFFQX1TS)                0.00       2.52 f
  data arrival time                                                  2.52

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      387.15


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U2852/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_3_/D (DFFQX1TS)                    0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1403/Y (INVX2TS)                                       0.12       2.43 f
  U2850/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_1_/D (DFFQX1TS)                    0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1716/Y (INVX2TS)                                       0.11       2.43 f
  U2862/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_17_/D (DFFQX1TS)                   0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_17_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1716/Y (INVX2TS)                                       0.11       2.43 f
  U2864/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_20_/D (DFFQX1TS)                   0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_20_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1716/Y (INVX2TS)                                       0.11       2.43 f
  U2863/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_18_/D (DFFQX1TS)                   0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_18_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1718/Y (INVX2TS)                                       0.11       2.43 f
  U2859/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_13_/D (DFFQX1TS)                   0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_13_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1718/Y (INVX2TS)                                       0.11       2.43 f
  U2860/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_14_/D (DFFQX1TS)                   0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_14_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1718/Y (INVX2TS)                                       0.11       2.43 f
  U2858/Y (NOR2BX1TS)                                     0.13       2.55 r
  u_fpalu_s3_lhs_r_reg_12_/D (DFFQX1TS)                   0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_12_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      387.18


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1706/Y (INVX2TS)                                       0.16       2.27 r
  U2483/Y (OAI21XLTS)                                     0.12       2.39 f
  U2484/Y (OAI21XLTS)                                     0.11       2.50 r
  u_fpalu_s2_br4_pp_r_reg_47_/D (DFFQX1TS)                0.00       2.50 r
  data arrival time                                                  2.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                      387.19


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1707/Y (INVX2TS)                                       0.16       2.27 r
  U2485/Y (OAI21XLTS)                                     0.12       2.39 f
  U2486/Y (OAI21XLTS)                                     0.11       2.50 r
  u_fpalu_s2_br4_pp_r_reg_35_/D (DFFQX1TS)                0.00       2.50 r
  data arrival time                                                  2.50

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                      387.19


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2758/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2759/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_2_U14/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_2_U13/S (CMPR32X2TS)                             0.48       2.46 f
  u_fpalu_s3_ps1_r_reg_3_/D (DFFQX1TS)                    0.00       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      387.20


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2751/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2752/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)                            0.76       1.99 r
  intadd_0_U15/S (CMPR32X2TS)                             0.48       2.46 f
  u_fpalu_s3_ps0_r_reg_3_/D (DFFQX1TS)                    0.00       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      387.20


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U1715/Y (INVX2TS)                                       0.25       2.31 r
  U1717/Y (INVX2TS)                                       0.10       2.41 f
  U2851/Y (NOR2BX1TS)                                     0.12       2.53 r
  u_fpalu_s3_lhs_r_reg_2_/D (DFFQX1TS)                    0.00       2.53 r
  data arrival time                                                  2.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                      387.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1708/Y (INVX2TS)                                       0.15       2.27 r
  U2487/Y (OAI21XLTS)                                     0.12       2.38 f
  U2488/Y (OAI21XLTS)                                     0.11       2.49 r
  u_fpalu_s2_br4_pp_r_reg_59_/D (DFFQX1TS)                0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.30     389.70
  data required time                                               389.70
  --------------------------------------------------------------------------
  data required time                                               389.70
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                      387.20


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1705/Y (INVX2TS)                                       0.17       2.28 r
  U3044/Y (INVX2TS)                                       0.09       2.37 f
  U3045/Y (AOI21X1TS)                                     0.15       2.53 r
  u_fpalu_s2_br4_pp_r_reg_11_/D (DFFQX1TS)                0.00       2.53 r
  data arrival time                                                  2.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                      387.21


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1532/Y (INVX2TS)                                       0.24       1.66 f
  U2543/Y (AOI22X1TS)                                     0.37       2.02 r
  U1577/Y (INVX2TS)                                       0.21       2.24 f
  U1578/Y (INVX2TS)                                       0.11       2.35 r
  U3001/Y (OAI22X1TS)                                     0.10       2.45 f
  u_fpalu_s2_br4_pp_r_reg_64_/D (DFFQX1TS)                0.00       2.45 f
  data arrival time                                                  2.45

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                      387.22


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  U1906/Y (INVX2TS)                                       0.11       0.82 r
  U1907/Y (NAND4XLTS)                                     0.20       1.02 f
  U1908/Y (NOR2X1TS)                                      0.40       1.42 r
  U1533/Y (INVX2TS)                                       0.20       1.63 f
  U1704/Y (OR2X1TS)                                       0.49       2.12 f
  U1708/Y (INVX2TS)                                       0.15       2.27 r
  U1925/Y (NOR2XLTS)                                      0.08       2.34 f
  u_fpalu_s2_br4_pp_r_reg_71_/D (DFFQX1TS)                0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_pp_r_reg_71_/CK (DFFQX1TS)               0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      387.34


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U2481/Y (NOR2XLTS)                                      0.28       2.34 r
  u_fpalu_s3_lhs_r_reg_15_/D (DFFQX1TS)                   0.00       2.34 r
  data arrival time                                                  2.34

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_15_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      387.37


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_11_/Q (DFFQX1TS)              0.69       0.69 f
  U2475/Y (OR4X2TS)                                       0.49       1.19 f
  U2476/Y (NOR4XLTS)                                      0.43       1.62 r
  U2477/Y (NAND4XLTS)                                     0.44       2.06 f
  U2856/Y (NOR2BX1TS)                                     0.23       2.29 r
  u_fpalu_s3_lhs_r_reg_9_/D (DFFQX1TS)                    0.00       2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_lhs_r_reg_9_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      387.43


  Startpoint: u_fpalu_s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (DFFQX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_38_/Q (DFFQX1TS)                0.70       0.70 f
  U2758/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2759/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_2_U14/S (CMPR32X2TS)                             0.83       2.05 f
  u_fpalu_s3_ps1_r_reg_2_/D (DFFQX1TS)                    0.00       2.05 f
  data arrival time                                                  2.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      387.61


  Startpoint: u_fpalu_s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_2_/Q (DFFQX1TS)                 0.70       0.70 f
  U2751/Y (CLKAND2X2TS)                                   0.23       0.93 f
  U2752/Y (AOI2BB1XLTS)                                   0.29       1.22 r
  intadd_0_U16/S (CMPR32X2TS)                             0.83       2.05 f
  u_fpalu_s3_ps0_r_reg_2_/D (DFFQX1TS)                    0.00       2.05 f
  data arrival time                                                  2.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_2_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      387.61


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2761/Y (AND3X1TS)                       0.39     196.24 r
  U2762/Y (NAND2X1TS)                      0.18     196.42 f
  U2764/Y (INVX2TS)                        0.10     196.52 r
  U2769/Y (NAND2X1TS)                      0.09     196.61 f
  U2770/Y (XNOR2X1TS)                      0.22     196.83 f
  cmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.00     196.83 f
  data arrival time                                 196.83

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.51     584.49
  data required time                                584.49
  -----------------------------------------------------------
  data required time                                584.49
  data arrival time                                -196.83
  -----------------------------------------------------------
  slack (MET)                                       387.65


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2761/Y (AND3X1TS)                       0.39     196.24 r
  U2762/Y (NAND2X1TS)                      0.18     196.42 f
  U2763/Y (XNOR2X1TS)                      0.25     196.66 f
  cmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.00     196.66 f
  data arrival time                                 196.66

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.51     584.49
  data required time                                584.49
  -----------------------------------------------------------
  data required time                                584.49
  data arrival time                                -196.66
  -----------------------------------------------------------
  slack (MET)                                       387.82


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.71       0.71 f
  U2024/Y (NOR4XLTS)                                      0.45       1.17 r
  U2025/Y (NAND2X1TS)                                     0.32       1.49 f
  U1448/Y (INVX2TS)                                       0.14       1.63 r
  U1636/Y (NAND2X1TS)                                     0.16       1.79 f
  U1637/Y (INVX2TS)                                       0.12       1.91 r
  u_fpalu_s5_lzd_r_reg_4_/D (DFFQX1TS)                    0.00       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_4_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.26     389.74
  data required time                                               389.74
  --------------------------------------------------------------------------
  data required time                                               389.74
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      387.83


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.71       0.71 f
  U2024/Y (NOR4XLTS)                                      0.45       1.17 r
  U2025/Y (NAND2X1TS)                                     0.32       1.49 f
  U2725/Y (AOI21X1TS)                                     0.28       1.77 r
  u_fpalu_s5_lzd_r_reg_3_/D (DFFQX1TS)                    0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_lzd_r_reg_3_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      387.90


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2761/Y (AND3X1TS)                       0.39     196.24 r
  U2762/Y (NAND2X1TS)                      0.18     196.42 f
  U2764/Y (INVX2TS)                        0.10     196.52 r
  U2765/Y (AOI2BB1XLTS)                    0.07     196.58 f
  cmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.00     196.58 f
  data arrival time                                 196.58

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.50     584.50
  data required time                                584.50
  -----------------------------------------------------------
  data required time                                584.50
  data arrival time                                -196.58
  -----------------------------------------------------------
  slack (MET)                                       387.92


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  U1313/Y (CLKBUFX2TS)                                    0.24       0.94 f
  U1954/Y (NOR2XLTS)                                      0.39       1.33 r
  U1955/Y (AOI21X1TS)                                     0.28       1.61 f
  U1956/Y (INVX2TS)                                       0.11       1.71 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/D (DFFQX1TS)          0.00       1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                                     -0.25     389.75
  data required time                                               389.75
  --------------------------------------------------------------------------
  data required time                                               389.75
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.04


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX1TS)                  0.76       0.76 f
  U1635/Y (CLKBUFX2TS)                                    0.25       1.01 f
  U1958/Y (CLKAND2X2TS)                                   0.22       1.23 f
  U1959/Y (AOI2BB1XLTS)                                   0.36       1.59 f
  u_fpalu_s3_ps0_r_reg_1_/D (DFFQX1TS)                    0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                      388.08


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U1681/Y (INVX2TS)                                       0.13       0.86 r
  U1682/Y (INVX2TS)                                       0.09       0.95 f
  U3079/Y (CLKAND2X2TS)                                   0.20       1.15 f
  U3082/Y (AO22XLTS)                                      0.42       1.57 f
  u_fpalu_s2_expa_r_reg_5_/D (DFFQX1TS)                   0.00       1.57 f
  data arrival time                                                  1.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                      388.10


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U1681/Y (INVX2TS)                                       0.13       0.86 r
  U1682/Y (INVX2TS)                                       0.09       0.95 f
  U3079/Y (CLKAND2X2TS)                                   0.20       1.15 f
  U3081/Y (AO22XLTS)                                      0.42       1.57 f
  u_fpalu_s2_expb_r_reg_5_/D (DFFQX1TS)                   0.00       1.57 f
  data arrival time                                                  1.57

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                      388.10


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2761/Y (AND3X1TS)                       0.39     196.24 r
  U2767/Y (AOI21X1TS)                      0.10     196.34 f
  cmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.00     196.34 f
  data arrival time                                 196.34

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.49     584.51
  data required time                                584.51
  -----------------------------------------------------------
  data required time                                584.51
  data arrival time                                -196.34
  -----------------------------------------------------------
  slack (MET)                                       388.17


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.85     195.85 r
  U2766/Y (NAND2X1TS)                      0.15     196.00 f
  U2768/Y (OA21XLTS)                       0.25     196.25 f
  cmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.00     196.25 f
  data arrival time                                 196.25

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.50     584.50
  data required time                                584.50
  -----------------------------------------------------------
  data required time                                584.50
  data arrival time                                -196.25
  -----------------------------------------------------------
  slack (MET)                                       388.26


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX1TS)                  0.76       0.76 f
  U1635/Y (CLKBUFX2TS)                                    0.25       1.01 f
  U2753/Y (AOI2BB1XLTS)                                   0.40       1.41 f
  u_fpalu_s3_ps0_r_reg_0_/D (DFFQX1TS)                    0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps0_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                      388.26


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1683/Y (INVX2TS)                                       0.12       0.87 r
  u_fpalu_s2_expa_r_reg_3_/E (EDFFX1TS)                   0.00       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.86     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      388.27


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1683/Y (INVX2TS)                                       0.12       0.87 r
  u_fpalu_s2_expb_r_reg_1_/E (EDFFX1TS)                   0.00       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.86     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      388.27


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1683/Y (INVX2TS)                                       0.12       0.87 r
  u_fpalu_s2_expb_r_reg_0_/E (EDFFX1TS)                   0.00       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.86     389.14
  data required time                                               389.14
  --------------------------------------------------------------------------
  data required time                                               389.14
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      388.27


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1684/Y (INVX2TS)                                       0.11       0.87 r
  u_fpalu_s2_expa_r_reg_0_/E (EDFFX1TS)                   0.00       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      388.28


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1684/Y (INVX2TS)                                       0.11       0.87 r
  u_fpalu_s2_expa_r_reg_1_/E (EDFFX1TS)                   0.00       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      388.28


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1684/Y (INVX2TS)                                       0.11       0.87 r
  u_fpalu_s2_expb_r_reg_4_/E (EDFFX1TS)                   0.00       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      388.28


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1684/Y (INVX2TS)                                       0.11       0.87 r
  u_fpalu_s2_expb_r_reg_2_/E (EDFFX1TS)                   0.00       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.85     389.15
  data required time                                               389.15
  --------------------------------------------------------------------------
  data required time                                               389.15
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      388.28


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1682/Y (INVX2TS)                                       0.10       0.85 r
  u_fpalu_s2_expa_r_reg_4_/E (EDFFX1TS)                   0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.84     389.16
  data required time                                               389.16
  --------------------------------------------------------------------------
  data required time                                               389.16
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                      388.30


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  U1681/Y (INVX2TS)                                       0.13       0.76 f
  U1682/Y (INVX2TS)                                       0.10       0.85 r
  u_fpalu_s2_expb_r_reg_3_/E (EDFFX1TS)                   0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.84     389.16
  data required time                                               389.16
  --------------------------------------------------------------------------
  data required time                                               389.16
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                      388.30


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (DFFQX1TS)                  0.74       0.74 f
  U1951/Y (CLKAND2X2TS)                                   0.23       0.96 f
  U1952/Y (AOI2BB1XLTS)                                   0.36       1.32 f
  u_fpalu_s3_ps1_r_reg_1_/D (DFFQX1TS)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_1_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      388.34


  Startpoint: ss_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_14_/CK (DFFSX1TS)               0.00       0.00 r
  ss_r_reg_14_/QN (DFFSX1TS)               0.99       0.99 r
  U1911/Y (NAND2X1TS)                      0.21       1.20 f
  alu_opcode_r_reg_1_/D (DFFQX1TS)         0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                       388.44


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rst_n (in)                               0.04       0.09 r
  U1782/Y (INVX2TS)                        0.10       0.20 f
  U1948/Y (CLKBUFX2TS)                     0.24       0.44 f
  U1949/Y (CLKBUFX2TS)                     0.31       0.75 f
  u_regf/CEN (SP_REGF)                     0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_regf/CLK (SP_REGF)                     0.00     390.00 r
  library setup time                      -0.81     389.19
  data required time                                389.19
  -----------------------------------------------------------
  data required time                                389.19
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                       388.44


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.63       0.63 r
  u_fpalu_s2_expa_r_reg_2_/E (EDFFX1TS)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.88     389.12
  data required time                                               389.12
  --------------------------------------------------------------------------
  data required time                                               389.12
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                      388.50


  Startpoint: alu_a_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_25_/Q (DFFQX1TS)                        0.73       0.73 f
  u_fpalu_s2_expa_r_reg_3_/D (EDFFX1TS)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.77     389.23
  data required time                                               389.23
  --------------------------------------------------------------------------
  data required time                                               389.23
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.50


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFQX1TS)                        0.73       0.73 f
  u_fpalu_s2_expa_r_reg_2_/D (EDFFX1TS)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.77     389.23
  data required time                                               389.23
  --------------------------------------------------------------------------
  data required time                                               389.23
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.50


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_4_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_3_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_3_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_2_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_2_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_1_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expa_r_reg_1_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_1_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expa_r_reg_4_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_4_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFQX1TS)                        0.72       0.72 f
  u_fpalu_s2_expb_r_reg_0_/D (EDFFX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expb_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.52


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFQX1TS)                        0.70       0.70 f
  u_fpalu_s2_expa_r_reg_0_/D (EDFFX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_expa_r_reg_0_/CK (EDFFX1TS)                  0.00     390.00 r
  library setup time                                     -0.76     389.24
  data required time                                               389.24
  --------------------------------------------------------------------------
  data required time                                               389.24
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.54


  Startpoint: u_fpalu_s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_3_/Q (DFFQX1TS)                  0.74       0.74 f
  U2760/Y (AOI2BB1XLTS)                                   0.38       1.11 f
  u_fpalu_s3_ps1_r_reg_0_/D (DFFQX1TS)                    0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ps1_r_reg_0_/CK (DFFQX1TS)                   0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      388.55


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFQX1TS)                         0.73       0.73 f
  U1777/Y (INVX2TS)                                       0.11       0.84 r
  U1632/Y (CLKBUFX2TS)                                    0.20       1.04 r
  U1458/Y (INVX2TS)                                       0.09       1.13 f
  u_fpalu_s2_br4_s_r_reg_3_/D (DFFQX1TS)                  0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      388.55


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFQX1TS)                         0.73       0.73 f
  U1992/Y (INVX2TS)                                       0.11       0.84 r
  U1633/Y (CLKBUFX2TS)                                    0.20       1.04 r
  U1457/Y (INVX2TS)                                       0.09       1.13 f
  u_fpalu_s2_br4_s_r_reg_2_/D (DFFQX1TS)                  0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      388.55


  Startpoint: cmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                  195.00     195.00
  clock network delay (ideal)              0.00     195.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     195.00 f
  cmem_addr_r_reg_0_/QN (DFFNSRX1TS)       0.96     195.96 f
  cmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.00     195.96 f
  data arrival time                                 195.96

  clock clk (fall edge)                  585.00     585.00
  clock network delay (ideal)              0.00     585.00
  cmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00     585.00 f
  library setup time                      -0.48     584.52
  data required time                                584.52
  -----------------------------------------------------------
  data required time                                584.52
  data arrival time                                -195.96
  -----------------------------------------------------------
  slack (MET)                                       388.56


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.73       0.73 f
  U1780/Y (INVX2TS)                                       0.10       0.83 r
  U1960/Y (CLKBUFX2TS)                                    0.19       1.02 r
  U1961/Y (INVX2TS)                                       0.09       1.11 f
  u_fpalu_s3_addsubn_r_reg/D (DFFQX1TS)                   0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      388.58


  Startpoint: ss_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_acc_thru_dly2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ss_r_reg_3_/CK (DFFRXLTS)                               0.00       0.00 r
  ss_r_reg_3_/Q (DFFRXLTS)                                0.85       0.85 f
  U1451/Y (INVX2TS)                                       0.15       1.00 r
  U1452/Y (INVX2TS)                                       0.08       1.07 f
  cycle_acc_thru_dly2_r_reg/D (DFFQX1TS)                  0.00       1.07 f
  data arrival time                                                  1.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  cycle_acc_thru_dly2_r_reg/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                      388.62


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFQX1TS)                   0.64       0.64 r
  U1780/Y (INVX2TS)                                       0.11       0.75 f
  U1962/Y (CLKBUFX2TS)                                    0.23       0.98 f
  u_fpalu_s3_rhs_r_reg_22_/D (DFFQX1TS)                   0.00       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.35     389.65
  data required time                                               389.65
  --------------------------------------------------------------------------
  data required time                                               389.65
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                      388.68


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFQX1TS)                        0.73       0.73 f
  U3057/Y (XNOR2X1TS)                                     0.23       0.96 f
  u_fpalu_s2_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      388.69


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFQX1TS)                         0.76       0.76 f
  U1455/Y (INVX2TS)                                       0.13       0.90 r
  U1456/Y (INVX2TS)                                       0.08       0.98 f
  u_fpalu_s2_br4_s_r_reg_1_/D (DFFQX1TS)                  0.00       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                      388.71


  Startpoint: alu_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_1_/Q (DFFQX1TS)                        0.73       0.73 f
  U1681/Y (INVX2TS)                                       0.13       0.86 r
  U1682/Y (INVX2TS)                                       0.09       0.95 f
  u_fpalu_s2_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                      388.73


  Startpoint: alu_b_29i_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_9_/Q (DFFQX1TS)                         0.74       0.74 f
  U1453/Y (INVX2TS)                                       0.11       0.85 r
  U1454/Y (INVX2TS)                                       0.08       0.93 f
  u_fpalu_s2_br4_s_r_reg_4_/D (DFFQX1TS)                  0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                      388.75


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFQX1TS)                 0.72       0.72 f
  U1432/Y (INVX2TS)                                       0.10       0.82 r
  U1433/Y (INVX2TS)                                       0.08       0.90 f
  u_fpalu_s4_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.90 f
  data arrival time                                                  0.90

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.31     389.69
  data required time                                               389.69
  --------------------------------------------------------------------------
  data required time                                               389.69
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                      388.78


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFQX1TS)                         0.76       0.76 f
  u_fpalu_s2_br4_s_r_reg_0_/D (DFFQX1TS)                  0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.35     389.65
  data required time                                               389.65
  --------------------------------------------------------------------------
  data required time                                               389.65
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                      388.89


  Startpoint: u_fpalu_s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_1_/Q (DFFQX1TS)                 0.74       0.74 f
  u_fpalu_s4_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                      388.91


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFQX1TS)        0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFQX1TS)         0.73       0.73 f
  u_fpalu_s2_sa_r_reg/D (DFFQX1TS)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.93


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFQX1TS)                   0.73       0.73 f
  u_fpalu_s5_many_r_reg_8_/D (DFFQX1TS)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_8_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      388.93


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_4_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_4_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.94


  Startpoint: u_fpalu_s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_11_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_11_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_11_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_11_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.94


  Startpoint: u_fpalu_s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_10_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_10_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_10_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_10_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_12_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_12_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_3_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_3_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_3_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s5_many_r_reg_2_/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_2_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_addsubn_r_reg/Q (DFFQX1TS)                   0.72       0.72 f
  u_fpalu_s4_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_18_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_18_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s5_many_r_reg_18_/D (DFFQX1TS)                  0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_18_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.72       0.72 f
  u_fpalu_s3_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFQX1TS)                  0.72       0.72 f
  u_fpalu_s3_s2_r_reg/D (DFFQX1TS)                        0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_s2_r_reg/CK (DFFQX1TS)                       0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_17_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_17_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_17_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_17_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_19_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_19_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_19_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_19_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.95


  Startpoint: u_fpalu_s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_21_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_21_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_21_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_21_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_16_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_16_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_16_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_16_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_r_reg_9_/D (DFFQX1TS)                   0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_9_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_22_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_22_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_22_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_20_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_20_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_20_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_14_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_14_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_14_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_14_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_13_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_13_/Q (DFFQX1TS)                  0.71       0.71 f
  u_fpalu_s5_many_r_reg_13_/D (DFFQX1TS)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_13_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_r_reg_5_/D (DFFQX1TS)                   0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_r_reg_1_/D (DFFQX1TS)                   0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_1_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_6_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_6_/Q (DFFQX1TS)                   0.71       0.71 f
  u_fpalu_s5_many_r_reg_6_/D (DFFQX1TS)                   0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_6_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                      388.96


  Startpoint: u_fpalu_s4_many_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_7_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_7_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s5_many_r_reg_7_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_7_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.97


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s5_many_r_reg_0_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.97


  Startpoint: u_fpalu_s4_many_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_15_/CK (DFFQX1TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_15_/Q (DFFQX1TS)                  0.70       0.70 f
  u_fpalu_s5_many_r_reg_15_/D (DFFQX1TS)                  0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_many_r_reg_15_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.97


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX1TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX1TS)                        0.70       0.70 f
  u_fpalu_s2_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.98


  Startpoint: u_fpalu_s2_expa_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_5_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s3_expa_r_reg_5_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.98


  Startpoint: u_fpalu_s2_expb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_5_/Q (DFFQX1TS)                   0.70       0.70 f
  u_fpalu_s3_expb_r_reg_5_/D (DFFQX1TS)                   0.00       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_5_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                      388.98


  Startpoint: u_fpalu_s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s3_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s3_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s4_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s2_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s3_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: u_fpalu_s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s3_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s4_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: u_fpalu_s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFQX1TS)        0.00       0.00 r
  u_fpalu_s4_sa_r_reg/Q (DFFQX1TS)         0.68       0.68 f
  u_fpalu_s5_sa_r_reg/D (DFFQX1TS)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  u_fpalu_s5_sa_r_reg/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: u_fpalu_s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_addsubn_r_reg/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s5_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_0_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_1_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_2_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_3_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_4_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expa_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expa_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expa_r_reg_5_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_5_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_5_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_5_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_5_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_5_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_4_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_4_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_4_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_4_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_3_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_3_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_3_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_3_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_2_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_2_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_2_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_2_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_1_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_1_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s3_expb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_expb_r_reg_0_/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s3_expb_r_reg_0_/Q (DFFQX1TS)                   0.68       0.68 f
  u_fpalu_s4_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_0_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s5_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_ea_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_ea_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s5_opcode_r_reg_1_/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s4_eb_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s5_eb_r_reg_1_/D (DFFQX1TS)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_eb_r_reg_1_/CK (DFFQX1TS)                    0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s4_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s5_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                                     -0.32     389.68
  data required time                                               389.68
  --------------------------------------------------------------------------
  data required time                                               389.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                      389.00


  Startpoint: u_fpalu_s2_expa_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_0_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_0_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_0_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_0_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_1_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_1_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_1_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_1_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_2_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_2_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_2_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_2_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_3_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_3_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_3_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_3_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expa_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expa_r_reg_4_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expa_r_reg_4_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expa_r_reg_4_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expa_r_reg_4_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_4_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_4_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_4_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_4_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_3_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_3_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_3_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_3_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_2_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_2_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_2_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_2_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_1_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_1_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_1_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_1_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


  Startpoint: u_fpalu_s2_expb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_expb_r_reg_0_/CK (EDFFX1TS)                  0.00       0.00 r
  u_fpalu_s2_expb_r_reg_0_/Q (EDFFX1TS)                   0.56       0.56 f
  u_fpalu_s3_expb_r_reg_0_/D (DFFQX1TS)                   0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  u_fpalu_s3_expb_r_reg_0_/CK (DFFQX1TS)                  0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                      389.10


1
