--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 997 paths analyzed, 179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.956ns.
--------------------------------------------------------------------------------

Paths for end point Lcd_Controller/stNext_3 (SLICE_X78Y52.F3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/stCur_5 (FF)
  Destination:          Lcd_Controller/stNext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.102 - 0.140)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/stCur_5 to Lcd_Controller/stNext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y58.XQ      Tcko                  0.592   Lcd_Controller/stCur<5>
                                                       Lcd_Controller/stCur_5
    SLICE_X89Y84.F1      net (fanout=8)        3.341   Lcd_Controller/stCur<5>
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X78Y52.F3      net (fanout=9)        1.996   Lcd_Controller/N9
    SLICE_X78Y52.CLK     Tfck                  1.285   Lcd_Controller/stNext<3>
                                                       Lcd_Controller/stNext_mux0000<5>11
                                                       Lcd_Controller/stNext_mux0000<5>1_f5
                                                       Lcd_Controller/stNext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (2.581ns logic, 5.337ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/count_2 (FF)
  Destination:          Lcd_Controller/stNext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.195 - 0.233)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/count_2 to Lcd_Controller/stNext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y86.YQ      Tcko                  0.587   Lcd_Controller/count<2>
                                                       Lcd_Controller/count_2
    SLICE_X89Y86.G3      net (fanout=6)        0.942   Lcd_Controller/count<2>
    SLICE_X89Y86.Y       Tilo                  0.704   Lcd_Controller/stNext_cmp_eq0000
                                                       Lcd_Controller/stNext_cmp_eq000011
    SLICE_X89Y84.G3      net (fanout=2)        0.364   Lcd_Controller/N15
    SLICE_X89Y84.Y       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_cmp_eq00011
    SLICE_X89Y84.F4      net (fanout=3)        0.344   Lcd_Controller/stNext_cmp_eq0001
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X78Y52.F3      net (fanout=9)        1.996   Lcd_Controller/N9
    SLICE_X78Y52.CLK     Tfck                  1.285   Lcd_Controller/stNext<3>
                                                       Lcd_Controller/stNext_mux0000<5>11
                                                       Lcd_Controller/stNext_mux0000<5>1_f5
                                                       Lcd_Controller/stNext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.984ns logic, 3.646ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/count_1 (FF)
  Destination:          Lcd_Controller/stNext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/count_1 to Lcd_Controller/stNext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y87.XQ      Tcko                  0.592   Lcd_Controller/count<1>
                                                       Lcd_Controller/count_1
    SLICE_X89Y86.F1      net (fanout=7)        1.921   Lcd_Controller/count<1>
    SLICE_X89Y86.X       Tilo                  0.704   Lcd_Controller/stNext_cmp_eq0000
                                                       Lcd_Controller/stNext_cmp_eq00001
    SLICE_X89Y84.F2      net (fanout=3)        0.428   Lcd_Controller/stNext_cmp_eq0000
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X78Y52.F3      net (fanout=9)        1.996   Lcd_Controller/N9
    SLICE_X78Y52.CLK     Tfck                  1.285   Lcd_Controller/stNext<3>
                                                       Lcd_Controller/stNext_mux0000<5>11
                                                       Lcd_Controller/stNext_mux0000<5>1_f5
                                                       Lcd_Controller/stNext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.285ns logic, 4.345ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Lcd_Controller/stNext_3 (SLICE_X78Y52.G3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/stCur_5 (FF)
  Destination:          Lcd_Controller/stNext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.102 - 0.140)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/stCur_5 to Lcd_Controller/stNext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y58.XQ      Tcko                  0.592   Lcd_Controller/stCur<5>
                                                       Lcd_Controller/stCur_5
    SLICE_X89Y84.F1      net (fanout=8)        3.341   Lcd_Controller/stCur<5>
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X78Y52.G3      net (fanout=9)        1.996   Lcd_Controller/N9
    SLICE_X78Y52.CLK     Tgck                  1.285   Lcd_Controller/stNext<3>
                                                       Lcd_Controller/stNext_mux0000<5>12
                                                       Lcd_Controller/stNext_mux0000<5>1_f5
                                                       Lcd_Controller/stNext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (2.581ns logic, 5.337ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/count_2 (FF)
  Destination:          Lcd_Controller/stNext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.195 - 0.233)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/count_2 to Lcd_Controller/stNext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y86.YQ      Tcko                  0.587   Lcd_Controller/count<2>
                                                       Lcd_Controller/count_2
    SLICE_X89Y86.G3      net (fanout=6)        0.942   Lcd_Controller/count<2>
    SLICE_X89Y86.Y       Tilo                  0.704   Lcd_Controller/stNext_cmp_eq0000
                                                       Lcd_Controller/stNext_cmp_eq000011
    SLICE_X89Y84.G3      net (fanout=2)        0.364   Lcd_Controller/N15
    SLICE_X89Y84.Y       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_cmp_eq00011
    SLICE_X89Y84.F4      net (fanout=3)        0.344   Lcd_Controller/stNext_cmp_eq0001
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X78Y52.G3      net (fanout=9)        1.996   Lcd_Controller/N9
    SLICE_X78Y52.CLK     Tgck                  1.285   Lcd_Controller/stNext<3>
                                                       Lcd_Controller/stNext_mux0000<5>12
                                                       Lcd_Controller/stNext_mux0000<5>1_f5
                                                       Lcd_Controller/stNext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.984ns logic, 3.646ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/count_1 (FF)
  Destination:          Lcd_Controller/stNext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/count_1 to Lcd_Controller/stNext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y87.XQ      Tcko                  0.592   Lcd_Controller/count<1>
                                                       Lcd_Controller/count_1
    SLICE_X89Y86.F1      net (fanout=7)        1.921   Lcd_Controller/count<1>
    SLICE_X89Y86.X       Tilo                  0.704   Lcd_Controller/stNext_cmp_eq0000
                                                       Lcd_Controller/stNext_cmp_eq00001
    SLICE_X89Y84.F2      net (fanout=3)        0.428   Lcd_Controller/stNext_cmp_eq0000
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X78Y52.G3      net (fanout=9)        1.996   Lcd_Controller/N9
    SLICE_X78Y52.CLK     Tgck                  1.285   Lcd_Controller/stNext<3>
                                                       Lcd_Controller/stNext_mux0000<5>12
                                                       Lcd_Controller/stNext_mux0000<5>1_f5
                                                       Lcd_Controller/stNext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.285ns logic, 4.345ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Lcd_Controller/stNext_7 (SLICE_X88Y57.G2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/stCur_5 (FF)
  Destination:          Lcd_Controller/stNext_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.017 - 0.018)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/stCur_5 to Lcd_Controller/stNext_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y58.XQ      Tcko                  0.592   Lcd_Controller/stCur<5>
                                                       Lcd_Controller/stCur_5
    SLICE_X89Y84.F1      net (fanout=8)        3.341   Lcd_Controller/stCur<5>
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X88Y57.G2      net (fanout=9)        2.245   Lcd_Controller/N9
    SLICE_X88Y57.CLK     Tgck                  0.892   Lcd_Controller/stNext<7>
                                                       Lcd_Controller/stNext_mux0000<1>11
                                                       Lcd_Controller/stNext_7
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (2.188ns logic, 5.586ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/count_2 (FF)
  Destination:          Lcd_Controller/stNext_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.486ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.232 - 0.233)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/count_2 to Lcd_Controller/stNext_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y86.YQ      Tcko                  0.587   Lcd_Controller/count<2>
                                                       Lcd_Controller/count_2
    SLICE_X89Y86.G3      net (fanout=6)        0.942   Lcd_Controller/count<2>
    SLICE_X89Y86.Y       Tilo                  0.704   Lcd_Controller/stNext_cmp_eq0000
                                                       Lcd_Controller/stNext_cmp_eq000011
    SLICE_X89Y84.G3      net (fanout=2)        0.364   Lcd_Controller/N15
    SLICE_X89Y84.Y       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_cmp_eq00011
    SLICE_X89Y84.F4      net (fanout=3)        0.344   Lcd_Controller/stNext_cmp_eq0001
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X88Y57.G2      net (fanout=9)        2.245   Lcd_Controller/N9
    SLICE_X88Y57.CLK     Tgck                  0.892   Lcd_Controller/stNext<7>
                                                       Lcd_Controller/stNext_mux0000<1>11
                                                       Lcd_Controller/stNext_7
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (3.591ns logic, 3.895ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Lcd_Controller/stCur_3 (FF)
  Destination:          Lcd_Controller/stNext_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Lcd_Controller/stCur_3 to Lcd_Controller/stNext_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y53.XQ      Tcko                  0.592   Lcd_Controller/stCur<3>
                                                       Lcd_Controller/stCur_3
    SLICE_X89Y84.F3      net (fanout=8)        3.053   Lcd_Controller/stCur<3>
    SLICE_X89Y84.X       Tilo                  0.704   Lcd_Controller/N9
                                                       Lcd_Controller/stNext_mux0000<6>111
    SLICE_X88Y57.G2      net (fanout=9)        2.245   Lcd_Controller/N9
    SLICE_X88Y57.CLK     Tgck                  0.892   Lcd_Controller/stNext<7>
                                                       Lcd_Controller/stNext_mux0000<1>11
                                                       Lcd_Controller/stNext_7
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (2.188ns logic, 5.298ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X63Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y118.YQ     Tcko                  0.470   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X63Y118.BX     net (fanout=1)        0.364   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X63Y118.CLK    Tckdi       (-Th)    -0.093   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X60Y118.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.025 - 0.019)
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y118.XQ     Tcko                  0.473   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X60Y118.BY     net (fanout=1)        0.379   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X60Y118.CLK    Tckdi       (-Th)    -0.152   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.625ns logic, 0.379ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point blaze/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X60Y119.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          blaze/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to blaze/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y118.YQ     Tcko                  0.522   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X60Y119.BY     net (fanout=1)        0.379   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X60Y119.CLK    Tckdi       (-Th)    -0.152   blaze/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       blaze/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.674ns logic, 0.379ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: blaze/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = 
PERIOD TIMEGRP         
"blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 183402 paths analyzed, 7006 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.285ns.
--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF (SLICE_X91Y43.G2), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X88Y84.F2      net (fanout=65)       4.713   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X88Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X70Y44.F1      net (fanout=36)       3.890   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X70Y44.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X65Y60.F4      net (fanout=1)        1.321   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X91Y43.G2      net (fanout=32)       3.390   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X91Y43.CLK     Tgck                  1.158   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<6>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     17.285ns (3.971ns logic, 13.314ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.806ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X78Y84.F2      net (fanout=65)       5.108   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X78Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X76Y54.F3      net (fanout=88)       2.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<0>
    SLICE_X76Y54.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1
    SLICE_X65Y60.F1      net (fanout=1)        0.876   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_1
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X91Y43.G2      net (fanout=32)       3.390   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X91Y43.CLK     Tgck                  1.158   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<6>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.806ns (3.971ns logic, 11.835ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.796ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y66.YQ      Tcko                  0.587   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X88Y84.F1      net (fanout=65)       3.228   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X88Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X70Y44.F1      net (fanout=36)       3.890   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X70Y44.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X65Y60.F4      net (fanout=1)        1.321   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X91Y43.G2      net (fanout=32)       3.390   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X91Y43.CLK     Tgck                  1.158   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<6>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.796ns (3.967ns logic, 11.829ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF (SLICE_X88Y43.G1), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.191ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X88Y84.F2      net (fanout=65)       4.713   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X88Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X70Y44.F1      net (fanout=36)       3.890   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X70Y44.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X65Y60.F4      net (fanout=1)        1.321   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X88Y43.G1      net (fanout=32)       3.169   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X88Y43.CLK     Tgck                  1.285   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     17.191ns (4.098ns logic, 13.093ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.712ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X78Y84.F2      net (fanout=65)       5.108   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X78Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X76Y54.F3      net (fanout=88)       2.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<0>
    SLICE_X76Y54.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1
    SLICE_X65Y60.F1      net (fanout=1)        0.876   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_1
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X88Y43.G1      net (fanout=32)       3.169   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X88Y43.CLK     Tgck                  1.285   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.712ns (4.098ns logic, 11.614ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.702ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y66.YQ      Tcko                  0.587   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X88Y84.F1      net (fanout=65)       3.228   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X88Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X70Y44.F1      net (fanout=36)       3.890   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X70Y44.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X65Y60.F4      net (fanout=1)        1.321   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X88Y43.G1      net (fanout=32)       3.169   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X88Y43.CLK     Tgck                  1.285   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<1>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.702ns (4.094ns logic, 11.608ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (SLICE_X88Y42.G1), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.191ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X88Y84.F2      net (fanout=65)       4.713   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X88Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X70Y44.F1      net (fanout=36)       3.890   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X70Y44.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X65Y60.F4      net (fanout=1)        1.321   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X88Y42.G1      net (fanout=32)       3.169   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X88Y42.CLK     Tgck                  1.285   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<7>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     17.191ns (4.098ns logic, 13.093ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.712ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.XQ      Tcko                  0.591   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X78Y84.F2      net (fanout=65)       5.108   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X78Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<0>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X76Y54.F3      net (fanout=88)       2.461   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<0>
    SLICE_X76Y54.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1
    SLICE_X65Y60.F1      net (fanout=1)        0.876   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_1
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X88Y42.G1      net (fanout=32)       3.169   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X88Y42.CLK     Tgck                  1.285   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<7>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.712ns (4.098ns logic, 11.614ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.702ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         blaze/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y66.YQ      Tcko                  0.587   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X88Y84.F1      net (fanout=65)       3.228   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X88Y84.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X70Y44.F1      net (fanout=36)       3.890   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X70Y44.X       Tilo                  0.759   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X65Y60.F4      net (fanout=1)        1.321   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X65Y60.X       Tilo                  0.704   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X88Y42.G1      net (fanout=32)       3.169   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X88Y42.CLK     Tgck                  1.285   blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<7>
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.702ns (4.094ns logic, 11.608ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0 (SLICE_X58Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7 (FF)
  Destination:          blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.037 - 0.043)
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7 to blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y21.YQ      Tcko                  0.470   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<8>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7
    SLICE_X58Y22.BX      net (fanout=2)        0.406   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<7>
    SLICE_X58Y22.CLK     Tdh         (-Th)     0.149   blaze/RS232/RS232/UARTLITE_CORE_I/rx_Data<6>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.321ns logic, 0.406ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0 (SLICE_X58Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8 (FF)
  Destination:          blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.035 - 0.043)
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8 to blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y21.XQ      Tcko                  0.473   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<8>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8
    SLICE_X58Y21.BX      net (fanout=2)        0.405   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<8>
    SLICE_X58Y21.CLK     Tdh         (-Th)     0.149   blaze/RS232/RS232/UARTLITE_CORE_I/rx_Data<7>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.324ns logic, 0.405ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (SLICE_X60Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6 (FF)
  Destination:          blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.029 - 0.037)
  Source Clock:         blaze/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    blaze/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6 to blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y22.XQ      Tcko                  0.473   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<6>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6
    SLICE_X60Y22.BX      net (fanout=2)        0.405   blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<6>
    SLICE_X60Y22.CLK     Tdh         (-Th)     0.149   blaze/RS232/RS232/UARTLITE_CORE_I/rx_Data<5>
                                                       blaze/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.324ns logic, 0.405ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "blaze_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Location pin: MULT18X18_X1Y7.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Location pin: MULT18X18_X1Y6.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Logical resource: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Location pin: MULT18X18_X1Y8.CLK
  Clock network: blaze/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      7.956ns|     17.285ns|            0|            0|          997|       183402|
| TS_blaze_clock_generator_0_clo|     20.000ns|     17.285ns|          N/A|            0|            0|       183402|            0|
| ck_generator_0_SIG_DCM0_CLK0  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.285|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 184399 paths, 0 nets, and 11886 connections

Design statistics:
   Minimum period:  17.285ns{1}   (Maximum frequency:  57.854MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 19 15:15:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



