Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 01:53:36 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.157        0.000                      0                 1532        0.035        0.000                      0                 1532       54.305        0.000                       0                   566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.157        0.000                      0                 1528        0.035        0.000                      0                 1528       54.305        0.000                       0                   566  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.938        0.000                      0                    4        0.858        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.888ns  (logic 60.887ns (58.050%)  route 44.001ns (41.950%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.448   107.521    sm/M_alum_out[0]
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.150   107.671 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.667   108.338    sm/D_states_q[3]_i_15_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.372   108.710 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.469   109.179    sm/D_states_q[3]_i_5_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.328   109.507 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.511   110.018    sm/D_states_d__0[3]
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.295   116.241    
                         clock uncertainty           -0.035   116.206    
    SLICE_X42Y25         FDSE (Setup_fdse_C_D)       -0.031   116.175    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.175    
                         arrival time                        -110.018    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.968ns  (logic 60.543ns (58.232%)  route 43.425ns (41.768%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=28 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.257   107.329    sm/M_alum_out[0]
    SLICE_X48Y9          LUT5 (Prop_lut5_I4_O)        0.153   107.482 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.808   108.290    gamecounter/override_address[0]
    SLICE_X48Y5          LUT4 (Prop_lut4_I0_O)        0.353   108.643 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.455   109.098    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.465    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -109.099    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.853ns  (logic 60.517ns (58.272%)  route 43.336ns (41.728%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=28 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.257   107.329    sm/M_alum_out[0]
    SLICE_X48Y9          LUT5 (Prop_lut5_I4_O)        0.153   107.482 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.599   108.081    sm/D_bram_addr_q_reg[4][0]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.327   108.408 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.575   108.984    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -108.984    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.067ns  (logic 60.409ns (58.048%)  route 43.658ns (41.952%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.304   107.377    sm/M_alum_out[0]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.501 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.286   107.787    sm/D_states_q[1]_i_14_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124   107.911 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.764   108.675    sm/D_states_q[1]_i_4_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I2_O)        0.124   108.799 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.398   109.197    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)       -0.067   116.103    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.103    
                         arrival time                        -109.197    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.773ns  (logic 60.605ns (58.402%)  route 43.168ns (41.598%))
  Logic Levels:           325  (CARRY4=286 LUT2=2 LUT3=28 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.110   107.183    sm/M_alum_out[0]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   107.301 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.365   107.666    sm/D_states_q[4]_i_18_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I3_O)        0.326   107.992 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.443   108.435    sm/D_states_q[4]_i_7_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124   108.559 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.344   108.903    sm/D_states_d__0[4]
    SLICE_X40Y27         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X40Y27         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y27         FDSE (Setup_fdse_C_D)       -0.067   116.120    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -108.903    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.748ns  (logic 60.605ns (58.416%)  route 43.143ns (41.584%))
  Logic Levels:           325  (CARRY4=286 LUT2=2 LUT3=28 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.110   107.183    sm/M_alum_out[0]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   107.301 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.464   107.765    sm/D_states_q[4]_i_18_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.326   108.091 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.663   108.754    sm/D_states_q[2]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.124   108.878 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.878    sm/D_states_d__0[2]
    SLICE_X42Y26         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.432   115.948    sm/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.077   116.263    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.263    
                         arrival time                        -108.878    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.685ns  (logic 60.409ns (58.262%)  route 43.276ns (41.738%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=28 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.304   107.377    sm/M_alum_out[0]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.501 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.286   107.787    sm/D_states_q[1]_i_14_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124   107.911 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.780   108.691    sm/D_states_q[1]_i_4_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I2_O)        0.124   108.815 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.815    sm/D_states_d__0[1]
    SLICE_X38Y23         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)        0.077   116.247    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.247    
                         arrival time                        -108.816    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.492ns  (logic 60.481ns (58.440%)  route 43.011ns (41.560%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=28 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.278   107.350    sm/M_alum_out[0]
    SLICE_X37Y26         LUT5 (Prop_lut5_I4_O)        0.118   107.468 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.302   107.770    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.326   108.096 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.526   108.622    sm/D_states_d__0[7]
    SLICE_X41Y26         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.432   115.948    sm/clk_IBUF_BUFG
    SLICE_X41Y26         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.273   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X41Y26         FDSE (Setup_fdse_C_D)       -0.067   116.119    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -108.622    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.443ns  (logic 60.481ns (58.468%)  route 42.962ns (41.532%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=28 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.278   107.350    sm/M_alum_out[0]
    SLICE_X37Y26         LUT5 (Prop_lut5_I4_O)        0.118   107.468 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.442   107.910    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.326   108.236 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.337   108.573    sm/D_states_d__0[6]
    SLICE_X41Y25         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)       -0.081   116.103    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.103    
                         arrival time                        -108.573    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.382ns  (logic 60.285ns (58.313%)  route 43.097ns (41.687%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X42Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.631     7.279    sm/D_states_q[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.403 r  sm/ram_reg_i_97/O
                         net (fo=1, routed)           0.850     8.254    sm/ram_reg_i_97_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I2_O)        0.146     8.400 r  sm/ram_reg_i_84/O
                         net (fo=32, routed)          1.620    10.020    L_reg/M_sm_ra2[1]
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.328    10.348 r  L_reg/ram_reg_i_65__0/O
                         net (fo=6, routed)           1.282    11.630    sm/M_sm_rd2[0]
    SLICE_X53Y25         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.083    12.837    sm/M_alum_b[0]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.961 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.961    alum/S[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.474 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.591    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.009    13.717    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.834 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.951 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.951    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.068 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.068    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.185 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.302 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.302    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.556 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.257    15.813    alum/temp_out0[31]
    SLICE_X60Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.651 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.651    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.768 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.885 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    16.894    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.011 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.011    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.128 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.128    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.245 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.245    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.362 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.362    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.479 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.636 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.123    18.759    alum/temp_out0[30]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.091 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.091    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.641 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.641    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.755 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.009    19.878    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.992    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.220    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.334 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.334    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.448 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.605 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.916    21.521    alum/temp_out0[29]
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.850 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.850    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.400 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.400    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.856 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.856    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.084 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.084    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.198 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.198    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.355 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.043    24.397    alum/temp_out0[28]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.329    24.726 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.726    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.276 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.276    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.074 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.074    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.231 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.249    27.480    alum/temp_out0[27]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.329    27.809 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.809    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.359 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.359    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.473 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.473    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.587 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.587    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.701 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.701    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.815 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.929 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.929    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.043 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.043    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.157 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.157    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.314 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.086    30.400    alum/temp_out0[26]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.185 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.755    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.869 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.869    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.983 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.983    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.140 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.253    33.392    alum/temp_out0[25]
    SLICE_X56Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    34.192 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.192    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.309 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.309    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.426 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.426    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.543 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.543    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.660 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.660    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.777 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.777    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.894 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.903    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.020    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.177 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.169    36.346    alum/temp_out0[24]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.332    36.678 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.798    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.912 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.912    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.026 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    38.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.915    39.107    alum/temp_out0[23]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.436 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.436    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.986 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.986    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.100    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.214 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.214    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.328 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.328    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.442 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.442    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.556 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.556    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.670 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.670    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.784 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.784    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.941 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.928    41.869    alum/temp_out0[22]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.198 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.731 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.731    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.848 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.848    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.965 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.965    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.082 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.082    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.199 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.199    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.316 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.316    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.433 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.433    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.550 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.550    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.707 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.140    44.847    alum/temp_out0[21]
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.332    45.179 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.179    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.712 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.712    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.829 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.829    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.946 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.946    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.063 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.180 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.180    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.297 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.414 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.531 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.531    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.688 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.401    48.089    alum/temp_out0[20]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.332    48.421 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.421    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.971 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.971    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.085 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.085    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.199 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.199    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.313 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.313    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.427 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.427    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.541 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.541    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.655 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.655    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.769 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.769    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.926 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.141    51.067    alum/temp_out0[19]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    51.396 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.946 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.946    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.060    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.174    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.288    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.402    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.516 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.516    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.630 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.630    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.744 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.744    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.901 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.968    53.869    alum/temp_out0[18]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    54.198 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.198    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.748 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.748    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.862 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.862    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.976 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.976    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.090 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.090    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.204 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.204    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.318 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.432 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.432    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.546 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.546    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.703 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.898    56.601    alum/temp_out0[17]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.329    56.930 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.463 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.463    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.580 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.580    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.697 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.697    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.814 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.814    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.931 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.931    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.048 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.048    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.165 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.165    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.282 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.282    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.439 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.862    59.301    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    59.633 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.633    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.183 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.525 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.525    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.639 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.639    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.753 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.753    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.867 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.867    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.981 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.981    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.138 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.072    alum/temp_out0[15]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.401 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.934 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.934    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.051 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.168 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.168    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.285 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.285    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.402 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.402    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.519 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.636 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.636    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.753 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.753    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.910 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.946    64.856    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    65.188 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.188    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.738 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.738    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.852 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.852    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.966 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.966    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.080 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.194 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.194    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.308 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.308    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.422 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.422    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.536 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.536    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.693 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    67.593    alum/temp_out0[13]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.922 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.922    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.455 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.455    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.572 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.572    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.689 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.689    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.806 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.806    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.923 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.923    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.040 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.040    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.157 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.157    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.274 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.274    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.431 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.477    alum/temp_out0[12]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    70.809 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.809    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.359 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.359    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.473 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.473    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.587 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.587    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.701 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.701    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.815 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.815    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.929 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.929    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.043 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.043    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.157 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.157    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.314 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.898    73.212    alum/temp_out0[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.541 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.074 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.191 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.191    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.425 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.425    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.542 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.542    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.659 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.009    74.668    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.902 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.902    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.059 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.115    76.174    alum/temp_out0[10]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.332    76.506 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.506    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.039 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.039    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.156 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.156    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.273 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.390 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.390    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.507 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.507    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.624 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.624    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.741 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.741    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.858 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.858    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.015 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.982    alum/temp_out0[9]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.332    79.314 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.314    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.864 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.978 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.978    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.092 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.092    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.206 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.206    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.320 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.320    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.434 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.434    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.548 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.548    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.662 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.662    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.819 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.048    81.868    alum/temp_out0[8]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.197 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.747 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.861 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.861    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.975 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.975    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.089 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.089    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.203 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.203    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.317 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.317    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.431 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.431    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.545 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.545    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.702 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.128    84.829    alum/temp_out0[7]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    85.158 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.158    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.708 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.708    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.822 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.822    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.936 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.936    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.050 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.050    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.164 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.164    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.278 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.278    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.392 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.392    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.506 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.506    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.663 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.997    87.660    alum/temp_out0[6]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    87.989 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.989    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.539    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.653    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.767    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.881 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.881    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.995 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.995    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.223 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.223    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.337 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.337    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.494 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.370    90.864    alum/temp_out0[5]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.193 r  alum/D_registers_q[7][3]_i_126/O
                         net (fo=1, routed)           0.000    91.193    alum/D_registers_q[7][3]_i_126_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.726 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.843 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.843    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.960 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.960    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.077 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.077    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.194 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.194    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.311 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.311    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.468 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.989    93.456    alum/temp_out0[4]
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.332    93.788 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.788    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.452 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.452    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.566 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.566    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.680 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.680    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.908 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.908    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.022 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.022    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.136 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.136    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.293 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.077    96.371    alum/temp_out0[3]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    96.700 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.250 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.250    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.364 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.364    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.478 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.478    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.592 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.592    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.706 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.706    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.820 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.820    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.934 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.934    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.048 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.048    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.205 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.872    99.076    alum/temp_out0[2]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    99.405 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.405    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.955 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.955    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.069 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.183 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.183    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.297 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.297    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.411 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.411    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.525 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.525    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.639 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.639    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.753 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.753    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.910 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.880   101.791    alum/temp_out0[1]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329   102.120 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.670 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.670    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.784 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.784    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.898 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.898    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.012 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.012    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.126 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.126    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.240 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.240    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.354 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.354    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.468 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.468    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.625 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.820   104.445    sm/temp_out0[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.329   104.774 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.753   105.527    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124   105.651 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.297   105.949    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124   106.073 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.162   107.235    sm/M_alum_out[0]
    SLICE_X38Y21         LUT6 (Prop_lut6_I3_O)        0.124   107.359 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.538   107.896    sm/D_states_q[0]_i_4_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124   108.020 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.492   108.512    sm/D_states_d__0[0]
    SLICE_X38Y23         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X38Y23         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X38Y23         FDSE (Setup_fdse_C_D)       -0.016   116.154    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.154    
                         arrival time                        -108.512    
  -------------------------------------------------------------------
                         slack                                  7.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y19         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.852    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.852    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y16         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y6    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y6    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y6    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y13   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y15   L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y19   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y19   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y19   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y19   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.642ns (17.165%)  route 3.098ns (82.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.517     8.167    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.291 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     8.873    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X36Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                106.938    

Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.642ns (17.165%)  route 3.098ns (82.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.517     8.167    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.291 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     8.873    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X36Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                106.938    

Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.642ns (17.165%)  route 3.098ns (82.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.517     8.167    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.291 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     8.873    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X36Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                106.938    

Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.642ns (17.165%)  route 3.098ns (82.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.517     8.167    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.291 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     8.873    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X36Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                106.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.070%)  route 0.564ns (70.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X41Y26         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.308     1.944    sm/D_states_q[7]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.989 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.071     2.060    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.289    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.070%)  route 0.564ns (70.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X41Y26         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.308     1.944    sm/D_states_q[7]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.989 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.071     2.060    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.289    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.070%)  route 0.564ns (70.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X41Y26         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.308     1.944    sm/D_states_q[7]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.989 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.071     2.060    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.289    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.070%)  route 0.564ns (70.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X41Y26         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  sm/D_states_q_reg[7]/Q
                         net (fo=152, routed)         0.308     1.944    sm/D_states_q[7]
    SLICE_X36Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.989 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.071     2.060    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.289    fifo_reset_cond/AS[0]
    SLICE_X36Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.858    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.798ns  (logic 11.285ns (30.667%)  route 25.514ns (69.333%))
  Logic Levels:           30  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.736 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.483     7.220    L_reg/M_sm_timer[8]
    SLICE_X50Y5          LUT2 (Prop_lut2_I0_O)        0.146     7.366 r  L_reg/L_591b3aa9_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.859     8.225    L_reg/L_591b3aa9_remainder0_carry_i_26__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.553 f  L_reg/L_591b3aa9_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.794     9.347    L_reg/L_591b3aa9_remainder0_carry_i_13__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.150     9.497 f  L_reg/L_591b3aa9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.807    10.304    L_reg/L_591b3aa9_remainder0_carry_i_19__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.354    10.658 r  L_reg/L_591b3aa9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.475    L_reg/L_591b3aa9_remainder0_carry_i_10__1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.328    11.803 r  L_reg/L_591b3aa9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.803    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.409 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.578    12.988    L_reg/L_591b3aa9_remainder0_3[3]
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.306    13.294 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          0.849    14.142    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.294 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.145    15.439    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.765 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.820    16.585    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.152    16.737 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.032    17.769    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I3_O)        0.326    18.095 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.986    19.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.942    20.147    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.271 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.271    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.669    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.982 f  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    21.805    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.111 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.820    22.931    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.055 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.771    23.826    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    23.950 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    24.631    L_reg/i__carry_i_25__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.755 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.814    25.569    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    25.693 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.571    26.264    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.116    26.380 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.848    27.228    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.345 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.179    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    30.293    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.867    31.284    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.408 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.078    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.202 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.382    33.584    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I3_O)        0.152    33.736 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.508    38.244    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.017 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.017    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.702ns  (logic 11.343ns (30.904%)  route 25.360ns (69.096%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.794     7.470    L_reg/M_sm_pac[9]
    SLICE_X60Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  L_reg/L_591b3aa9_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.810     8.404    L_reg/L_591b3aa9_remainder0_carry_i_24_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.528 f  L_reg/L_591b3aa9_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.338     9.866    L_reg/L_591b3aa9_remainder0_carry_i_12_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.018 f  L_reg/L_591b3aa9_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.007    11.026    L_reg/L_591b3aa9_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I3_O)        0.354    11.380 r  L_reg/L_591b3aa9_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.828    12.208    L_reg/L_591b3aa9_remainder0_carry__0_i_10_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.326    12.534 r  L_reg/L_591b3aa9_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.534    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.935    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.157 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.827    13.984    L_reg/L_591b3aa9_remainder0[8]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.299    14.283 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.138    15.422    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.546 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.818    16.363    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.487 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.130    17.617    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    17.769 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.436    18.205    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.326    18.531 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.123    19.655    L_reg/i__carry_i_11_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.981 r  L_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    19.981    aseg_driver/decimal_renderer/i__carry_i_5__2_0[0]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.513 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.513    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.627    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.961 f  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    21.951    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.254 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.806    23.060    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.184 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.847    24.032    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.156 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.183    25.338    L_reg/i__carry_i_13_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.462 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    26.129    L_reg/i__carry_i_24_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.253 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.441    26.694    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.813 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.864    27.677    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.009 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.009    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.559 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.559    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.673 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.673    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.007 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.130    30.136    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y3          LUT6 (Prop_lut6_I3_O)        0.303    30.439 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.607    31.046    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.170 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.776    31.947    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.071 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    32.895    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.124    33.019 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.810    33.829    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.152    33.981 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.164    38.145    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.923 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.923    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.534ns  (logic 11.037ns (30.211%)  route 25.497ns (69.789%))
  Logic Levels:           30  (CARRY4=5 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.736 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.483     7.220    L_reg/M_sm_timer[8]
    SLICE_X50Y5          LUT2 (Prop_lut2_I0_O)        0.146     7.366 r  L_reg/L_591b3aa9_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.859     8.225    L_reg/L_591b3aa9_remainder0_carry_i_26__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.553 f  L_reg/L_591b3aa9_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.794     9.347    L_reg/L_591b3aa9_remainder0_carry_i_13__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.150     9.497 f  L_reg/L_591b3aa9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.807    10.304    L_reg/L_591b3aa9_remainder0_carry_i_19__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.354    10.658 r  L_reg/L_591b3aa9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.475    L_reg/L_591b3aa9_remainder0_carry_i_10__1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.328    11.803 r  L_reg/L_591b3aa9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.803    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.409 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.578    12.988    L_reg/L_591b3aa9_remainder0_3[3]
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.306    13.294 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          0.849    14.142    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.294 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.145    15.439    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.765 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.820    16.585    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.152    16.737 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.032    17.769    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I3_O)        0.326    18.095 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.986    19.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.942    20.147    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.271 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.271    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.669    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.982 f  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    21.805    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.111 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.820    22.931    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.055 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.771    23.826    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    23.950 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    24.631    L_reg/i__carry_i_25__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.755 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.814    25.569    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    25.693 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.571    26.264    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.116    26.380 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.848    27.228    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.345 f  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.179    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.481 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    30.293    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.417 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.867    31.284    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.408 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.078    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.202 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.037    33.239    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y4          LUT3 (Prop_lut3_I2_O)        0.124    33.363 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.836    38.199    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.752 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.752    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.532ns  (logic 11.028ns (30.187%)  route 25.504ns (69.812%))
  Logic Levels:           30  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.736 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.483     7.220    L_reg/M_sm_timer[8]
    SLICE_X50Y5          LUT2 (Prop_lut2_I0_O)        0.146     7.366 r  L_reg/L_591b3aa9_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.859     8.225    L_reg/L_591b3aa9_remainder0_carry_i_26__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.553 f  L_reg/L_591b3aa9_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.794     9.347    L_reg/L_591b3aa9_remainder0_carry_i_13__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.150     9.497 f  L_reg/L_591b3aa9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.807    10.304    L_reg/L_591b3aa9_remainder0_carry_i_19__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.354    10.658 r  L_reg/L_591b3aa9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.475    L_reg/L_591b3aa9_remainder0_carry_i_10__1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.328    11.803 r  L_reg/L_591b3aa9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.803    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.409 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.578    12.988    L_reg/L_591b3aa9_remainder0_3[3]
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.306    13.294 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          0.849    14.142    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.294 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.145    15.439    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.765 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.820    16.585    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.152    16.737 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.032    17.769    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I3_O)        0.326    18.095 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.986    19.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.942    20.147    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.271 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.271    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.669    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.982 f  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    21.805    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.111 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.820    22.931    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.055 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.771    23.826    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    23.950 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    24.631    L_reg/i__carry_i_25__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.755 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.814    25.569    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    25.693 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.571    26.264    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.116    26.380 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.848    27.228    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.345 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.179    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    30.293    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.867    31.284    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.408 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.078    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.202 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.382    33.584    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I3_O)        0.124    33.708 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.498    38.206    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.750 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.750    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.517ns  (logic 11.039ns (30.231%)  route 25.478ns (69.769%))
  Logic Levels:           30  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.736 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.483     7.220    L_reg/M_sm_timer[8]
    SLICE_X50Y5          LUT2 (Prop_lut2_I0_O)        0.146     7.366 r  L_reg/L_591b3aa9_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.859     8.225    L_reg/L_591b3aa9_remainder0_carry_i_26__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.553 f  L_reg/L_591b3aa9_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.794     9.347    L_reg/L_591b3aa9_remainder0_carry_i_13__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.150     9.497 f  L_reg/L_591b3aa9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.807    10.304    L_reg/L_591b3aa9_remainder0_carry_i_19__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.354    10.658 r  L_reg/L_591b3aa9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.475    L_reg/L_591b3aa9_remainder0_carry_i_10__1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.328    11.803 r  L_reg/L_591b3aa9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.803    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.409 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.578    12.988    L_reg/L_591b3aa9_remainder0_3[3]
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.306    13.294 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          0.849    14.142    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.294 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.145    15.439    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.765 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.820    16.585    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.152    16.737 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.032    17.769    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I3_O)        0.326    18.095 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.986    19.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.942    20.147    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.271 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.271    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.669    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.982 f  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    21.805    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.111 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.820    22.931    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.055 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.771    23.826    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    23.950 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    24.631    L_reg/i__carry_i_25__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.755 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.814    25.569    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    25.693 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.571    26.264    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.116    26.380 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.848    27.228    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.345 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.179    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    30.293    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.605    31.022    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.146 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.819    31.964    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.088 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.159    33.247    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.371 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.810    38.180    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.736 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.736    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.422ns  (logic 11.269ns (30.939%)  route 25.154ns (69.061%))
  Logic Levels:           30  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.736 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.483     7.220    L_reg/M_sm_timer[8]
    SLICE_X50Y5          LUT2 (Prop_lut2_I0_O)        0.146     7.366 r  L_reg/L_591b3aa9_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.859     8.225    L_reg/L_591b3aa9_remainder0_carry_i_26__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.553 f  L_reg/L_591b3aa9_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.794     9.347    L_reg/L_591b3aa9_remainder0_carry_i_13__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.150     9.497 f  L_reg/L_591b3aa9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.807    10.304    L_reg/L_591b3aa9_remainder0_carry_i_19__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.354    10.658 r  L_reg/L_591b3aa9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.475    L_reg/L_591b3aa9_remainder0_carry_i_10__1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.328    11.803 r  L_reg/L_591b3aa9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.803    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.409 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.578    12.988    L_reg/L_591b3aa9_remainder0_3[3]
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.306    13.294 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          0.849    14.142    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.294 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.145    15.439    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.765 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.820    16.585    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.152    16.737 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.032    17.769    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I3_O)        0.326    18.095 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.986    19.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.942    20.147    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.271 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.271    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.669    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.982 f  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    21.805    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.111 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.820    22.931    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.055 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.771    23.826    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    23.950 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    24.631    L_reg/i__carry_i_25__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.755 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.814    25.569    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    25.693 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.571    26.264    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.116    26.380 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.848    27.228    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.345 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.179    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    30.293    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.605    31.022    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.146 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.819    31.964    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.088 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.952    33.040    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.146    33.186 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.692    37.878    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.641 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.641    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.070ns  (logic 11.110ns (30.802%)  route 24.960ns (69.198%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.794     7.470    L_reg/M_sm_pac[9]
    SLICE_X60Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  L_reg/L_591b3aa9_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.810     8.404    L_reg/L_591b3aa9_remainder0_carry_i_24_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.528 f  L_reg/L_591b3aa9_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.338     9.866    L_reg/L_591b3aa9_remainder0_carry_i_12_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.018 f  L_reg/L_591b3aa9_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.007    11.026    L_reg/L_591b3aa9_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I3_O)        0.354    11.380 r  L_reg/L_591b3aa9_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.828    12.208    L_reg/L_591b3aa9_remainder0_carry__0_i_10_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.326    12.534 r  L_reg/L_591b3aa9_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.534    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.935    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.157 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.827    13.984    L_reg/L_591b3aa9_remainder0[8]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.299    14.283 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.138    15.422    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.546 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.818    16.363    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.487 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.130    17.617    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    17.769 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.436    18.205    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.326    18.531 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.123    19.655    L_reg/i__carry_i_11_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.981 r  L_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    19.981    aseg_driver/decimal_renderer/i__carry_i_5__2_0[0]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.513 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.513    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.627    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.961 f  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    21.951    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.254 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.806    23.060    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.184 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.847    24.032    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.156 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.183    25.338    L_reg/i__carry_i_13_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.462 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    26.129    L_reg/i__carry_i_24_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.253 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.441    26.694    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.813 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.864    27.677    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.009 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.009    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.559 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.559    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.673 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.673    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.007 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.130    30.136    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y3          LUT6 (Prop_lut6_I3_O)        0.303    30.439 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.607    31.046    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.170 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.776    31.947    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.071 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    32.895    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.124    33.019 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.828    33.847    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.971 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.746    37.718    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.291 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.291    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.020ns  (logic 11.105ns (30.830%)  route 24.915ns (69.170%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.794     7.470    L_reg/M_sm_pac[9]
    SLICE_X60Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  L_reg/L_591b3aa9_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.810     8.404    L_reg/L_591b3aa9_remainder0_carry_i_24_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.528 f  L_reg/L_591b3aa9_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.338     9.866    L_reg/L_591b3aa9_remainder0_carry_i_12_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.018 f  L_reg/L_591b3aa9_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.007    11.026    L_reg/L_591b3aa9_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I3_O)        0.354    11.380 r  L_reg/L_591b3aa9_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.828    12.208    L_reg/L_591b3aa9_remainder0_carry__0_i_10_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.326    12.534 r  L_reg/L_591b3aa9_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.534    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.935    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.157 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.827    13.984    L_reg/L_591b3aa9_remainder0[8]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.299    14.283 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.138    15.422    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.546 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.818    16.363    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.487 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.130    17.617    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    17.769 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.436    18.205    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.326    18.531 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.123    19.655    L_reg/i__carry_i_11_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.981 r  L_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    19.981    aseg_driver/decimal_renderer/i__carry_i_5__2_0[0]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.513 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.513    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.627    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.961 f  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    21.951    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.254 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.806    23.060    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.184 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.847    24.032    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.156 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.183    25.338    L_reg/i__carry_i_13_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.462 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    26.129    L_reg/i__carry_i_24_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.253 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.441    26.694    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.813 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.864    27.677    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.009 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.009    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.559 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.559    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.673 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.673    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.007 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.130    30.136    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y3          LUT6 (Prop_lut6_I3_O)        0.303    30.439 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.607    31.046    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.170 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.776    31.947    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.071 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    32.895    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.124    33.019 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.810    33.829    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I2_O)        0.124    33.953 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.719    37.673    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.241 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.241    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.751ns  (logic 11.035ns (30.865%)  route 24.716ns (69.135%))
  Logic Levels:           30  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.518     5.736 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.483     7.220    L_reg/M_sm_timer[8]
    SLICE_X50Y5          LUT2 (Prop_lut2_I0_O)        0.146     7.366 r  L_reg/L_591b3aa9_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.859     8.225    L_reg/L_591b3aa9_remainder0_carry_i_26__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.553 f  L_reg/L_591b3aa9_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.794     9.347    L_reg/L_591b3aa9_remainder0_carry_i_13__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.150     9.497 f  L_reg/L_591b3aa9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.807    10.304    L_reg/L_591b3aa9_remainder0_carry_i_19__1_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I3_O)        0.354    10.658 r  L_reg/L_591b3aa9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    11.475    L_reg/L_591b3aa9_remainder0_carry_i_10__1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.328    11.803 r  L_reg/L_591b3aa9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.803    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.409 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.578    12.988    L_reg/L_591b3aa9_remainder0_3[3]
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.306    13.294 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          0.849    14.142    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.294 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           1.145    15.439    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.765 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.820    16.585    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.152    16.737 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.032    17.769    L_reg/i__carry_i_20__4_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I3_O)        0.326    18.095 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.986    19.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.942    20.147    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.271 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.271    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.669 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.669    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.982 f  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    21.805    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.111 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.820    22.931    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.055 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.771    23.826    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    23.950 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    24.631    L_reg/i__carry_i_25__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.755 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.814    25.569    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    25.693 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.571    26.264    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.116    26.380 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.848    27.228    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.345 r  timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.179    timerseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.811    30.293    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.605    31.022    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.146 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.819    31.964    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.088 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.952    33.040    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.164 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.254    37.419    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.969 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.969    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.602ns  (logic 11.309ns (31.766%)  route 24.292ns (68.234%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.794     7.470    L_reg/M_sm_pac[9]
    SLICE_X60Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.594 f  L_reg/L_591b3aa9_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.810     8.404    L_reg/L_591b3aa9_remainder0_carry_i_24_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.528 f  L_reg/L_591b3aa9_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.338     9.866    L_reg/L_591b3aa9_remainder0_carry_i_12_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.018 f  L_reg/L_591b3aa9_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.007    11.026    L_reg/L_591b3aa9_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I3_O)        0.354    11.380 r  L_reg/L_591b3aa9_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.828    12.208    L_reg/L_591b3aa9_remainder0_carry__0_i_10_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.326    12.534 r  L_reg/L_591b3aa9_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.534    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.935 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.935    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.157 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.827    13.984    L_reg/L_591b3aa9_remainder0[8]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.299    14.283 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.138    15.422    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.546 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.818    16.363    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.487 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.130    17.617    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    17.769 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.436    18.205    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.326    18.531 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.123    19.655    L_reg/i__carry_i_11_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.981 r  L_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    19.981    aseg_driver/decimal_renderer/i__carry_i_5__2_0[0]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.513 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.513    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.627    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.961 f  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.990    21.951    L_reg/L_591b3aa9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.254 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.806    23.060    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.184 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.847    24.032    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.156 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.183    25.338    L_reg/i__carry_i_13_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.462 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.667    26.129    L_reg/i__carry_i_24_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.253 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.441    26.694    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.813 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.864    27.677    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.009 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.009    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.559 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.559    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.673 r  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.673    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.007 f  aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.130    30.136    aseg_driver/decimal_renderer/L_591b3aa9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y3          LUT6 (Prop_lut6_I3_O)        0.303    30.439 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.607    31.046    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.170 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.776    31.947    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.071 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.824    32.894    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.018 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.690    33.708    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.152    33.860 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.218    37.078    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.744    40.822 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.822    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.430ns (61.975%)  route 0.878ns (38.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.878     2.545    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.812 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.812    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.430ns (61.757%)  route 0.886ns (38.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.886     2.553    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.819 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.819    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.383ns (58.854%)  route 0.967ns (41.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.967     2.639    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.881 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.881    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.431ns (59.763%)  route 0.963ns (40.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.963     2.632    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.899 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.899    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.432ns (59.579%)  route 0.972ns (40.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.972     2.641    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.909 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.909    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.383ns (57.072%)  route 1.041ns (42.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=5, routed)           1.041     2.712    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.932 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.932    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.373ns (56.227%)  route 1.069ns (43.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.069     2.735    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.944 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.944    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.443ns (58.126%)  route 1.040ns (41.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=9, routed)           1.040     2.695    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.295     3.990 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.990    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.443ns (58.022%)  route 1.044ns (41.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X46Y12         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.044     2.713    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.992 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.992    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.432ns (56.345%)  route 1.110ns (43.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           1.110     2.756    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     4.047 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     4.047    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 1.643ns (30.901%)  route 3.674ns (69.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.478     3.997    reset_cond/butt_reset_IBUF
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.121 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.196     5.317    reset_cond/M_reset_cond_in
    SLICE_X48Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 1.643ns (33.898%)  route 3.204ns (66.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.478     3.997    reset_cond/butt_reset_IBUF
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.121 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.726     4.847    reset_cond/M_reset_cond_in
    SLICE_X40Y14         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y14         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 1.643ns (33.898%)  route 3.204ns (66.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.478     3.997    reset_cond/butt_reset_IBUF
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.121 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.726     4.847    reset_cond/M_reset_cond_in
    SLICE_X40Y14         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y14         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.643ns (33.928%)  route 3.199ns (66.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.478     3.997    reset_cond/butt_reset_IBUF
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.121 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.721     4.842    reset_cond/M_reset_cond_in
    SLICE_X41Y14         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y14         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.630ns (37.295%)  route 2.741ns (62.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.741     4.247    forLoop_idx_0_48143716[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.371 r  forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.371    forLoop_idx_0_48143716[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.437     4.842    forLoop_idx_0_48143716[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.366ns  (logic 1.474ns (33.757%)  route 2.892ns (66.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.892     4.366    butt_cond/sync/D[0]
    SLICE_X45Y37         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.444     4.849    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.640ns (39.268%)  route 2.537ns (60.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.537     4.053    forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.177 r  forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.177    forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.439     4.844    forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.658ns (39.814%)  route 2.507ns (60.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.507     4.041    forLoop_idx_0_48143716[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.165 r  forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.165    forLoop_idx_0_48143716[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.433     4.838    forLoop_idx_0_48143716[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 1.639ns (39.409%)  route 2.519ns (60.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.519     4.034    forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.158 r  forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.158    forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X38Y33         FDRE                                         r  forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.438     4.843    forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.624ns (40.347%)  route 2.401ns (59.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.401     3.902    forLoop_idx_0_48143716[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.026 r  forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.026    forLoop_idx_0_48143716[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.437     4.842    forLoop_idx_0_48143716[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_48143716[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.341ns (28.379%)  route 0.862ns (71.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.862     1.158    forLoop_idx_0_48143716[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.203 r  forLoop_idx_0_48143716[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.203    forLoop_idx_0_48143716[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_48143716[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    forLoop_idx_0_48143716[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  forLoop_idx_0_48143716[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.330ns (25.193%)  route 0.980ns (74.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.980     1.264    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.309 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.309    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.313ns (22.520%)  route 1.076ns (77.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.076     1.344    forLoop_idx_0_48143716[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.389 r  forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.389    forLoop_idx_0_48143716[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    forLoop_idx_0_48143716[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.347ns (23.949%)  route 1.101ns (76.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.101     1.403    forLoop_idx_0_48143716[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.448 r  forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.448    forLoop_idx_0_48143716[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.820     2.010    forLoop_idx_0_48143716[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_48143716[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.327ns (22.472%)  route 1.128ns (77.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.128     1.410    forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.455 r  forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.455    forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X38Y33         FDRE                                         r  forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.825     2.015    forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  forLoop_idx_0_68806569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.329ns (22.412%)  route 1.138ns (77.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.138     1.421    forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.466 r  forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.466    forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.825     2.015    forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_68806569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.242ns (15.976%)  route 1.271ns (84.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.271     1.513    butt_cond/sync/D[0]
    SLICE_X45Y37         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.830     2.020    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.319ns (20.788%)  route 1.215ns (79.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.215     1.489    forLoop_idx_0_48143716[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.534 r  forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.534    forLoop_idx_0_48143716[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    forLoop_idx_0_48143716[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  forLoop_idx_0_48143716[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.331ns (19.976%)  route 1.327ns (80.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.368    reset_cond/butt_reset_IBUF
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.245     1.659    reset_cond/M_reset_cond_in
    SLICE_X41Y14         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y14         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.331ns (19.924%)  route 1.332ns (80.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.368    reset_cond/butt_reset_IBUF
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.250     1.663    reset_cond/M_reset_cond_in
    SLICE_X40Y14         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y14         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





