{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588033083372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588033083373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 19:18:03 2020 " "Processing started: Mon Apr 27 19:18:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588033083373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033083373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad10 -c actividad09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad10 -c actividad09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033083373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588033083611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588033083612 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MemInst.v " "Can't analyze file -- file MemInst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033096136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BFF.v 1 1 " "Found 1 design units, including 1 entities, in source file BFF.v" { { "Info" "ISGN_ENTITY_NAME" "1 BFF " "Found entity 1: BFF" {  } { { "BFF.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RB.v 1 1 " "Found 1 design units, including 1 entities, in source file RB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchCycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchCycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchCycle_tb " "Found entity 1: fetchCycle_tb" {  } { { "fetchCycle_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BFF_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file BFF_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BFF_tb " "Found entity 1: BFF_tb" {  } { { "BFF_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BFF_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RB_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file RB_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB_tb " "Found entity 1: RB_tb" {  } { { "RB_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096147 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FEDE.v " "Can't analyze file -- file FEDE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033096148 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FEDE_tb.v " "Can't analyze file -- file FEDE_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033096149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl_tb " "Found entity 1: ALUControl_tb" {  } { { "ALUControl_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file DE_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_EX " "Found entity 1: DE_EX" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096152 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../actividad09/BF1.v " "Can't analyze file -- file ../actividad09/BF1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033096153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BF2.v 1 1 " "Found 1 design units, including 1 entities, in source file BF2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BF2 " "Found entity 1: BF2" {  } { { "BF2.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE_EX_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file DE_EX_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_EX_tb " "Found entity 1: DE_EX_tb" {  } { { "DE_EX_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE_EX " "Elaborating entity \"DE_EX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588033096236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fetchCycle.v 1 1 " "Using design file fetchCycle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fetchCycle " "Found entity 1: fetchCycle" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588033096242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchCycle fetchCycle:fc " "Elaborating entity \"fetchCycle\" for hierarchy \"fetchCycle:fc\"" {  } { { "DE_EX.v" "fc" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033096243 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "isa fetchCycle.v(5) " "Verilog HDL warning at fetchCycle.v(5): object isa used but never assigned" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588033096244 "|fetchCycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fetchCycle.v(10) " "Verilog HDL assignment warning at fetchCycle.v(10): truncated value with size 32 to match size of target (7)" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588033096244 "|fetchCycle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isa 0 fetchCycle.v(5) " "Net \"isa\" at fetchCycle.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588033096244 "|fetchCycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BFF BFF:bff " "Elaborating entity \"BFF\" for hierarchy \"BFF:bff\"" {  } { { "DE_EX.v" "bff" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033096244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:aluc " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:aluc\"" {  } { { "DE_EX.v" "aluc" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033096245 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(8) " "Verilog HDL Case Statement warning at ALUControl.v(8): incomplete case statement has no default case item" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1588033096245 "|DE_EX|ALUControl:aluc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel ALUControl.v(8) " "Verilog HDL Always Construct warning at ALUControl.v(8): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588033096246 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] ALUControl.v(8) " "Inferred latch for \"sel\[0\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096246 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] ALUControl.v(8) " "Inferred latch for \"sel\[1\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096246 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[2\] ALUControl.v(8) " "Inferred latch for \"sel\[2\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096246 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[3\] ALUControl.v(8) " "Inferred latch for \"sel\[3\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096246 "|DE_EX|ALUControl:aluc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:rb " "Elaborating entity \"RB\" for hierarchy \"RB:rb\"" {  } { { "DE_EX.v" "rb" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033096246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BF1.v 1 1 " "Using design file BF1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BF1 " "Found entity 1: BF1" {  } { { "BF1.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588033096250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BF1 BF1:bf1 " "Elaborating entity \"BF1\" for hierarchy \"BF1:bf1\"" {  } { { "DE_EX.v" "bf1" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033096251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033096254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588033096254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DE_EX.v" "alu" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033096255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BF2 BF2:bf2 " "Elaborating entity \"BF2\" for hierarchy \"BF2:bf2\"" {  } { { "DE_EX.v" "bf2" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033096256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~0 " "LATCH primitive \"RB:rb\|bank~0\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~1 " "LATCH primitive \"RB:rb\|bank~1\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~2 " "LATCH primitive \"RB:rb\|bank~2\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~3 " "LATCH primitive \"RB:rb\|bank~3\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~4 " "LATCH primitive \"RB:rb\|bank~4\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~5 " "LATCH primitive \"RB:rb\|bank~5\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~6 " "LATCH primitive \"RB:rb\|bank~6\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~7 " "LATCH primitive \"RB:rb\|bank~7\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~8 " "LATCH primitive \"RB:rb\|bank~8\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~9 " "LATCH primitive \"RB:rb\|bank~9\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~10 " "LATCH primitive \"RB:rb\|bank~10\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~11 " "LATCH primitive \"RB:rb\|bank~11\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~12 " "LATCH primitive \"RB:rb\|bank~12\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~13 " "LATCH primitive \"RB:rb\|bank~13\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~14 " "LATCH primitive \"RB:rb\|bank~14\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~15 " "LATCH primitive \"RB:rb\|bank~15\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~16 " "LATCH primitive \"RB:rb\|bank~16\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~17 " "LATCH primitive \"RB:rb\|bank~17\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~18 " "LATCH primitive \"RB:rb\|bank~18\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~19 " "LATCH primitive \"RB:rb\|bank~19\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~20 " "LATCH primitive \"RB:rb\|bank~20\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~21 " "LATCH primitive \"RB:rb\|bank~21\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~22 " "LATCH primitive \"RB:rb\|bank~22\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~23 " "LATCH primitive \"RB:rb\|bank~23\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~24 " "LATCH primitive \"RB:rb\|bank~24\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~25 " "LATCH primitive \"RB:rb\|bank~25\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~26 " "LATCH primitive \"RB:rb\|bank~26\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~27 " "LATCH primitive \"RB:rb\|bank~27\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~28 " "LATCH primitive \"RB:rb\|bank~28\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~29 " "LATCH primitive \"RB:rb\|bank~29\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~30 " "LATCH primitive \"RB:rb\|bank~30\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~31 " "LATCH primitive \"RB:rb\|bank~31\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033096474 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zeroFlag VCC " "Pin \"zeroFlag\" is stuck at VCC" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|zeroFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[0\] GND " "Pin \"res\[0\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[1\] GND " "Pin \"res\[1\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[2\] GND " "Pin \"res\[2\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[3\] GND " "Pin \"res\[3\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[4\] GND " "Pin \"res\[4\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[5\] GND " "Pin \"res\[5\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[6\] GND " "Pin \"res\[6\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[7\] GND " "Pin \"res\[7\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[8\] GND " "Pin \"res\[8\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[9\] GND " "Pin \"res\[9\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[10\] GND " "Pin \"res\[10\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[11\] GND " "Pin \"res\[11\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[12\] GND " "Pin \"res\[12\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[13\] GND " "Pin \"res\[13\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[14\] GND " "Pin \"res\[14\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[15\] GND " "Pin \"res\[15\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[16\] GND " "Pin \"res\[16\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[17\] GND " "Pin \"res\[17\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[18\] GND " "Pin \"res\[18\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[19\] GND " "Pin \"res\[19\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[20\] GND " "Pin \"res\[20\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[21\] GND " "Pin \"res\[21\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[22\] GND " "Pin \"res\[22\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[23\] GND " "Pin \"res\[23\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[24\] GND " "Pin \"res\[24\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[25\] GND " "Pin \"res\[25\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[26\] GND " "Pin \"res\[26\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[27\] GND " "Pin \"res\[27\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[28\] GND " "Pin \"res\[28\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[29\] GND " "Pin \"res\[29\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[30\] GND " "Pin \"res\[30\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[31\] GND " "Pin \"res\[31\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033096672 "|DE_EX|res[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588033096672 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588033096679 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regWrite " "No output dependent on input pin \"regWrite\"" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588033096685 "|DE_EX|regWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588033096685 "|DE_EX|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588033096685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588033096685 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588033096685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588033096685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588033096735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 19:18:16 2020 " "Processing ended: Mon Apr 27 19:18:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588033096735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588033096735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588033096735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033096735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588033098130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588033098131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 19:18:17 2020 " "Processing started: Mon Apr 27 19:18:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588033098131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588033098131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off actividad10 -c actividad09 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off actividad10 -c actividad09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588033098131 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588033098205 ""}
{ "Info" "0" "" "Project  = actividad10" {  } {  } 0 0 "Project  = actividad10" 0 0 "Fitter" 0 0 1588033098206 ""}
{ "Info" "0" "" "Revision = actividad09" {  } {  } 0 0 "Revision = actividad09" 0 0 "Fitter" 0 0 1588033098206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588033098256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588033098256 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "actividad09 5M80ZT100C4 " "Automatically selected device 5M80ZT100C4 for design actividad09" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1588033099273 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1588033099273 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588033099402 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588033099411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C4 " "Device 5M160ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588033099506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C4 " "Device 5M240ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588033099506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C4 " "Device 5M570ZT100C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588033099506 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588033099506 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588033099514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad09.sdc " "Synopsys Design Constraints File file not found: 'actividad09.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588033099558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588033099558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588033099559 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588033099560 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1588033099562 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1588033099562 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1588033099562 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588033099562 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588033099564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588033099565 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1588033099567 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1588033099569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1588033099571 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1588033099582 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1588033099588 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1588033099589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1588033099589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588033099589 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 2 33 0 " "Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 2 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588033099590 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588033099590 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588033099590 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588033099592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588033099592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588033099592 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588033099592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588033099603 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588033099609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588033099735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588033099753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588033099754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588033099808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588033099808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588033099822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/jorozco/Documentos/semArq/actividad10/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588033099890 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588033099890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588033099897 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588033099897 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588033099897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588033099898 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588033099911 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588033099921 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1588033099933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jorozco/Documentos/semArq/actividad10/output_files/actividad09.fit.smsg " "Generated suppressed messages file /home/jorozco/Documentos/semArq/actividad10/output_files/actividad09.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588033099960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588033099977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 19:18:19 2020 " "Processing ended: Mon Apr 27 19:18:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588033099977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588033099977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588033099977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588033099977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588033101319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588033101320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 19:18:21 2020 " "Processing started: Mon Apr 27 19:18:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588033101320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588033101320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off actividad10 -c actividad09 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off actividad10 -c actividad09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588033101320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588033101609 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588033101629 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588033101634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588033101741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 19:18:21 2020 " "Processing ended: Mon Apr 27 19:18:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588033101741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588033101741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588033101741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588033101741 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588033101995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588033103152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588033103153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 19:18:22 2020 " "Processing started: Mon Apr 27 19:18:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588033103153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588033103153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta actividad10 -c actividad09 " "Command: quartus_sta actividad10 -c actividad09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588033103154 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588033103250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588033103385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588033103385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588033103619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588033103661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad09.sdc " "Synopsys Design Constraints File file not found: 'actividad09.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588033103687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588033103688 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588033103689 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588033103690 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588033103691 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1588033103695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588033103697 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1588033103698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588033103700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588033103702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588033103704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588033103705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588033103706 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1588033103710 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588033103714 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588033103714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588033103727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 19:18:23 2020 " "Processing ended: Mon Apr 27 19:18:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588033103727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588033103727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588033103727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588033103727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588033105313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588033105314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 19:18:25 2020 " "Processing started: Mon Apr 27 19:18:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588033105314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588033105314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off actividad10 -c actividad09 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off actividad10 -c actividad09" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588033105314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588033105661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "actividad09.vo /home/jorozco/Documentos/semArq/actividad10/simulation/modelsim/ simulation " "Generated file actividad09.vo in folder \"/home/jorozco/Documentos/semArq/actividad10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588033105674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588033105693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 19:18:25 2020 " "Processing ended: Mon Apr 27 19:18:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588033105693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588033105693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588033105693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588033105693 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588033105866 ""}
