queue
cam
cpi
compacting
banked
latch
savings
mcf
ram
oldest
gating
instructions
vpr
degradation
bzip
compaction
banks
dispatched
operand
bank
issue
clock
entries
instruction
gated
parser
ready
power4
rob
vortex
entry
power
baseline
dissipation
banking
conflict
gcc
benchmarks
bank1
youngest
sorting
subarrays
holes
queues
dispatch
tail
verification
subarray
ids
bits
redesign
logic
spec2000
multiplexer
operands
older
cycle
bitline
precharging
bit
designs
adaptive
21264
pointer
selection
latches
priority
peripheral
bitlines
adaptation
effort
disabled
111
capacitance
redesigning
steered
age
reorder
window
ored
discharging
id
alpha
windows
incurred
flash
simplescalar
remedied
circuit
superscalar
issue queue
power savings
cam ram
ram based
cpi degradation
non compacting
based issue
latch based
conflict queue
clock gating
oldest first
mcf parser
the cam
queue power
banked issue
source operand
bzip gcc
gcc mcf
parser vortex
first selection
vortex vpr
the queue
non compaction
sorting bit
the issue
clock gated
compacting latch
a cam
queue design
the cpi
per bank
cpi performance
dispatched instructions
selection logic
the baseline
and verification
power dissipation
all ready
the conflict
way banked
on dispatch
operand ids
cam structure
adaptive issue
entries per
ready instructions
verification effort
the oldest
an oldest
32 entry
of entries
dynamic adaptation
queue entries
issue queues
cycle window
cycle windows
neither source
ram structure
compacting issue
oldest to
compacting queue
to youngest
newly dispatched
entry conflict
degradation benchmarks
older instructions
queue the
sequence number
a latch
savings and
the power
ready not
10 entries
queue for
8 way
sequence numbers
the banked
entry queue
position based
selection scheme
the adaptive
savings of
based selection
source operands
4 entry
active for
relative power
an instruction
tail pointer
with clock
the issue queue
cam ram based
based issue queue
ram based issue
gcc mcf parser
mcf parser vortex
parser vortex vpr
bzip gcc mcf
oldest first selection
issue queue power
latch based issue
the conflict queue
banked issue queue
issue queue design
compacting latch based
the cam ram
the cpi degradation
entries per bank
a cam ram
non compacting latch
a non compacting
and verification effort
the power savings
source operand ids
adaptive issue queue
first selection scheme
power savings and
the non compacting
all ready instructions
design and verification
oldest to youngest
the sorting bit
position based selection
a latch based
with clock gating
non compacting issue
10 entries per
and power savings
available on dispatch
newly dispatched instructions
neither source operand
non compacting queue
4 entry conflict
entry conflict queue
and clock gating
of the issue
ready not ready
issue queue for
number of entries
power savings of
in the issue
with non compaction
impact on cpi
the selection logic
redesign and verification
an oldest first
savings and performance
a sorting bit
power savings with
on cpi performance
of queue entries
gating the issue
partial oldest first
compacting issue queue
the oldest first
as a cam
clock gating the
way banked issue
power savings achieved
cam ram structure
ram based design
queue power optimization
in the queue
with a 4
of the queue
the adaptive approach
of issue queue
issue queue with
be active for
a 4 entry
issue queue that
issue queue the
the source operand
the oldest instruction
power optimization techniques
optimization techniques that
removed from consideration
the two source
relative power of
savings of the
