/*
 * Samsung Exynos SoC series Pablo driver
 *
 * MCSC HW control functions
 *
 * Copyright (C) 2019 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_API_MCSCALER_V3_H
#define IS_HW_API_MCSCALER_V3_H

#include "is-hw-api-common.h"
#include "is-hw-mcscaler-v3.h"

#define RATIO_X8_8	1048576
#define RATIO_X7_8	1198373
#define RATIO_X6_8	1398101
#define RATIO_X5_8	1677722
#define RATIO_X4_8	2097152
#define RATIO_X3_8	2796203
#define RATIO_X2_8	4194304

enum mcsc_wdma_priority {
	MCSC_WDMA_OUTPUT0_Y = 0,
	MCSC_WDMA_OUTPUT0_U = 1,
	MCSC_WDMA_OUTPUT0_V = 2,
	MCSC_WDMA_OUTPUT1_Y = 3,
	MCSC_WDMA_OUTPUT1_U = 4,
	MCSC_WDMA_OUTPUT1_V = 5,
	MCSC_WDMA_OUTPUT2_Y = 6,
	MCSC_WDMA_OUTPUT2_U = 7,
	MCSC_WDMA_OUTPUT2_V = 8,
	MSCC_WDMA_PRI_A_MAX,

	MCSC_WDMA_OUTPUT3_Y = 0,
	MCSC_WDMA_OUTPUT3_U = 1,
	MCSC_WDMA_OUTPUT3_V = 2,
	MCSC_WDMA_OUTPUT4_Y = 3,
	MCSC_WDMA_OUTPUT4_U = 4,
	MCSC_WDMA_OUTPUT4_V = 5,
	MCSC_WDMA_OUTPUT5_Y = 6,	/* SSB */
	MSCC_WDMA_PRI_B_MAX
};

enum mcsc_filter_coeff {
	MCSC_COEFF_x8_8 = 0,	/* A (8/8 ~ ) */
	MCSC_COEFF_x7_8 = 1,	/* B (7/8 ~ ) */
	MCSC_COEFF_x6_8 = 2,	/* C (6/8 ~ ) */
	MCSC_COEFF_x5_8 = 3,	/* D (5/8 ~ ) */
	MCSC_COEFF_x4_8 = 4,	/* E (4/8 ~ ) */
	MCSC_COEFF_x3_8 = 5,	/* F (3/8 ~ ) */
	MCSC_COEFF_x2_8 = 6,	/* G (2/8 ~ ) */
	MCSC_COEFF_MAX
};

enum mcsc_event_type {
	INTR_FRAME_START,
	INTR_FRAME_END,
	INTR_OVERFLOW,
	INTR_OUTSTALL,
	INTR_INPUT_VERTICAL_UNF,
	INTR_INPUT_VERTICAL_OVF,
	INTR_INPUT_HORIZONTAL_UNF,
	INTR_INPUT_HORIZONTAL_OVF,
	INTR_WDMA_FINISH,
	INTR_COREX_END_0,
	INTR_COREX_END_1,
	INTR_ERR,
};

struct mcsc_v_coef {
	int v_coef_a[9];
	int v_coef_b[9];
	int v_coef_c[9];
	int v_coef_d[9];
};

struct mcsc_h_coef {
	int h_coef_a[9];
	int h_coef_b[9];
	int h_coef_c[9];
	int h_coef_d[9];
	int h_coef_e[9];
	int h_coef_f[9];
	int h_coef_g[9];
	int h_coef_h[9];
};

void is_itsc_start(void __iomem *base_addr, u32 hw_id);
u32 is_itsc_sw_reset(void __iomem *base_addr, u32 global);
void is_itsc_set_input_img_size(void __iomem *base_addr, u32 hw_id, u32 width, u32 height);

void is_scaler_start(void __iomem *base_addr, u32 hw_id);
void is_scaler_stop(void __iomem *base_addr, u32 hw_id);
void is_scaler_rdma_start(void __iomem *base_addr, u32 hw_id);

u32 is_scaler_sw_reset(void __iomem *base_addr, u32 hw_id, u32 global, u32 partial);

void is_scaler_clear_intr_all(void __iomem *base_addr, u32 hw_id);
void is_scaler_disable_intr(void __iomem *base_addr, u32 hw_id);
void is_scaler_mask_intr(void __iomem *base_addr, u32 hw_id, u32 intr_mask);
u32 is_scaler_get_mask_intr(void);
void is_scaler_set_shadow_ctrl(void __iomem *base_addr, u32 hw_id, enum mcsc_shadow_ctrl ctrl);
void is_scaler_clear_shadow_ctrl(void __iomem *base_addr, u32 hw_id);

void is_scaler_get_input_status(void __iomem *base_addr, u32 hw_id, u32 *hl, u32 *vl);
void is_scaler_set_input_source(void __iomem *base_addr, u32 hw_id, u32 rdma);
u32 is_scaler_get_input_source(void __iomem *base_addr, u32 hw_id);
void is_scaler_set_dither(void __iomem *base_addr, u32 hw_id, bool dither_en);
void is_scaler_set_input_img_size(void __iomem *base_addr, u32 hw_id, u32 width, u32 height);
void is_scaler_get_input_img_size(void __iomem *base_addr, u32 hw_id, u32 *width, u32 *height);

u32 is_scaler_get_scaler_path(void __iomem *base_addr, u32 hw_id, u32 output_id);
void is_scaler_set_poly_scaler_enable(void __iomem *base_addr, u32 hw_id, u32 output_id, u32 enable);
void is_scaler_set_poly_scaler_bypass(void __iomem *base_addr, u32 output_id, u32 bypass);
void is_scaler_set_poly_src_size(void __iomem *base_addr, u32 output_id, u32 pos_x, u32 pos_y,
	u32 width, u32 height);
void is_scaler_get_poly_src_size(void __iomem *base_addr, u32 output_id, u32 *width, u32 *height);
void is_scaler_set_poly_dst_size(void __iomem *base_addr, u32 output_id, u32 width, u32 height);
void is_scaler_get_poly_dst_size(void __iomem *base_addr, u32 output_id, u32 *width, u32 *height);
void is_scaler_set_poly_scaling_ratio(void __iomem *base_addr, u32 output_id, u32 hratio, u32 vratio);
void is_scaler_set_poly_scaler_coef(void __iomem *base_addr, u32 output_id,
	u32 hratio, u32 vratio, struct scaler_coef_cfg *sc_coef,
	enum exynos_sensor_position sensor_position);
void is_scaler_set_poly_round_mode(void __iomem *base_addr, u32 output_id, u32 mode);

void is_scaler_set_post_scaler_enable(void __iomem *base_addr, u32 output_id, u32 enable);
void is_scaler_set_post_img_size(void __iomem *base_addr, u32 output_id, u32 width, u32 height);
void is_scaler_get_post_img_size(void __iomem *base_addr, u32 output_id, u32 *width, u32 *height);
void is_scaler_set_post_dst_size(void __iomem *base_addr, u32 output_id, u32 width, u32 height);
void is_scaler_get_post_dst_size(void __iomem *base_addr, u32 output_id, u32 *width, u32 *height);
void is_scaler_set_post_scaling_ratio(void __iomem *base_addr, u32 output_id, u32 hratio, u32 vratio);
void is_scaler_set_post_scaler_coef(void __iomem *base_addr, u32 output_id,
	u32 hratio, u32 vratio, struct scaler_coef_cfg *sc_coef);
void is_scaler_set_post_round_mode(void __iomem *base_addr, u32 output_id, u32 mode);

void is_scaler_set_420_conversion(void __iomem *base_addr, u32 output_id, u32 conv420_weight, u32 conv420_en);
void is_scaler_set_bchs_enable(void __iomem *base_addr, u32 output_id, bool bchs_en);
void is_scaler_set_b_c(void __iomem *base_addr, u32 output_id, u32 y_offset, u32 y_gain);
void is_scaler_set_h_s(void __iomem *base_addr, u32 output_id,
	u32 c_gain00, u32 c_gain01, u32 c_gain10, u32 c_gain11);
void is_scaler_set_bchs_clamp(void __iomem *base_addr, u32 output_id, u32 y_max, u32 y_min, u32 c_max, u32 c_min);
void is_scaler_set_rdma_enable(void __iomem *base_addr, u32 hw_id, bool dma_in_en);
void is_scaler_set_dma_out_enable(void __iomem *base_addr, u32 output_id, bool dma_out_en);
u32 is_scaler_get_dma_out_enable(void __iomem *base_addr, u32 output_id);

void is_scaler_set_mono_ctrl(void __iomem *base_addr, u32 hw_id, u32 in_fmt);
void is_scaler_set_rdma_format(void __iomem *base_addr, u32 hw_id, u32 dma_in_format);
void is_scaler_set_wdma_format(void __iomem *base_addr, u32 hw_id, u32 output_id, u32 plane, u32 dma_out_format);
void is_scaler_get_wdma_format(void __iomem *base_addr, u32 output_id, u32 color_type, u32 *dma_out_format);
void is_scaler_set_swap_mode(void __iomem *base_addr, u32 output_id, u32 swap);
void is_scaler_set_flip_mode(void __iomem *base_addr, u32 output_id, u32 flip);
void is_scaler_set_rdma_size(void __iomem *base_addr, u32 width, u32 height);
void is_scaler_get_rdma_size(void __iomem *base_addr, u32 *width, u32 *height);
void is_scaler_set_wdma_size(void __iomem *base_addr, u32 output_id, u32 width, u32 height);
void is_scaler_get_wdma_size(void __iomem *base_addr, u32 output_id, u32 *width, u32 *height);
void is_scaler_set_rdma_stride(void __iomem *base_addr, u32 y_stride, u32 uv_stride);
void is_scaler_get_rdma_stride(void __iomem *base_addr, u32 *y_stride, u32 *uv_stride);
void is_scaler_set_wdma_stride(void __iomem *base_addr, u32 output_id, u32 y_stride, u32 uv_stride);
void is_scaler_get_wdma_stride(void __iomem *base_addr, u32 output_id, u32 *y_stride, u32 *uv_stride);
void is_scaler_set_rdma_frame_seq(void __iomem *base_addr, u32 frame_seq);
void is_scaler_set_rdma_addr(void __iomem *base_addr, u32 y_addr, u32 cb_addr, u32 cr_addr, int buf_index);
void is_scaler_set_wdma_addr(void __iomem *base_addr, u32 output_id,
	u32 y_addr, u32 cb_addr, u32 cr_addr, int buf_index);
void is_scaler_get_wdma_addr(void __iomem *base_addr, u32 output_id,
	u32 *y_addr, u32 *cb_addr, u32 *cr_addr, int buf_index);
void is_scaler_clear_rdma_addr(void __iomem *base_addr);
void is_scaler_clear_wdma_addr(void __iomem *base_addr, u32 output_id);

void is_scaler_set_rdma_2bit_addr(void __iomem *base_addr, u32 y_2bit_addr, u32 cbcr_2bit_addr, int buf_index);
void is_scaler_set_wdma_2bit_addr(void __iomem *base_addr, u32 output_id,
	u32 y_2bit_addr, u32 cbcr_2bit_addr, int buf_index);
void is_scaler_set_rdma_2bit_stride(void __iomem *base_addr, u32 y_2bit_stride, u32 uv_2bit_stride);
void is_scaler_set_wdma_2bit_stride(void __iomem *base_addr, u32 output_id, u32 y_2bit_stride, u32 uv_2bit_stride);
void is_scaler_set_rdma_10bit_type(void __iomem *base_addr, u32 dma_in_10bit_type);
void is_scaler_set_wdma_dither(void __iomem *base_addr, u32 output_id, u32 fmt, u32 bitwidth, u32 plane);
u32 is_scaler_g_dma_offset(struct param_mcs_output *output, u32 start_pos_x, u32 plane_i);

/* for hwfc */
void is_scaler_set_hwfc_auto_clear(void __iomem *base_addr, u32 output_id, bool auto_clear);
void is_scaler_set_hwfc_idx_reset(void __iomem *base_addr, u32 output_id, bool reset);
void is_scaler_set_hwfc_mode(void __iomem *base_addr, u32 hwfc_output_ids);
void is_scaler_set_hwfc_config(void __iomem *base_addr,
		u32 output_id, u32 format, u32 plane, u32 dma_idx, u32 width, u32 height);
u32 is_scaler_get_hwfc_idx_bin(void __iomem *base_addr, u32 output_id);
u32 is_scaler_get_hwfc_cur_idx(void __iomem *base_addr, u32 output_id);

/* djag */
void is_scaler_set_djag_enable(void __iomem *base_addr, u32 djag_enable);
void is_scaler_set_djag_input_size(void __iomem *base_addr, u32 width, u32 height);
void is_scaler_set_djag_src_size(void __iomem *base_addr, u32 pos_x, u32 pos_y, u32 width, u32 height);
void is_scaler_set_djag_dst_size(void __iomem *base_addr, u32 width, u32 height);
void is_scaler_set_djag_scaling_ratio(void __iomem *base_addr, u32 hratio, u32 vratio);
void is_scaler_set_djag_init_phase_offset(void __iomem *base_addr, u32 h_offset, u32 v_offset);
void is_scaler_set_djag_round_mode(void __iomem *base_addr, u32 round_enable);
void is_scaler_set_djag_tuning_param(void __iomem *base_addr,
	const struct djag_scaling_ratio_depended_config *djag_tune);
void is_scaler_set_djag_dither_wb(void __iomem *base_addr, struct djag_wb_thres_cfg *djag_wb, u32 wht, u32 blk);

/* cac */
void is_scaler_set_cac_enable(void __iomem *base_addr, u32 en);
void is_scaler_set_cac_map_crt_thr(void __iomem *base_addr, struct cac_cfg_by_ni *cfg);

/* FRO */
void is_scaler_set_lfro_mode_enable(void __iomem *base_addr, u32 hw_id, u32 lfro_enable, u32 lfro_total_fnum);
u32 is_scaler_get_lfro_mode_status(void __iomem *base_addr, u32 hw_id);


/* strip */
u32 is_scaler_get_djag_strip_enable(void __iomem *base_addr, u32 output_id);
void is_scaler_get_djag_strip_config(void __iomem *base_addr, u32 output_id, u32 *pre_dst_h, u32 *start_pos_h);
void is_scaler_set_djag_strip_enable(void __iomem *base_addr, u32 output_id, u32 enable);
void is_scaler_set_djag_strip_config(void __iomem *base_addr, u32 output_id, u32 pre_dst_h, u32 start_pos_h);

u32 is_scaler_get_poly_strip_enable(void __iomem *base_addr, u32 output_id);
void is_scaler_get_poly_strip_config(void __iomem *base_addr, u32 output_id, u32 *pre_dst_h, u32 *start_pos_h);
void is_scaler_set_poly_strip_enable(void __iomem *base_addr, u32 output_id, u32 enable);
void is_scaler_set_poly_strip_config(void __iomem *base_addr, u32 output_id, u32 pre_dst_h, u32 start_pos_h);

u32 is_scaler_get_poly_out_crop_enable(void __iomem *base_addr, u32 output_id);
void is_scaler_get_poly_out_crop_size(void __iomem *base_addr, u32 output_id, u32 *width, u32 *height);
void is_scaler_set_poly_out_crop_enable(void __iomem *base_addr, u32 output_id, u32 enable);
void is_scaler_set_poly_out_crop_size(void __iomem *base_addr, u32 output_id, u32 pos_x, u32 pos_y, u32 width, u32 height);

u32 is_scaler_get_post_strip_enable(void __iomem *base_addr, u32 output_id);
void is_scaler_get_post_strip_config(void __iomem *base_addr, u32 output_id, u32 *pre_dst_h, u32 *start_pos_h);
u32 is_scaler_get_post_out_crop_enable(void __iomem *base_addr, u32 output_id);
void is_scaler_get_post_out_crop_size(void __iomem *base_addr, u32 output_id, u32 *width, u32 *height);

void is_scaler_set_post_strip_enable(void __iomem *base_addr, u32 output_id, u32 enable);
void is_scaler_set_post_strip_config(void __iomem *base_addr, u32 output_id, u32 pre_dst_h, u32 start_pos_h);
void is_scaler_set_post_out_crop_enable(void __iomem *base_addr, u32 output_id, u32 enable);
void is_scaler_set_post_out_crop_size(void __iomem *base_addr, u32 output_id, u32 pos_x, u32 pos_y, u32 width, u32 height);

u32 is_scaler_get_stripe_align(u32 sbwc_type);

/* HF */
void is_scaler_set_djag_hf_enable(void __iomem *base_addr, u32 hf_enable, u32 hf_scaler_enable);
void is_scaler_set_hf_scaler_enable(void __iomem *base_addr, u32 hw_id, u32 enable);
void is_scaler_set_djag_hf_cfg(void __iomem *base_addr, struct hf_cfg_by_ni *hf_cfg);
int is_scaler_set_hf_config(void __iomem *base_addr, u32 hw_id,
	bool hf_enable,
	struct param_mcs_output *param,
	struct scaler_coef_cfg *sc_coef, enum exynos_sensor_position sensor_position,
	u32 *payload_size);
int is_scaler_set_votf_config(void __iomem *base_addr, u32 hw_id, bool votf_enable);

void is_scaler_clear_intr_src(void __iomem *base_addr, u32 hw_id, u32 status);
u32 is_scaler_get_intr_mask(void __iomem *base_addr, u32 hw_id);
u32 is_scaler_get_intr_status(void __iomem *base_addr, u32 hw_id);

/* sbwc */
void is_scaler_set_wdma_sbwc_config(void __iomem *base_addr,
	struct param_mcs_output *output, u32 output_id,
	u32 *y_stride, u32 *uv_stride, u32 *y_2bit_stride, u32 *uv_2bit_stride);
void is_scaler_set_rdma_sbwc_header_addr(void __iomem *base_addr, u32 haddr, int buf_index);
void is_scaler_set_rdma_sbwc_header_stride(void __iomem *base_addr, u32 width);

unsigned int is_scaler_intr_occurred0(unsigned int status, enum mcsc_event_type type);
u32 is_scaler_handle_extended_intr(u32 status);

u32 is_scaler_get_version(void __iomem *base_addr);
void is_scaler_dump(void __iomem *base_addr);

#if IS_ENABLED(CONFIG_PABLO_KUNIT_TEST)
/* CRC */
void pablo_kunit_scaler_hw_set_crc(void __iomem *base_addr, u32 seed);
#endif
#endif
