I 000040 40 6436 1636300262665 dual_mux
<?xml version="1.0"?>
<symbol name="dual_MUX">
<shape guid="3ba50580-cf85-4c65-8c06-26b7a284e52b">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.array_type_pkg.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636291124"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ba50580-cf85-4c65-8c06-26b7a284e52b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,20,400,280)
  FREEID 16
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,20,380,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,50,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,79,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,385,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,99,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,110,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (111,168,375,192)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (141,88,375,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (400,180)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="mult_out(2*DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (400,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(CHANNELS-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="74e1365a-70b0-44e9-8ca5-239eb533e612" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.array_type_pkg.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636206642"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="74e1365a-70b0-44e9-8ca5-239eb533e612"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,240)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,240)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,50,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,425,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,99,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,110,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (168,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="mult_out(2*DATA_WIDTH:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000043 40 4503 1636300262708 filter_bank
<?xml version="1.0"?>
<symbol name="filter_bank">
<shape guid="0962819c-fa56-4d5b-948f-0a410a6afdc1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="OVERSAMPLING_RATE : INTEGER := 1"
  #GENERIC2="AXIS_IQ_TDATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636291328"
  #NAME="filter_bank"
  #PRAGMED_GENERICS="CHANNELS;OVERSAMPLING_RATE;AXIS_IQ_TDATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0962819c-fa56-4d5b-948f-0a410a6afdc1"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,380,180)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,360,180)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,65,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,105,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,332,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (299,28,355,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="CLK"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="ARESTN"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="DIN(AXIS_IQ_TDATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (380,40)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="DOUT"
    #SIDE="right"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="ae9784d4-298f-4d3a-96f4-38232fcbdcc8" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 2"
  #GENERIC1="OVERSAMPLING_RATE : INTEGER := 1"
  #GENERIC2="AXIS_IQ_TDATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1635889585"
  #NAME="filter_bank"
  #PRAGMED_GENERICS="CHANNELS;OVERSAMPLING_RATE;AXIS_IQ_TDATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ae9784d4-298f-4d3a-96f4-38232fcbdcc8"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,380,160)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,360,160)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,65,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,105,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,332,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (299,28,355,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="CLK"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="ARESTN"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="DIN(AXIS_IQ_TDATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (380,40)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="DOUT"
    #SIDE="right"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000046 40 2984 1636300262750 index_selector
<?xml version="1.0"?>
<symbol name="index_selector">
<shape guid="adf3d8c6-9611-423d-8b38-3d82a454bdb4" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="FACTOR_WIDTH : INTEGER := 12"
  #GENERIC2="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636281797"
  #NAME="index_selector"
  #PRAGMED_GENERICS="CHANNELS;FACTOR_WIDTH;DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="adf3d8c6-9611-423d-8b38-3d82a454bdb4"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,260)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,260)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,48,65,72)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
   FONT (8,0,0,400,0,238,0,"Arial")
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,88,94,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (342,48,415,72)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 2
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,88,415,112)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 2
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,208,425,232)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,148,415,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,60)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="overflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,220)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="data_in(2*DATA_WIDTH+FACTOR_WIDTH+3-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (440,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000043 40 4427 1636300262786 loop_filter
<?xml version="1.0"?>
<symbol name="loop_filter">
<shape guid="03c58acd-f35c-4337-8e56-ed1cced80d27" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="ALPHA : INTEGER := 0"
  #GENERIC1="BETA : INTEGER := 0"
  #GENERIC2="FACTOR_WIDTH : INTEGER := 12"
  #GENERIC3="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636217481"
  #NAME="loop_filter"
  #PRAGMED_GENERICS="ALPHA;BETA;FACTOR_WIDTH;DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="03c58acd-f35c-4337-8e56-ed1cced80d27"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,280)
  FREEID 11
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (20,148,40,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,79,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,92,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (320,148,395,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="error_in"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="data_out"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="c88e18e2-9379-4ec8-89f3-3cfb6c386012">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="ALPHA : INTEGER := 0"
  #GENERIC1="BETA : INTEGER := 0"
  #GENERIC2="FACTOR_WIDTH : INTEGER := 12"
  #GENERIC3="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636218105"
  #NAME="loop_filter"
  #PRAGMED_GENERICS="ALPHA;BETA;FACTOR_WIDTH;DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c88e18e2-9379-4ec8-89f3-3cfb6c386012"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,280)
  FREEID 11
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (395,28,420,52)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2
   ORIENTATION 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (361,88,415,112)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 2
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (158,168,415,192)
   ALIGN 6
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 2
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (160,228,520,252)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (440,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,180)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="error_in(2*DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="data_out(2*DATA_WIDTH+FACTOR_WIDTH+2-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000050 40 3088 1636300262824 modulo_sps_counter
<?xml version="1.0"?>
<symbol name="modulo_sps_counter">
<shape guid="d84b442d-ff59-41c9-a4e8-d2392e849477" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="FACTOR_WIDTH : INTEGER := 12"
  #GENERIC1="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636280211"
  #NAME="modulo_sps_counter"
  #PRAGMED_GENERICS="FACTOR_WIDTH;DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d84b442d-ff59-41c9-a4e8-d2392e849477"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (-140,-20,320,280)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (-120,0,300,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,28,-90,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (-115,68,-61,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (148,27,172,100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   FONT (8,0,0,400,0,238,0,"Arial")
   ORIENTATION 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (68,22,92,106)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   FONT (8,0,0,400,0,238,0,"Arial")
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (-121,228,320,252)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
   FONT (8,0,0,400,0,238,0,"Arial")
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (-113,148,340,172)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
   FONT (8,0,0,400,0,238,0,"Arial")
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (-140,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (-140,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (160,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="overflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (80,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (320,220)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="data_in(2*DATA_WIDTH+FACTOR_WIDTH+2-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (-140,160)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="data_out(2*DATA_WIDTH+FACTOR_WIDTH+3-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000040 40 3476 1637165498625 dual_mux
<?xml version="1.0"?>
<symbol name="dual_MUX">
<shape guid="3ba50580-cf85-4c65-8c06-26b7a284e52b" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.array_type_pkg.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1636291124"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;DATA_WIDTH;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ba50580-cf85-4c65-8c06-26b7a284e52b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,20,400,280)
  FREEID 16
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,20,380,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,50,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,79,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,385,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,99,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,110,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (111,168,375,192)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (141,88,375,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (400,180)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="mult_out(2*DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (400,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(CHANNELS-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000040 40 3476 1637165533014 dual_mux
<?xml version="1.0"?>
<symbol name="dual_MUX">
<shape guid="3ba50580-cf85-4c65-8c06-26b7a284e52b" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,work;\n"+
"use IEEE.std_logic_1164.all,IEEE.numeric_std.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165532"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;DATA_WIDTH;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ba50580-cf85-4c65-8c06-26b7a284e52b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,20,400,280)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,20,380,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,50,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,79,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,385,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,99,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,110,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (111,168,375,192)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (141,88,375,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (400,180)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="mult_out(2*DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (400,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(CHANNELS-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000040 40 3476 1637165604629 dual_mux
<?xml version="1.0"?>
<symbol name="dual_MUX">
<shape guid="3ba50580-cf85-4c65-8c06-26b7a284e52b" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,work;\n"+
"use IEEE.std_logic_1164.all,IEEE.numeric_std.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165532"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;DATA_WIDTH;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ba50580-cf85-4c65-8c06-26b7a284e52b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,20,400,280)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,20,380,280)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,50,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,79,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,385,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,99,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,110,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (111,168,375,192)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (141,88,375,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (400,180)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="mult_out(2*DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (400,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(CHANNELS-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000040 40 3470 1637165608371 dual_mux
<?xml version="1.0"?>
<symbol name="dual_MUX">
<shape guid="3ba50580-cf85-4c65-8c06-26b7a284e52b" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library ieee,work;\n"+
"use ieee.std_logic_1164.all,ieee.MATH_REAL.all,work.array_type_pkg.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165608"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ba50580-cf85-4c65-8c06-26b7a284e52b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,20,400,420)
  FREEID 16
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,20,380,420)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,79,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,385,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,288,109,312)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,328,151,352)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,368,162,392)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (61,88,375,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,228,375,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,300)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,340)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,380)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (400,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (400,240)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000040 40 6891 1637165789587 dual_mux
<?xml version="1.0"?>
<symbol name="dual_MUX">
<shape guid="228553bd-c493-46da-ac48-aff2649670b4">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,work;\n"+
"use IEEE.std_logic_1164.all,IEEE.numeric_std.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165789"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="228553bd-c493-46da-ac48-aff2649670b4"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,800,420)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,780,400)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,88,79,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (428,35,452,395)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 8
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (248,311,272,395)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 8
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,151,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,328,162,352)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (461,68,775,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (617,208,775,232)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (440,420)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="bottom"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,-20) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (260,420)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="bottom"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,-20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,340)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (800,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (800,220)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="3ba50580-cf85-4c65-8c06-26b7a284e52b" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library ieee,work;\n"+
"use ieee.std_logic_1164.all,ieee.MATH_REAL.all,work.array_type_pkg.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165608"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ba50580-cf85-4c65-8c06-26b7a284e52b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,20,400,420)
  FREEID 16
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,20,380,420)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,79,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,385,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,288,109,312)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,328,151,352)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,368,162,392)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (61,88,375,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,228,375,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,300)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,340)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,380)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (400,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (400,240)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000041 40 10376 1637165914012 dual_mux
<?xml version="1.0"?>
<symbol name="dual_MUX">
<shape guid="228553bd-c493-46da-ac48-aff2649670b4">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,work;\n"+
"use IEEE.std_logic_1164.all,IEEE.numeric_std.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165789"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="228553bd-c493-46da-ac48-aff2649670b4"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,800,420)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,780,400)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,88,79,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (428,35,452,395)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 8
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (248,311,272,395)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 8
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,188,151,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,328,162,352)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (461,68,775,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (617,208,775,232)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,100)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (440,420)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="bottom"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,-20) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (260,420)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="bottom"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,-20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,200)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,340)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (800,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (800,220)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="3ba50580-cf85-4c65-8c06-26b7a284e52b" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library ieee,work;\n"+
"use ieee.std_logic_1164.all,ieee.MATH_REAL.all,work.array_type_pkg.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165608"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ba50580-cf85-4c65-8c06-26b7a284e52b"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,20,400,420)
  FREEID 16
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,20,380,420)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,79,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,228,385,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,288,109,312)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,328,151,352)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,368,162,392)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (61,88,375,112)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (217,228,375,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,300)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,340)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,380)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_array_din"
    #SIDE="left"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (400,100)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (400,240)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="90ffab5d-b972-4c53-9b5a-2f2c0900c7c1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,work;\n"+
"use IEEE.std_logic_1164.all,IEEE.numeric_std.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637165792"
  #NAME="dual_MUX"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="90ffab5d-b972-4c53-9b5a-2f2c0900c7c1"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,800,480)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,780,459)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,79,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (428,95,452,455)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4
   ORIENTATION 8
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (248,371,272,455)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 8
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,248,151,272)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,388,162,412)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (461,128,775,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  15, 0, 0
  {
   TEXT "$#NAME"
   RECT (617,268,775,292)
   ALIGN 4
   MARGINS (1,1)
   PARENT 14
  }
  PIN  2, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (440,480)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="bottom"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,-20) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (260,480)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="bottom"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,-20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (0,260)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="filter_array_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,400)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_BASE_TYPE="SIGNED"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="dfilter_array_din"
    #SIDE="left"
    #VHDL_TYPE="dout_array_t"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (800,140)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  14, 0, 0
  {
   COORD (800,280)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_dout(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 3124 1637190654626 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6344 1637190857551 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190857"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,-20,640,380)
  FREEID 16
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,620,380)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,108,65,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,228,94,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (328,16,352,80)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,5,212,89)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,128,615,152)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,248,615,272)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  TEXT  15, 0, 0
  {
   TEXT "clk"
   RECT (40,108,65,132)
   ALIGN 4
   MARGINS (1,1)
  }
  PIN  2, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (340,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (200,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,260)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6344 1637190880855 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190880"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,-20,640,380)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,620,380)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,108,65,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,228,94,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (368,16,392,80)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,5,212,89)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,128,615,152)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,248,615,272)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  TEXT  15, 0, 0
  {
   TEXT "clk"
   RECT (40,108,65,132)
   ALIGN 4
   MARGINS (1,1)
  }
  PIN  2, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (380,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (200,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,260)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6344 1637190907855 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190907"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,-20,640,380)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,620,380)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,128,65,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,228,94,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (368,16,392,80)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,5,212,89)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,228,615,252)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,128,615,152)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  TEXT  15, 0, 0
  {
   TEXT "clk"
   RECT (40,108,65,132)
   ALIGN 4
   MARGINS (1,1)
  }
  PIN  2, 0, 0
  {
   COORD (0,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (380,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (200,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6238 1637193988397 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637193988"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,-20,640,380)
  FREEID 17
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,620,380)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,128,65,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,228,94,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (368,16,392,80)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,5,212,89)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,228,615,252)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,128,615,152)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (0,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (380,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (200,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6109 1637194008398 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637194008"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,-20,640,380)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,620,380)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,128,65,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,228,94,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (368,5,392,385)
   ALIGN 1
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,5,212,89)
   ALIGN 1
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,228,615,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,128,615,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (0,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (380,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (1,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (200,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6098 1637240190009 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637240189"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,-20,640,380)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,620,380)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,128,65,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,228,94,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (368,5,392,69)
   ALIGN 1
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,5,212,89)
   ALIGN 1
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,228,615,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,128,615,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (0,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (380,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (1,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (200,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6082 1637256886855 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637240189"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,-20,640,380)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,620,380)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,128,65,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (40,228,94,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (368,5,392,69)
   ALIGN 1
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (188,5,212,89)
   ALIGN 1
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,228,615,252)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,128,615,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (0,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (380,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (1,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (200,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,240)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000052 40 2364 1637256902268 polyphase_clock_sync
<?xml version="1.0"?>
<symbol name="polyphase_clock_sync">
<shape guid="67e8fe8b-a8dc-44e1-8414-4904f35ada06" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="DATA_WIDTH : INTEGER := 32"
  #GENERIC2="FACTOR_WIDTH : INTEGER := 12"
  #GENERIC3="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC4="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC5="OVERSAMPLING_RATE : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637256902"
  #NAME="polyphase_clock_sync"
  #PRAGMED_GENERICS="CHANNELS;DATA_WIDTH;FACTOR_WIDTH;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="67e8fe8b-a8dc-44e1-8414-4904f35ada06"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,160)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,160)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,105,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,65,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,288,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (131,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="ARESTN"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="CLK"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="DIN(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="DOUT(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000044 40 2250 1637257452759 filters_bank
<?xml version="1.0"?>
<symbol name="filters_bank">
<shape guid="fc381ba5-06a3-4b07-b70d-85cdbf23195f" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="OVERSAMPLING_RATE : INTEGER := 1"
  #GENERIC2="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637257452"
  #NAME="filters_bank"
  #PRAGMED_GENERICS="CHANNELS;OVERSAMPLING_RATE;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fc381ba5-06a3-4b07-b70d-85cdbf23195f"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,340,160)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,320,160)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,65,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,105,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,288,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (259,28,315,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="CLK"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="ARESTN"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="DIN(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (340,40)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="DOUT"
    #SIDE="right"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6096 1637257595792 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637257595"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (140,-20,640,320)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (160,0,620,320)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (180,128,205,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (180,188,234,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (468,20,492,84)
   ALIGN 1
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (288,20,312,104)
   ALIGN 1
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,248,615,272)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,148,615,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (140,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (140,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (480,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (1,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (300,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,260)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


I 000035 40 6096 1637257620374 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use IEEE.std_logic_1164.all,IEEE.std_logic_arith.all,IEEE.std_logic_signed.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637257620"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (140,-20,640,320)
  FREEID 15
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (160,0,620,320)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (180,128,205,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (180,188,234,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (488,20,512,84)
   ALIGN 1
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (308,20,332,104)
   ALIGN 1
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,248,615,272)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,148,615,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (140,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (140,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (500,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="f_index"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (1,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (320,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,260)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000044 40 2279 1637257942932 filters_bank
<?xml version="1.0"?>
<symbol name="filters_bank">
<shape guid="fc381ba5-06a3-4b07-b70d-85cdbf23195f" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="OVERSAMPLING_RATE : INTEGER := 1"
  #GENERIC2="AXIS_DATA_WIDTH : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all,work.array_type_pkg.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637257942"
  #NAME="filters_bank"
  #PRAGMED_GENERICS="CHANNELS;OVERSAMPLING_RATE;AXIS_DATA_WIDTH"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fc381ba5-06a3-4b07-b70d-85cdbf23195f"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,340,160)
  FREEID 10
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,320,160)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,65,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,105,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,288,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (259,28,315,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="CLK"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="ARESTN"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="DIN(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (340,40)
   VARIABLES
   {
    #DECLARATION="(CHANNELS-1:0)"
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #MDA_KIND="NORMAL"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="DOUT"
    #SIDE="right"
    #VHDL_TYPE="DOUT_ARRAY_T"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


V 000035 40 6122 1637257979634 ted
<?xml version="1.0"?>
<symbol name="TED">
<shape guid="7fe89a50-69b8-447d-b4b9-0271cd1970f0" default="1">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #GENERIC4="PHASE_DETECOR_GAIN : REAL := 1.0"
  #GENERIC5="LOOP_BW : REAL := 0.0628"
  #GENERIC6="DAMPING_FACTOR : REAL := 0.707"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637190654"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE;PHASE_DETECOR_GAIN;LOOP_BW;DAMPING_FACTOR"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="7fe89a50-69b8-447d-b4b9-0271cd1970f0"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (0,0,440,200)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (20,0,420,200)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,28,47,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,68,79,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (57,28,415,52)
   ALIGN 4
   MARGINS (1,1)
   PARENT 6
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (331,68,415,92)
   ALIGN 4
   MARGINS (1,1)
   PARENT 8
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,108,327,132)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (25,148,338,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
  }
  PIN  2, 0, 0
  {
   COORD (0,40)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (0,80)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (440,40)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (440,80)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="right"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (0,120)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (0,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="left"
    #VHDL_TYPE="SIGNED"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
 }
}

]]>
</shape>
<shape guid="d3c640fa-c4f6-40af-a65a-a28a8785b762">
<![CDATA[SYMB0100
HEADER
{
 VARIABLES
 {
  #CUSTOM_NAME=""
  #DESCRIPTION=""
  #GENERIC0="CHANNELS : INTEGER := 32"
  #GENERIC1="AXIS_DATA_WIDTH : INTEGER := 32"
  #GENERIC2="SAMPLES_PER_SYMBOL : INTEGER := 2"
  #GENERIC3="OVERSAMPLING_RATE : INTEGER := 32"
  #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all,ieee.NUMERIC_STD.all;"
  #LANGUAGE="VHDL"
  #MODIFIED="1637257979"
  #NAME="TED"
  #PRAGMED_GENERICS="CHANNELS;AXIS_DATA_WIDTH;SAMPLES_PER_SYMBOL;OVERSAMPLING_RATE"
  #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d3c640fa-c4f6-40af-a65a-a28a8785b762"
 }
}
PAGE "" 
{
 PAGEHEADER
 {
  RECT (140,-20,640,320)
  FREEID 14
 }
 
 BODY
 {
  RECT  1, -1, 0
  {
   VARIABLES
   {
    #OUTLINE_FILLING="1"
   }
   AREA (160,0,620,320)
  }
  TEXT  3, 0, 0
  {
   TEXT "$#NAME"
   RECT (180,128,205,152)
   ALIGN 4
   MARGINS (1,1)
   PARENT 2
  }
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (180,188,234,212)
   ALIGN 4
   MARGINS (1,1)
   PARENT 4
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (488,5,512,325)
   ALIGN 1
   MARGINS (1,1)
   PARENT 6
   ORIENTATION 5
  }
  TEXT  9, 0, 0
  {
   TEXT "$#NAME"
   RECT (308,20,332,104)
   ALIGN 1
   MARGINS (1,1)
   PARENT 8
   ORIENTATION 6
  }
  TEXT  11, 0, 0
  {
   TEXT "$#NAME"
   RECT (313,248,615,272)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10
   ORIENTATION 2
  }
  TEXT  13, 0, 0
  {
   TEXT "$#NAME"
   RECT (302,148,615,172)
   ALIGN 4
   MARGINS (1,1)
   PARENT 12
   ORIENTATION 2
  }
  PIN  2, 0, 0
  {
   COORD (140,140)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="clk"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  4, 0, 0
  {
   COORD (140,200)
   VARIABLES
   {
    #DIRECTION="IN"
    #LENGTH="20"
    #NAME="arestn"
    #SIDE="left"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (20,0) )
   }
  }
  PIN  6, 0, 0
  {
   COORD (500,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="f_index(integer(ceil(log2(real(CHANNELS))))-1:0)"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   LINE  1, 0, 0
   {
    POINTS ( (0,0), (1,20) )
   }
  }
  PIN  8, 0, 0
  {
   COORD (320,-20)
   VARIABLES
   {
    #DIRECTION="OUT"
    #LENGTH="20"
    #NAME="underflow"
    #SIDE="top"
    #VHDL_TYPE="STD_LOGIC"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (0,20) )
   }
  }
  PIN  10, 0, 0
  {
   COORD (640,260)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="filter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
  PIN  12, 0, 0
  {
   COORD (640,160)
   VARIABLES
   {
    #DIRECTION="IN"
    #DOWNTO="1"
    #LENGTH="20"
    #NAME="dfilter_din(AXIS_DATA_WIDTH-1:0)"
    #SIDE="right"
    #VHDL_TYPE="SIGNED"
   }
   LINE  2, 0, 0
   {
    POINTS ( (0,0), (-20,0) )
   }
  }
 }
}

]]>
</shape>
</symbol>


