###############################################################
#  Generated by:      Cadence Tempus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 20:51:40 2019
#  Design:            mtm_Alu
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET (10.228 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[34]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[34]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=    0.000        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.084
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.312
              Slack:=   10.228

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.310   10.312  
  u_mtm_Alu_serializer/data_reg[34]/RES  -      RES       F     UCL_DFF_RES      19  0.507   0.002   10.312  
#----------------------------------------------------------------------------------------------------------
Path 2: MET (10.229 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[27]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[27]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.000        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.083
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.313
              Slack:=   10.229

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.311   10.313  
  u_mtm_Alu_serializer/data_reg[27]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.003   10.313  
#----------------------------------------------------------------------------------------------------------
Path 3: MET (10.231 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[26]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[26]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.167 (P)    0.000 (I)
            Arrival:=   -0.002        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.082
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.313
              Slack:=   10.231

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.311   10.313  
  u_mtm_Alu_serializer/data_reg[26]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.003   10.313  
#----------------------------------------------------------------------------------------------------------
Path 4: MET (10.231 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[11]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[11]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.167 (P)    0.000 (I)
            Arrival:=   -0.002        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.082
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.313
              Slack:=   10.231

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.312   10.313  
  u_mtm_Alu_serializer/data_reg[11]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.003   10.313  
#----------------------------------------------------------------------------------------------------------
Path 5: MET (10.232 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[12]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[12]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.167 (P)    0.000 (I)
            Arrival:=   -0.002        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.082
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.313
              Slack:=   10.232

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.312   10.313  
  u_mtm_Alu_serializer/data_reg[12]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.004   10.313  
#----------------------------------------------------------------------------------------------------------
Path 6: MET (10.232 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[13]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[13]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.167 (P)    0.000 (I)
            Arrival:=   -0.002        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.314
              Slack:=   10.232

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.312   10.314  
  u_mtm_Alu_serializer/data_reg[13]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.004   10.314  
#----------------------------------------------------------------------------------------------------------
Path 7: MET (10.232 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[24]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[24]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.167 (P)    0.000 (I)
            Arrival:=   -0.002        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.314
              Slack:=   10.232

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.312   10.314  
  u_mtm_Alu_serializer/data_reg[24]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.004   10.314  
#----------------------------------------------------------------------------------------------------------
Path 8: MET (10.234 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[15]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[15]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.167 (P)    0.000 (I)
            Arrival:=   -0.002        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.316
              Slack:=   10.234

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.314   10.316  
  u_mtm_Alu_serializer/data_reg[15]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.006   10.316  
#----------------------------------------------------------------------------------------------------------
Path 9: MET (10.235 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[16]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[16]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.166 (P)    0.000 (I)
            Arrival:=   -0.003        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.316
              Slack:=   10.235

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.314   10.316  
  u_mtm_Alu_serializer/data_reg[16]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.006   10.316  
#----------------------------------------------------------------------------------------------------------
Path 10: MET (10.235 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[23]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[23]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.165 (P)    0.000 (I)
            Arrival:=   -0.004        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.314
              Slack:=   10.235

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.313   10.314  
  u_mtm_Alu_serializer/data_reg[23]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.004   10.314  
#----------------------------------------------------------------------------------------------------------
Path 11: MET (10.235 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[17]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[17]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.166 (P)    0.000 (I)
            Arrival:=   -0.003        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.316
              Slack:=   10.235

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.314   10.316  
  u_mtm_Alu_serializer/data_reg[17]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.006   10.316  
#----------------------------------------------------------------------------------------------------------
Path 12: MET (10.235 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[22]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[22]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.165 (P)    0.000 (I)
            Arrival:=   -0.004        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.314
              Slack:=   10.235

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.313   10.314  
  u_mtm_Alu_serializer/data_reg[22]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.004   10.314  
#----------------------------------------------------------------------------------------------------------
Path 13: MET (10.235 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[18]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[18]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.166 (P)    0.000 (I)
            Arrival:=   -0.003        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.315
              Slack:=   10.235

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.314   10.315  
  u_mtm_Alu_serializer/data_reg[18]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.006   10.315  
#----------------------------------------------------------------------------------------------------------
Path 14: MET (10.236 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[19]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[19]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.165 (P)    0.000 (I)
            Arrival:=   -0.004        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.315
              Slack:=   10.236

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.314   10.315  
  u_mtm_Alu_serializer/data_reg[19]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.005   10.315  
#----------------------------------------------------------------------------------------------------------
Path 15: MET (10.236 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[20]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[20]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.164 (P)    0.000 (I)
            Arrival:=   -0.005        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.315
              Slack:=   10.236

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.314   10.315  
  u_mtm_Alu_serializer/data_reg[20]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.005   10.315  
#----------------------------------------------------------------------------------------------------------
Path 16: MET (10.236 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[21]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[21]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.164 (P)    0.000 (I)
            Arrival:=   -0.005        0.000

            Removal:+   -0.016
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.315
              Slack:=   10.236

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.314   10.315  
  u_mtm_Alu_serializer/data_reg[21]/RES  -      RES       F     UCL_DFF_RES      19  0.508   0.005   10.315  
#----------------------------------------------------------------------------------------------------------
Path 17: MET (10.238 ns) Removal Check with Pin u_mtm_Alu_serializer/data_reg[35]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[35]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=   -0.008        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.074
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.312
              Slack:=   10.238

#----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  rst_n                                  -      rst_n     R     (arrival)         3  0.200   0.001   10.001  
  u_mtm_Alu_serializer/g1007/AUS         -      EIN->AUS  F     UCL_INV2         19  0.200   0.311   10.312  
  u_mtm_Alu_serializer/data_reg[35]/RES  -      RES       F     UCL_DFF_RES      19  0.507   0.002   10.312  
#----------------------------------------------------------------------------------------------------------
Path 18: MET (10.321 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[29]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[29]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.018
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.401
              Slack:=   10.321

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.361   10.401  
  u_mtm_Alu_deserializer/out_reg[29]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.000   10.401  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (10.321 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[30]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[30]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.018
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.402
              Slack:=   10.321

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.361   10.402  
  u_mtm_Alu_deserializer/out_reg[30]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.000   10.402  
#-------------------------------------------------------------------------------------------------------------
Path 20: MET (10.322 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[62]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[62]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.018
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.403
              Slack:=   10.322

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.362   10.403  
  u_mtm_Alu_deserializer/out_reg[62]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.001   10.403  
#-------------------------------------------------------------------------------------------------------------
Path 21: MET (10.322 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[31]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[31]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.018
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.403
              Slack:=   10.322

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.362   10.403  
  u_mtm_Alu_deserializer/out_reg[31]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.002   10.403  
#-------------------------------------------------------------------------------------------------------------
Path 22: MET (10.322 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[63]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[63]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.018
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.404
              Slack:=   10.322

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.363   10.404  
  u_mtm_Alu_deserializer/out_reg[63]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.002   10.404  
#-------------------------------------------------------------------------------------------------------------
Path 23: MET (10.323 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[32]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[32]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.018
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.404
              Slack:=   10.323

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.363   10.404  
  u_mtm_Alu_deserializer/out_reg[32]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.003   10.404  
#-------------------------------------------------------------------------------------------------------------
Path 24: MET (10.323 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[64]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[64]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.018
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.081
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.404
              Slack:=   10.323

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.364   10.404  
  u_mtm_Alu_deserializer/out_reg[64]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.003   10.404  
#-------------------------------------------------------------------------------------------------------------
Path 25: MET (10.327 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[2]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[2]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.407
              Slack:=   10.327

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.407  
  u_mtm_Alu_deserializer/out_reg[2]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.407  
#-------------------------------------------------------------------------------------------------------------
Path 26: MET (10.327 ns) Removal Check with Pin u_mtm_Alu_deserializer/crc_reg[2]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/crc_reg[2]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.407
              Slack:=   10.327

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.407  
  u_mtm_Alu_deserializer/crc_reg[2]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.407  
#-------------------------------------------------------------------------------------------------------------
Path 27: MET (10.327 ns) Removal Check with Pin u_mtm_Alu_deserializer/counter_reg[0]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/counter_reg[0]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.407
              Slack:=   10.327

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.407  
  u_mtm_Alu_deserializer/counter_reg[0]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.407  
#--------------------------------------------------------------------------------------------------------------
Path 28: MET (10.327 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[67]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[67]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.079
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.407
              Slack:=   10.327

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.407  
  u_mtm_Alu_deserializer/out_reg[67]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.407  
#-------------------------------------------------------------------------------------------------------------
Path 29: MET (10.328 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[1]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[1]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.407
              Slack:=   10.328

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.407  
  u_mtm_Alu_deserializer/out_reg[1]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.006   10.407  
#-------------------------------------------------------------------------------------------------------------
Path 30: MET (10.328 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[0]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[0]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.408
              Slack:=   10.328

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.367   10.408  
  u_mtm_Alu_deserializer/out_reg[0]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.007   10.408  
#-------------------------------------------------------------------------------------------------------------
Path 31: MET (10.328 ns) Removal Check with Pin u_mtm_Alu_deserializer/crc_reg[1]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/crc_reg[1]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.408
              Slack:=   10.328

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.367   10.408  
  u_mtm_Alu_deserializer/crc_reg[1]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.007   10.408  
#-------------------------------------------------------------------------------------------------------------
Path 32: MET (10.329 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[34]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[34]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.167 (P)    0.000 (I)
            Arrival:=   -0.003        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.078
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.407
              Slack:=   10.329

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.407  
  u_mtm_Alu_deserializer/out_reg[34]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.407  
#-------------------------------------------------------------------------------------------------------------
Path 33: MET (10.329 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[33]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[33]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.165 (P)    0.000 (I)
            Arrival:=   -0.004        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.077
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.406
              Slack:=   10.329

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.365   10.406  
  u_mtm_Alu_deserializer/out_reg[33]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.004   10.406  
#-------------------------------------------------------------------------------------------------------------
Path 34: MET (10.329 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[3]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[3]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.165 (P)    0.000 (I)
            Arrival:=   -0.004        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.077
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.406
              Slack:=   10.329

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.365   10.406  
  u_mtm_Alu_deserializer/out_reg[3]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.406  
#-------------------------------------------------------------------------------------------------------------
Path 35: MET (10.329 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[4]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[4]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.166 (P)    0.000 (I)
            Arrival:=   -0.004        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.077
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.406
              Slack:=   10.329

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.406  
  u_mtm_Alu_deserializer/out_reg[4]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.406  
#-------------------------------------------------------------------------------------------------------------
Path 36: MET (10.329 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[65]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[65]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.164 (P)    0.000 (I)
            Arrival:=   -0.005        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.075
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.405
              Slack:=   10.329

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.364   10.405  
  u_mtm_Alu_deserializer/out_reg[65]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.003   10.405  
#-------------------------------------------------------------------------------------------------------------
Path 37: MET (10.330 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[66]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[66]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.165 (P)    0.000 (I)
            Arrival:=   -0.004        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.077
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.406
              Slack:=   10.330

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.366   10.406  
  u_mtm_Alu_deserializer/out_reg[66]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.005   10.406  
#-------------------------------------------------------------------------------------------------------------
Path 38: MET (10.330 ns) Removal Check with Pin u_mtm_Alu_deserializer/crc_reg[0]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/crc_reg[0]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.410
              Slack:=   10.330

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.369   10.410  
  u_mtm_Alu_deserializer/crc_reg[0]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.009   10.410  
#-------------------------------------------------------------------------------------------------------------
Path 39: MET (10.332 ns) Removal Check with Pin u_mtm_Alu_deserializer/crc_reg[3]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/crc_reg[3]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.412
              Slack:=   10.332

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.371   10.412  
  u_mtm_Alu_deserializer/crc_reg[3]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.011   10.412  
#-------------------------------------------------------------------------------------------------------------
Path 40: MET (10.332 ns) Removal Check with Pin u_mtm_Alu_deserializer/counter_reg[3]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/counter_reg[3]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.412
              Slack:=   10.332

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.075   0.371   10.412  
  u_mtm_Alu_deserializer/counter_reg[3]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.011   10.412  
#--------------------------------------------------------------------------------------------------------------
Path 41: MET (10.334 ns) Removal Check with Pin u_mtm_Alu_deserializer/counter_reg[2]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/counter_reg[2]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.414
              Slack:=   10.334

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.075   0.373   10.414  
  u_mtm_Alu_deserializer/counter_reg[2]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.013   10.414  
#--------------------------------------------------------------------------------------------------------------
Path 42: MET (10.334 ns) Removal Check with Pin u_mtm_Alu_deserializer/frame_counter_reg[1]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/frame_counter_reg[1]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.414
              Slack:=   10.334

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS                 -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS         -      EIN->AUS  F     UCL_BUF4         43  0.075   0.373   10.414  
  u_mtm_Alu_deserializer/frame_counter_reg[1]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.013   10.414  
#--------------------------------------------------------------------------------------------------------------------
Path 43: MET (10.334 ns) Removal Check with Pin u_mtm_Alu_deserializer/frame_counter_reg[0]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/frame_counter_reg[0]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.414
              Slack:=   10.334

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS                 -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS         -      EIN->AUS  F     UCL_BUF4         43  0.075   0.373   10.414  
  u_mtm_Alu_deserializer/frame_counter_reg[0]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.013   10.414  
#--------------------------------------------------------------------------------------------------------------------
Path 44: MET (10.335 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[35]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[35]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.415
              Slack:=   10.335

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.374   10.415  
  u_mtm_Alu_deserializer/out_reg[35]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.014   10.415  
#-------------------------------------------------------------------------------------------------------------
Path 45: MET (10.335 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[5]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[5]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.415
              Slack:=   10.335

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.374   10.415  
  u_mtm_Alu_deserializer/out_reg[5]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.014   10.415  
#-------------------------------------------------------------------------------------------------------------
Path 46: MET (10.335 ns) Removal Check with Pin u_mtm_Alu_deserializer/counter_reg[1]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/counter_reg[1]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.415
              Slack:=   10.335

#--------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS           -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS   -      EIN->AUS  F     UCL_BUF4         43  0.075   0.374   10.415  
  u_mtm_Alu_deserializer/counter_reg[1]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.014   10.415  
#--------------------------------------------------------------------------------------------------------------
Path 47: MET (10.336 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[70]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[70]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.416
              Slack:=   10.336

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.375   10.416  
  u_mtm_Alu_deserializer/out_reg[70]/RES    -      RES       F     UCL_DFF_RES      43  0.530   0.015   10.416  
#-------------------------------------------------------------------------------------------------------------
Path 48: MET (10.336 ns) Removal Check with Pin u_mtm_Alu_deserializer/out_reg[6]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[6]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.169 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.416
              Slack:=   10.336

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  rst_n                                     -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS          -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS  -      EIN->AUS  F     UCL_BUF4         43  0.075   0.375   10.416  
  u_mtm_Alu_deserializer/out_reg[6]/RES     -      RES       F     UCL_DFF_RES      43  0.530   0.015   10.416  
#-------------------------------------------------------------------------------------------------------------
Path 49: MET (10.336 ns) Removal Check with Pin u_mtm_Alu_deserializer/err_flags_reg[2]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/err_flags_reg[2]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.416
              Slack:=   10.336

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  rst_n                                        -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS             -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS     -      EIN->AUS  F     UCL_BUF4         43  0.075   0.375   10.416  
  u_mtm_Alu_deserializer/err_flags_reg[2]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.015   10.416  
#----------------------------------------------------------------------------------------------------------------
Path 50: MET (10.336 ns) Removal Check with Pin u_mtm_Alu_deserializer/err_flags_reg[6]/CLK->RES
               View: BC_av
              Group: async_default
         Startpoint: (R) rst_n
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/err_flags_reg[6]/RES
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169        0.000
        Net Latency:+    0.168 (P)    0.000 (I)
            Arrival:=   -0.001        0.000

            Removal:+   -0.019
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    0.416
              Slack:=   10.336

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  rst_n                                        -      rst_n     R     (arrival)         3  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g1512/AUS             -      EIN->AUS  F     UCL_INV           1  0.200   0.040   10.041  
  u_mtm_Alu_deserializer/FE_OFC9_n_181/AUS     -      EIN->AUS  F     UCL_BUF4         43  0.075   0.375   10.416  
  u_mtm_Alu_deserializer/err_flags_reg[6]/RES  -      RES       F     UCL_DFF_RES      43  0.530   0.015   10.416  
#----------------------------------------------------------------------------------------------------------------
Path 1: MET (0.240 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[16]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[15]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[16]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.166 (P)    0.166 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.003
          Data Path:+    0.336
              Slack:=    0.240

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[15]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.003  
  u_mtm_Alu_serializer/data_reg[15]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.235    0.232  
  u_mtm_Alu_serializer/g2807/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.112   0.101    0.333  
  u_mtm_Alu_serializer/data_reg[16]/D    -      D          F     UCL_DFF_RES       1  0.053   0.000    0.333  
#-----------------------------------------------------------------------------------------------------------
Path 2: MET (0.241 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[15]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[15]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[15]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.166 (P)
            Arrival:=   -0.002       -0.003

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.003
          Data Path:+    0.337
              Slack:=    0.241

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[15]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.003  
  u_mtm_Alu_serializer/data_reg[15]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.235    0.232  
  u_mtm_Alu_serializer/g2806/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.112   0.102    0.334  
  u_mtm_Alu_serializer/data_reg[15]/D    -      D          F     UCL_DFF_RES       1  0.054   0.000    0.334  
#-----------------------------------------------------------------------------------------------------------
Path 3: MET (0.242 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[9]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[9]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[9]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.168 (P)    0.167 (P)
            Arrival:=   -0.001       -0.002

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.095
       Launch Clock:=   -0.002
          Data Path:+    0.339
              Slack:=    0.242

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[9]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.002  
  u_mtm_Alu_serializer/data_reg[9]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.237    0.235  
  u_mtm_Alu_serializer/g2782/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.116   0.101    0.337  
  u_mtm_Alu_serializer/data_reg[9]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.337  
#----------------------------------------------------------------------------------------------------------
Path 4: MET (0.242 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[2]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[1]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[2]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.163 (P)    0.162 (P)
            Arrival:=   -0.006       -0.007

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.087
       Launch Clock:=   -0.007
          Data Path:+    0.337
              Slack:=    0.242

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[1]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.007  
  u_mtm_Alu_serializer/data_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.145   0.235    0.228  
  u_mtm_Alu_serializer/g2810/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.116   0.102    0.330  
  u_mtm_Alu_serializer/data_reg[2]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.330  
#----------------------------------------------------------------------------------------------------------
Path 5: MET (0.243 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[32]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[31]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[32]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.170 (P)    0.169 (P)
            Arrival:=    0.001       -0.000

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.096
       Launch Clock:=   -0.000
          Data Path:+    0.340
              Slack:=    0.243

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[31]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[31]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.238    0.238  
  u_mtm_Alu_serializer/g2812/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.116   0.102    0.340  
  u_mtm_Alu_serializer/data_reg[32]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.340  
#-----------------------------------------------------------------------------------------------------------
Path 6: MET (0.243 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[30]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[30]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[30]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.169 (P)
            Arrival:=    0.000       -0.000

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.096
       Launch Clock:=   -0.000
          Data Path:+    0.340
              Slack:=    0.243

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[30]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[30]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.237    0.236  
  u_mtm_Alu_serializer/g2790/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.114   0.103    0.339  
  u_mtm_Alu_serializer/data_reg[30]/D    -      D          F     UCL_DFF_RES       1  0.054   0.000    0.339  
#-----------------------------------------------------------------------------------------------------------
Path 7: MET (0.244 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[31]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[31]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[31]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.170 (P)    0.169 (P)
            Arrival:=    0.000       -0.000

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.096
       Launch Clock:=   -0.000
          Data Path:+    0.340
              Slack:=    0.244

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[31]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[31]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.238    0.238  
  u_mtm_Alu_serializer/g2781/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.116   0.102    0.340  
  u_mtm_Alu_serializer/data_reg[31]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.340  
#-----------------------------------------------------------------------------------------------------------
Path 8: MET (0.244 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[10]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[9]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[10]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.168 (P)    0.167 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.094
       Launch Clock:=   -0.002
          Data Path:+    0.340
              Slack:=    0.244

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[9]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.002  
  u_mtm_Alu_serializer/data_reg[9]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.237    0.235  
  u_mtm_Alu_serializer/g2780/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.116   0.102    0.338  
  u_mtm_Alu_serializer/data_reg[10]/D   -      D          F     UCL_DFF_RES       1  0.053   0.000    0.338  
#----------------------------------------------------------------------------------------------------------
Path 9: MET (0.245 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[4]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[3]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[4]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=   -0.008       -0.008

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.086
       Launch Clock:=   -0.008
          Data Path:+    0.339
              Slack:=    0.245

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[3]/CLK  -      CLK        R     (arrival)        25  0.144       -   -0.008  
  u_mtm_Alu_serializer/data_reg[3]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.144   0.237    0.229  
  u_mtm_Alu_serializer/g2813/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.118   0.102    0.331  
  u_mtm_Alu_serializer/data_reg[4]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.331  
#----------------------------------------------------------------------------------------------------------
Path 10: MET (0.246 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[26]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[26]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[26]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.167 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.094
       Launch Clock:=   -0.002
          Data Path:+    0.342
              Slack:=    0.246

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[26]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.002  
  u_mtm_Alu_serializer/data_reg[26]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.237    0.235  
  u_mtm_Alu_serializer/g2792/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.124   0.104    0.340  
  u_mtm_Alu_serializer/data_reg[26]/D    -      D          F     UCL_DFF_RES       1  0.054   0.000    0.340  
#-----------------------------------------------------------------------------------------------------------
Path 11: MET (0.246 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[5]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[4]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[5]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.161 (P)    0.160 (P)
            Arrival:=   -0.008       -0.009

               Hold:+   -0.007
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.086
       Launch Clock:=   -0.009
          Data Path:+    0.340
              Slack:=    0.246

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[4]/CLK  -      CLK        R     (arrival)        25  0.144       -   -0.009  
  u_mtm_Alu_serializer/data_reg[4]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.144   0.236    0.228  
  u_mtm_Alu_serializer/g2815/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.117   0.104    0.332  
  u_mtm_Alu_serializer/data_reg[5]/D    -      D          F     UCL_DFF_RES       1  0.055   0.000    0.332  
#----------------------------------------------------------------------------------------------------------
Path 12: MET (0.246 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[24]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[23]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[24]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.164 (P)
            Arrival:=   -0.002       -0.005

               Hold:+   -0.005
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.005
          Data Path:+    0.344
              Slack:=    0.246

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[23]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.005  
  u_mtm_Alu_serializer/data_reg[23]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.239    0.234  
  u_mtm_Alu_serializer/g2820/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.117   0.105    0.339  
  u_mtm_Alu_serializer/data_reg[24]/D    -      D          F     UCL_DFF_RES       1  0.056   0.000    0.339  
#-----------------------------------------------------------------------------------------------------------
Path 13: MET (0.247 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[12]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[11]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[12]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.167 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.094
       Launch Clock:=   -0.002
          Data Path:+    0.343
              Slack:=    0.247

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[11]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.002  
  u_mtm_Alu_serializer/data_reg[11]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.239    0.237  
  u_mtm_Alu_serializer/g2803/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.118   0.104    0.340  
  u_mtm_Alu_serializer/data_reg[12]/D    -      D          F     UCL_DFF_RES       1  0.054   0.000    0.340  
#-----------------------------------------------------------------------------------------------------------
Path 14: MET (0.247 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[11]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[11]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[11]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.167 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.094
       Launch Clock:=   -0.002
          Data Path:+    0.343
              Slack:=    0.247

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[11]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.002  
  u_mtm_Alu_serializer/data_reg[11]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.239    0.237  
  u_mtm_Alu_serializer/g2802/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.118   0.104    0.340  
  u_mtm_Alu_serializer/data_reg[11]/D    -      D          F     UCL_DFF_RES       1  0.054   0.000    0.340  
#-----------------------------------------------------------------------------------------------------------
Path 15: MET (0.247 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[8]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[7]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[8]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.169 (P)
            Arrival:=   -0.000       -0.000

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.096
       Launch Clock:=   -0.000
          Data Path:+    0.343
              Slack:=    0.247

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[7]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[7]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.241    0.240  
  u_mtm_Alu_serializer/g2794/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.118   0.102    0.342  
  u_mtm_Alu_serializer/data_reg[8]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.342  
#----------------------------------------------------------------------------------------------------------
Path 16: MET (0.247 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[6]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[5]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[6]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.161 (P)    0.160 (P)
            Arrival:=   -0.008       -0.009

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.086
       Launch Clock:=   -0.009
          Data Path:+    0.342
              Slack:=    0.247

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[5]/CLK  -      CLK        R     (arrival)        25  0.144       -   -0.009  
  u_mtm_Alu_serializer/data_reg[5]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.144   0.239    0.231  
  u_mtm_Alu_serializer/g2819/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.121   0.103    0.333  
  u_mtm_Alu_serializer/data_reg[6]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.333  
#----------------------------------------------------------------------------------------------------------
Path 17: MET (0.247 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[17]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[16]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[17]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.166 (P)    0.166 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.003
          Data Path:+    0.343
              Slack:=    0.247

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[16]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.003  
  u_mtm_Alu_serializer/data_reg[16]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.240    0.237  
  u_mtm_Alu_serializer/g2808/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.120   0.103    0.340  
  u_mtm_Alu_serializer/data_reg[17]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.340  
#-----------------------------------------------------------------------------------------------------------
Path 18: MET (0.248 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[13]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[12]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[13]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.167 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.002
          Data Path:+    0.344
              Slack:=    0.248

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[12]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.002  
  u_mtm_Alu_serializer/data_reg[12]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.239    0.237  
  u_mtm_Alu_serializer/g2804/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.126   0.104    0.341  
  u_mtm_Alu_serializer/data_reg[13]/D    -      D          F     UCL_DFF_RES       1  0.053   0.000    0.341  
#-----------------------------------------------------------------------------------------------------------
Path 19: MET (0.248 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[29]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[29]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[29]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.169 (P)
            Arrival:=    0.000       -0.000

               Hold:+   -0.005
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.095
       Launch Clock:=   -0.000
          Data Path:+    0.344
              Slack:=    0.248

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[29]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[29]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.239    0.238  
  u_mtm_Alu_serializer/g2796/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.117   0.105    0.344  
  u_mtm_Alu_serializer/data_reg[29]/D    -      D          F     UCL_DFF_RES       1  0.056   0.000    0.344  
#-----------------------------------------------------------------------------------------------------------
Path 20: MET (0.250 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[22]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[21]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[22]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.165 (P)    0.164 (P)
            Arrival:=   -0.004       -0.006

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.091
       Launch Clock:=   -0.006
          Data Path:+    0.347
              Slack:=    0.250

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[21]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.006  
  u_mtm_Alu_serializer/data_reg[21]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.243    0.238  
  u_mtm_Alu_serializer/g2817/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.123   0.104    0.341  
  u_mtm_Alu_serializer/data_reg[22]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.341  
#-----------------------------------------------------------------------------------------------------------
Path 21: MET (0.250 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[14]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[14]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[14]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.167 (P)
            Arrival:=   -0.002       -0.003

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.003
          Data Path:+    0.346
              Slack:=    0.250

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[14]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.003  
  u_mtm_Alu_serializer/data_reg[14]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.242    0.239  
  u_mtm_Alu_serializer/g2805/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.121   0.104    0.343  
  u_mtm_Alu_serializer/data_reg[14]/D    -      D          F     UCL_DFF_RES       1  0.054   0.000    0.343  
#-----------------------------------------------------------------------------------------------------------
Path 22: MET (0.250 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[23]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[22]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[23]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.165 (P)    0.164 (P)
            Arrival:=   -0.004       -0.005

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.092
       Launch Clock:=   -0.005
          Data Path:+    0.346
              Slack:=    0.250

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[22]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.005  
  u_mtm_Alu_serializer/data_reg[22]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.243    0.238  
  u_mtm_Alu_serializer/g2818/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.123   0.103    0.342  
  u_mtm_Alu_serializer/data_reg[23]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.342  
#-----------------------------------------------------------------------------------------------------------
Path 23: MET (0.250 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[25]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[25]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[25]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.167 (P)    0.167 (P)
            Arrival:=   -0.002       -0.003

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.094
       Launch Clock:=   -0.003
          Data Path:+    0.347
              Slack:=    0.250

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[25]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.003  
  u_mtm_Alu_serializer/data_reg[25]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.242    0.239  
  u_mtm_Alu_serializer/g2791/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.129   0.105    0.344  
  u_mtm_Alu_serializer/data_reg[25]/D    -      D          F     UCL_DFF_RES       1  0.053   0.000    0.344  
#-----------------------------------------------------------------------------------------------------------
Path 24: MET (0.251 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[19]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[18]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[19]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.165 (P)    0.165 (P)
            Arrival:=   -0.004       -0.004

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.346
              Slack:=    0.251

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[18]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.004  
  u_mtm_Alu_serializer/data_reg[18]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.242    0.239  
  u_mtm_Alu_serializer/g2811/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.122   0.103    0.342  
  u_mtm_Alu_serializer/data_reg[19]/D    -      D          F     UCL_DFF_RES       1  0.053   0.000    0.342  
#-----------------------------------------------------------------------------------------------------------
Path 25: MET (0.251 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[27]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[27]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[27]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.168 (P)
            Arrival:=   -0.000       -0.001

               Hold:+   -0.005
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.095
       Launch Clock:=   -0.001
          Data Path:+    0.347
              Slack:=    0.251

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[27]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.001  
  u_mtm_Alu_serializer/data_reg[27]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.241    0.241  
  u_mtm_Alu_serializer/g2793/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.121   0.105    0.346  
  u_mtm_Alu_serializer/data_reg[27]/D    -      D          F     UCL_DFF_RES       1  0.056   0.000    0.346  
#-----------------------------------------------------------------------------------------------------------
Path 26: MET (0.251 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[18]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[17]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[18]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.166 (P)    0.166 (P)
            Arrival:=   -0.003       -0.004

               Hold:+   -0.004
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=    0.251

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[17]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.004  
  u_mtm_Alu_serializer/data_reg[17]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.243    0.239  
  u_mtm_Alu_serializer/g2809/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.123   0.104    0.343  
  u_mtm_Alu_serializer/data_reg[18]/D    -      D          F     UCL_DFF_RES       1  0.054   0.000    0.343  
#-----------------------------------------------------------------------------------------------------------
Path 27: MET (0.253 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[39]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[39]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[39]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.163 (P)    0.162 (P)
            Arrival:=   -0.006       -0.007

               Hold:+   -0.009
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.084
       Launch Clock:=   -0.007
          Data Path:+    0.344
              Slack:=    0.253

#---------------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[39]/CLK  -      CLK        R     (arrival)            25  0.145       -   -0.007  
  u_mtm_Alu_serializer/data_reg[39]/Q    -      CLK->Q     F     UCL_DFF_RES           2  0.145   0.235    0.228  
  u_mtm_Alu_serializer/g2869/AUS         -      EIN0->AUS  R     UCL_NAND2_WIDEN       1  0.123   0.063    0.291  
  u_mtm_Alu_serializer/g2760/AUS         -      EIN2->AUS  F     UCL_NAND3             1  0.088   0.046    0.337  
  u_mtm_Alu_serializer/data_reg[39]/D    -      D          F     UCL_DFF_RES           1  0.079   0.000    0.337  
#---------------------------------------------------------------------------------------------------------------
Path 28: MET (0.253 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[20]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[19]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[20]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.164 (P)    0.164 (P)
            Arrival:=   -0.005       -0.005

               Hold:+   -0.005
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.090
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=    0.253

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[19]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.005  
  u_mtm_Alu_serializer/data_reg[19]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.242    0.238  
  u_mtm_Alu_serializer/g2814/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.122   0.106    0.343  
  u_mtm_Alu_serializer/data_reg[20]/D    -      D          F     UCL_DFF_RES       1  0.056   0.000    0.343  
#-----------------------------------------------------------------------------------------------------------
Path 29: MET (0.256 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[3]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[2]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[3]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.161 (P)    0.162 (P)
            Arrival:=   -0.008       -0.007

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.086
       Launch Clock:=   -0.007
          Data Path:+    0.350
              Slack:=    0.256

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[2]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.007  
  u_mtm_Alu_serializer/data_reg[2]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.145   0.245    0.237  
  u_mtm_Alu_serializer/g2801/AUS        -      EIN0->AUS  F     UCL_AON2B_2       1  0.130   0.105    0.342  
  u_mtm_Alu_serializer/data_reg[3]/D    -      D          F     UCL_DFF_RES       1  0.052   0.000    0.342  
#----------------------------------------------------------------------------------------------------------
Path 30: MET (0.258 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[21]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[20]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[21]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.164 (P)    0.164 (P)
            Arrival:=   -0.005       -0.006

               Hold:+   -0.005
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.090
       Launch Clock:=   -0.006
          Data Path:+    0.353
              Slack:=    0.258

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[20]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.006  
  u_mtm_Alu_serializer/data_reg[20]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.243    0.237  
  u_mtm_Alu_serializer/g2816/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.131   0.110    0.348  
  u_mtm_Alu_serializer/data_reg[21]/D    -      D          F     UCL_DFF_RES       1  0.060   0.000    0.348  
#-----------------------------------------------------------------------------------------------------------
Path 31: MET (0.258 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[28]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[28]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[28]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.169 (P)
            Arrival:=    0.000       -0.000

               Hold:+   -0.005
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.096
       Launch Clock:=   -0.000
          Data Path:+    0.354
              Slack:=    0.258

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[28]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[28]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.247    0.246  
  u_mtm_Alu_serializer/g2795/AUS         -      EIN0->AUS  F     UCL_AON2B_2       1  0.129   0.108    0.354  
  u_mtm_Alu_serializer/data_reg[28]/D    -      D          F     UCL_DFF_RES       1  0.057   0.000    0.354  
#-----------------------------------------------------------------------------------------------------------
Path 32: MET (0.267 ns) Hold Check with Pin u_mtm_Alu_deserializer/out_reg[8]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/out_reg[7]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[8]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.168 (P)    0.167 (P)
            Arrival:=   -0.001       -0.002

               Hold:+   -0.007
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.092
       Launch Clock:=   -0.002
          Data Path:+    0.361
              Slack:=    0.267

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/out_reg[7]/CLK  -      CLK        R     (arrival)        26  0.152       -   -0.002  
  u_mtm_Alu_deserializer/out_reg[7]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.152   0.227    0.225  
  u_mtm_Alu_deserializer/g2597/AUS       -      EIN1->AUS  F     UCL_MUX2B         1  0.111   0.134    0.359  
  u_mtm_Alu_deserializer/out_reg[8]/D    -      D          F     UCL_DFF_RES       1  0.065   0.000    0.359  
#-----------------------------------------------------------------------------------------------------------
Path 33: MET (0.271 ns) Hold Check with Pin u_mtm_Alu_serializer/out_reg/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[39]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/out_reg/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.163 (P)    0.162 (P)
            Arrival:=   -0.006       -0.007

               Hold:+   -0.002
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.092
       Launch Clock:=   -0.007
          Data Path:+    0.370
              Slack:=    0.271

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[39]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.007  
  u_mtm_Alu_serializer/data_reg[39]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.145   0.235    0.228  
  u_mtm_Alu_serializer/g1136/AUS         -      EIN1->AUS  F     UCL_MUX2B         1  0.123   0.134    0.362  
  u_mtm_Alu_serializer/out_reg/D         -      D          F     UCL_DFF           1  0.065   0.000    0.362  
#-----------------------------------------------------------------------------------------------------------
Path 34: MET (0.274 ns) Hold Check with Pin u_mtm_Alu_deserializer/out_reg[7]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/out_reg[7]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[7]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.168 (P)    0.167 (P)
            Arrival:=   -0.001       -0.002

               Hold:+   -0.008
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.091
       Launch Clock:=   -0.002
          Data Path:+    0.366
              Slack:=    0.274

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/out_reg[7]/CLK  -      CLK        R     (arrival)        26  0.152       -   -0.002  
  u_mtm_Alu_deserializer/out_reg[7]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.152   0.227    0.225  
  u_mtm_Alu_deserializer/g2596/AUS       -      EIN0->AUS  F     UCL_MUX2B         1  0.111   0.139    0.365  
  u_mtm_Alu_deserializer/out_reg[7]/D    -      D          F     UCL_DFF_RES       1  0.075   0.000    0.365  
#-----------------------------------------------------------------------------------------------------------
Path 35: MET (0.282 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[7]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[7]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[7]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.169 (P)
            Arrival:=    0.000       -0.000

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.094
       Launch Clock:=   -0.000
          Data Path:+    0.376
              Slack:=    0.282

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[7]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[7]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.241    0.240  
  u_mtm_Alu_serializer/g2830/AUS        -      EIN2->AUS  R     UCL_AOI22_2       1  0.118   0.089    0.329  
  u_mtm_Alu_serializer/g2823/AUS        -      EIN->AUS   F     UCL_INV           1  0.149   0.046    0.375  
  u_mtm_Alu_serializer/data_reg[7]/D    -      D          F     UCL_DFF_RES       1  0.072   0.000    0.375  
#----------------------------------------------------------------------------------------------------------
Path 36: MET (0.286 ns) Hold Check with Pin u_mtm_Alu_deserializer/frame_counter_reg[3]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/frame_counter_reg[3]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/frame_counter_reg[3]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=   -0.007       -0.008

               Hold:+   -0.013
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=   -0.008
          Data Path:+    0.374
              Slack:=    0.286

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/frame_counter_reg[3]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.008  
  u_mtm_Alu_deserializer/frame_counter_reg[3]/Q    -      CLK->Q     F     UCL_DFF_RES       3  0.145   0.244    0.236  
  u_mtm_Alu_deserializer/g2735/AUS                 -      EIN->AUS   R     UCL_INV           1  0.134   0.044    0.280  
  u_mtm_Alu_deserializer/g2487/AUS                 -      EIN0->AUS  F     UCL_OAI22         1  0.068   0.086    0.366  
  u_mtm_Alu_deserializer/frame_counter_reg[3]/D    -      D          F     UCL_DFF_RES       1  0.112   0.000    0.366  
#---------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.290 ns) Hold Check with Pin u_mtm_Alu_deserializer/err_flags_reg[1]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[1]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/err_flags_reg[1]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=   -0.007       -0.008

               Hold:+   -0.007
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.086
       Launch Clock:=   -0.008
          Data Path:+    0.384
              Slack:=    0.290

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/err_flags_reg[1]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.008  
  u_mtm_Alu_deserializer/err_flags_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES       4  0.145   0.269    0.261  
  u_mtm_Alu_deserializer/g2476/AUS             -      EIN0->AUS  F     UCL_AON2B_2       1  0.174   0.116    0.376  
  u_mtm_Alu_deserializer/err_flags_reg[1]/D    -      D          F     UCL_DFF_RES       1  0.056   0.000    0.376  
#-----------------------------------------------------------------------------------------------------------------
Path 38: MET (0.294 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[1]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[1]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[1]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.162 (P)    0.162 (P)
            Arrival:=   -0.007       -0.007

               Hold:+   -0.008
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.085
       Launch Clock:=   -0.007
          Data Path:+    0.386
              Slack:=    0.294

#----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[1]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.007  
  u_mtm_Alu_serializer/data_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.145   0.235    0.228  
  u_mtm_Alu_serializer/g2853/AUS        -      EIN0->AUS  R     UCL_AOI22_2       1  0.116   0.105    0.333  
  u_mtm_Alu_serializer/g2846/AUS        -      EIN->AUS   F     UCL_INV           1  0.142   0.046    0.379  
  u_mtm_Alu_serializer/data_reg[1]/D    -      D          F     UCL_DFF_RES       1  0.071   0.000    0.379  
#----------------------------------------------------------------------------------------------------------
Path 39: MET (0.294 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[34]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[34]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[34]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.169 (P)
            Arrival:=    0.000       -0.000

               Hold:+   -0.008
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.092
       Launch Clock:=   -0.000
          Data Path:+    0.387
              Slack:=    0.294

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[34]/CLK  -      CLK        R     (arrival)        29  0.158       -   -0.000  
  u_mtm_Alu_serializer/data_reg[34]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.158   0.238    0.238  
  u_mtm_Alu_serializer/g2843/AUS         -      EIN2->AUS  R     UCL_AOI22_2       1  0.114   0.088    0.326  
  u_mtm_Alu_serializer/g2785/AUS         -      EIN1->AUS  F     UCL_NAND2         1  0.147   0.060    0.386  
  u_mtm_Alu_serializer/data_reg[34]/D    -      D          F     UCL_DFF_RES       1  0.091   0.000    0.386  
#-----------------------------------------------------------------------------------------------------------
Path 40: MET (0.297 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[36]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[36]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[36]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.161 (P)    0.160 (P)
            Arrival:=   -0.008       -0.009

               Hold:+   -0.012
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=   -0.009
          Data Path:+    0.386
              Slack:=    0.297

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[36]/CLK  -      CLK        R     (arrival)        25  0.144       -   -0.009  
  u_mtm_Alu_serializer/data_reg[36]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.144   0.232    0.223  
  u_mtm_Alu_serializer/g2858/AUS         -      EIN2->AUS  R     UCL_AOI22_2       1  0.110   0.085    0.309  
  u_mtm_Alu_serializer/g2787/AUS         -      EIN1->AUS  F     UCL_NAND2         1  0.141   0.068    0.377  
  u_mtm_Alu_serializer/data_reg[36]/D    -      D          F     UCL_DFF_RES       1  0.102   0.000    0.377  
#-----------------------------------------------------------------------------------------------------------
Path 41: MET (0.298 ns) Hold Check with Pin u_mtm_Alu_deserializer/err_flags_reg[2]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[2]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/err_flags_reg[2]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.168 (P)    0.168 (P)
            Arrival:=   -0.001       -0.001

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.094
       Launch Clock:=   -0.001
          Data Path:+    0.393
              Slack:=    0.298

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/err_flags_reg[2]/CLK  -      CLK        R     (arrival)        28  0.154       -   -0.001  
  u_mtm_Alu_deserializer/err_flags_reg[2]/Q    -      CLK->Q     F     UCL_DFF_RES       4  0.154   0.273    0.272  
  u_mtm_Alu_deserializer/g2473/AUS             -      EIN0->AUS  F     UCL_AON2B_2       1  0.189   0.120    0.392  
  u_mtm_Alu_deserializer/err_flags_reg[2]/D    -      D          F     UCL_DFF_RES       1  0.059   0.000    0.392  
#-----------------------------------------------------------------------------------------------------------------
Path 42: MET (0.300 ns) Hold Check with Pin u_mtm_Alu_deserializer/out_reg[1]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/out_reg[0]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[1]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.168 (P)    0.168 (P)
            Arrival:=   -0.001       -0.001

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.001
          Data Path:+    0.394
              Slack:=    0.300

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/out_reg[0]/CLK  -      CLK        R     (arrival)        28  0.154       -   -0.001  
  u_mtm_Alu_deserializer/out_reg[0]/Q    -      CLK->Q     F     UCL_DFF_RES       3  0.154   0.259    0.258  
  u_mtm_Alu_deserializer/g2587/AUS       -      EIN1->AUS  F     UCL_MUX2B         1  0.152   0.135    0.393  
  u_mtm_Alu_deserializer/out_reg[1]/D    -      D          F     UCL_DFF_RES       1  0.061   0.000    0.393  
#-----------------------------------------------------------------------------------------------------------
Path 43: MET (0.301 ns) Hold Check with Pin u_mtm_Alu_deserializer/frame_counter_reg[0]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/frame_counter_reg[0]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/frame_counter_reg[0]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.168 (P)
            Arrival:=   -0.001       -0.001

               Hold:+   -0.012
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.087
       Launch Clock:=   -0.001
          Data Path:+    0.390
              Slack:=    0.301

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc       Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/frame_counter_reg[0]/CLK  -      CLK       R     (arrival)        28  0.154       -   -0.001  
  u_mtm_Alu_deserializer/frame_counter_reg[0]/Q    -      CLK->Q    R     UCL_DFF_RES       4  0.154   0.312    0.310  
  u_mtm_Alu_deserializer/g2490/AUS                 -      SEL->AUS  F     UCL_MUX2          1  0.185   0.078    0.388  
  u_mtm_Alu_deserializer/frame_counter_reg[0]/D    -      D         F     UCL_DFF_RES       1  0.118   0.000    0.388  
#--------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.301 ns) Hold Check with Pin u_mtm_Alu_deserializer/out_reg[0]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/out_reg[0]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[0]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.168 (P)
            Arrival:=   -0.001       -0.001

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.093
       Launch Clock:=   -0.001
          Data Path:+    0.396
              Slack:=    0.301

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/out_reg[0]/CLK  -      CLK        R     (arrival)        28  0.154       -   -0.001  
  u_mtm_Alu_deserializer/out_reg[0]/Q    -      CLK->Q     F     UCL_DFF_RES       3  0.154   0.259    0.258  
  u_mtm_Alu_deserializer/g2585/AUS       -      EIN0->AUS  F     UCL_MUX2B         1  0.152   0.137    0.394  
  u_mtm_Alu_deserializer/out_reg[0]/D    -      D          F     UCL_DFF_RES       1  0.064   0.000    0.394  
#-----------------------------------------------------------------------------------------------------------
Path 45: MET (0.301 ns) Hold Check with Pin u_mtm_Alu_deserializer/crc_reg[1]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/crc_reg[0]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/crc_reg[1]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.169 (P)    0.168 (P)
            Arrival:=   -0.001       -0.001

               Hold:+   -0.012
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.088
       Launch Clock:=   -0.001
          Data Path:+    0.390
              Slack:=    0.301

#---------------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/crc_reg[0]/CLK  -      CLK        R     (arrival)            28  0.154       -   -0.001  
  u_mtm_Alu_deserializer/crc_reg[0]/Q    -      CLK->Q     F     UCL_DFF_RES           1  0.154   0.210    0.209  
  u_mtm_Alu_deserializer/g2724/AUS       -      EIN0->AUS  R     UCL_NAND2_WIDEN       3  0.081   0.093    0.302  
  u_mtm_Alu_deserializer/g2540/AUS       -      EIN1->AUS  F     UCL_MUX2              1  0.154   0.087    0.389  
  u_mtm_Alu_deserializer/crc_reg[1]/D    -      D          F     UCL_DFF_RES           1  0.116   0.000    0.389  
#---------------------------------------------------------------------------------------------------------------
Path 46: MET (0.301 ns) Hold Check with Pin u_mtm_Alu_serializer/data_reg[33]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/data_reg[33]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/data_reg[33]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.161 (P)    0.161 (P)
            Arrival:=   -0.008       -0.008

               Hold:+   -0.012
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=   -0.008
          Data Path:+    0.390
              Slack:=    0.301

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/data_reg[33]/CLK  -      CLK        R     (arrival)        25  0.144       -   -0.008  
  u_mtm_Alu_serializer/data_reg[33]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.144   0.237    0.229  
  u_mtm_Alu_serializer/g2841/AUS         -      EIN2->AUS  R     UCL_AOI22_2       1  0.117   0.083    0.312  
  u_mtm_Alu_serializer/g2783/AUS         -      EIN1->AUS  F     UCL_NAND2         1  0.134   0.070    0.381  
  u_mtm_Alu_serializer/data_reg[33]/D    -      D          F     UCL_DFF_RES       1  0.108   0.000    0.381  
#-----------------------------------------------------------------------------------------------------------
Path 47: MET (0.302 ns) Hold Check with Pin u_mtm_Alu_serializer/counter_reg[3]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_serializer/counter_reg[3]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_serializer/counter_reg[3]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.163 (P)    0.162 (P)
            Arrival:=   -0.007       -0.007

               Hold:+   -0.010
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.084
       Launch Clock:=   -0.007
          Data Path:+    0.393
              Slack:=    0.302

#-------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_serializer/counter_reg[3]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.007  
  u_mtm_Alu_serializer/counter_reg[3]/Q    -      CLK->Q     F     UCL_DFF_RES       4  0.145   0.264    0.256  
  u_mtm_Alu_serializer/g2825/AUS           -      EIN2->AUS  R     UCL_AON2B_2       1  0.161   0.065    0.321  
  u_mtm_Alu_serializer/g2759/AUS           -      EIN1->AUS  F     UCL_OAI21         1  0.081   0.064    0.385  
  u_mtm_Alu_serializer/counter_reg[3]/D    -      D          F     UCL_DFF_RES       1  0.085   0.000    0.385  
#-------------------------------------------------------------------------------------------------------------
Path 48: MET (0.302 ns) Hold Check with Pin u_mtm_Alu_deserializer/out_reg[2]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/out_reg[2]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[2]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.168 (P)    0.167 (P)
            Arrival:=   -0.001       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.092
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=    0.302

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/out_reg[2]/CLK  -      CLK        R     (arrival)        28  0.154       -   -0.002  
  u_mtm_Alu_deserializer/out_reg[2]/Q    -      CLK->Q     F     UCL_DFF_RES       4  0.154   0.258    0.256  
  u_mtm_Alu_deserializer/g2588/AUS       -      EIN0->AUS  F     UCL_MUX2B         1  0.155   0.138    0.395  
  u_mtm_Alu_deserializer/out_reg[2]/D    -      D          F     UCL_DFF_RES       1  0.066   0.000    0.395  
#-----------------------------------------------------------------------------------------------------------
Path 49: MET (0.303 ns) Hold Check with Pin u_mtm_Alu_deserializer/out_reg[3]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/out_reg[2]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/out_reg[3]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.165 (P)    0.167 (P)
            Arrival:=   -0.004       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.090
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=    0.303

#-----------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/out_reg[2]/CLK  -      CLK        R     (arrival)        28  0.154       -   -0.002  
  u_mtm_Alu_deserializer/out_reg[2]/Q    -      CLK->Q     F     UCL_DFF_RES       4  0.154   0.258    0.256  
  u_mtm_Alu_deserializer/g2592/AUS       -      EIN1->AUS  F     UCL_MUX2B         1  0.155   0.136    0.393  
  u_mtm_Alu_deserializer/out_reg[3]/D    -      D          F     UCL_DFF_RES       1  0.062   0.000    0.393  
#-----------------------------------------------------------------------------------------------------------
Path 50: MET (0.303 ns) Hold Check with Pin u_mtm_Alu_deserializer/frame_counter_reg[2]/CLK->D
               View: BC_av
              Group: _clk
         Startpoint: (R) u_mtm_Alu_deserializer/frame_counter_reg[2]/CLK
              Clock: (R) _clk
           Endpoint: (F) u_mtm_Alu_deserializer/frame_counter_reg[2]/D
              Clock: (R) _clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.169       -0.169
        Net Latency:+    0.162 (P)    0.161 (P)
            Arrival:=   -0.007       -0.008

               Hold:+   -0.013
        Uncertainty:+    0.100
        Cppr Adjust:-    0.000
      Required Time:=    0.080
       Launch Clock:=   -0.008
          Data Path:+    0.391
              Slack:=    0.303

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/frame_counter_reg[2]/CLK  -      CLK        R     (arrival)        25  0.145       -   -0.008  
  u_mtm_Alu_deserializer/frame_counter_reg[2]/Q    -      CLK->Q     F     UCL_DFF_RES       2  0.145   0.220    0.212  
  u_mtm_Alu_deserializer/g2738/AUS                 -      EIN->AUS   R     UCL_INV           3  0.100   0.076    0.288  
  u_mtm_Alu_deserializer/g2485/AUS                 -      EIN0->AUS  F     UCL_OAI22         1  0.121   0.095    0.383  
  u_mtm_Alu_deserializer/frame_counter_reg[2]/D    -      D          F     UCL_DFF_RES       1  0.115   0.000    0.383  
#---------------------------------------------------------------------------------------------------------------------

