#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Dec 11 13:24:23 2023
# Process ID: 2480
# Current directory: C:/Lab_final/lab_final_PLPS/lab_final.runs/Lab_final_bd_MUX_mem_out_0_0_synth_1
# Command line: vivado.exe -log Lab_final_bd_MUX_mem_out_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_final_bd_MUX_mem_out_0_0.tcl
# Log file: C:/Lab_final/lab_final_PLPS/lab_final.runs/Lab_final_bd_MUX_mem_out_0_0_synth_1/Lab_final_bd_MUX_mem_out_0_0.vds
# Journal file: C:/Lab_final/lab_final_PLPS/lab_final.runs/Lab_final_bd_MUX_mem_out_0_0_synth_1\vivado.jou
# Running On: DESKTOP-2QICLVD, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 16977 MB
#-----------------------------------------------------------
source Lab_final_bd_MUX_mem_out_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.562 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top Lab_final_bd_MUX_mem_out_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_final_bd_MUX_mem_out_0_0' [c:/Lab_final/lab_final_PLPS/lab_final.gen/sources_1/bd/Lab_final_bd/ip/Lab_final_bd_MUX_mem_out_0_0/synth/Lab_final_bd_MUX_mem_out_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX_mem_out' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:187]
INFO: [Synth 8-6155] done synthesizing module 'MUX_mem_out' (1#1) [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Lab_final_bd_MUX_mem_out_0_0' (2#1) [c:/Lab_final/lab_final_PLPS/lab_final.gen/sources_1/bd/Lab_final_bd/ip/Lab_final_bd_MUX_mem_out_0_0/synth/Lab_final_bd_MUX_mem_out_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1384.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.562 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1384.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1412.562 ; gain = 0.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 1412.562 ; gain = 28.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 1412.562 ; gain = 28.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 1412.562 ; gain = 28.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MUX_mem_out'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000100 |                             0000
                   ConV1 |                          1000000 |                             0001
                     MP1 |                          0100000 |                             0010
             ConV2_ConV3 |                          0010000 |                             0011
                     MP2 |                          0001000 |                             0101
                      FC |                          0000010 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'MUX_mem_out'
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_w_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'ram_data_w_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'ram_wea_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_ri_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:189]
WARNING: [Synth 8-327] inferring latch for variable 'ram_en_ri_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_ri_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'rom_en_ri_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_rw_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:226]
WARNING: [Synth 8-327] inferring latch for variable 'rom_en_rw_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:227]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_row_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:242]
WARNING: [Synth 8-327] inferring latch for variable 'rom_en_row_reg' [C:/Lab_final/lab_final_PLPS/lab_final.srcs/sources_1/new/MUX_mem_out.v:243]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1412.562 ; gain = 28.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ram_addr_rtb[15] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[14] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[13] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[12] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[11] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[10] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[9] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[8] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[7] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[6] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[5] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[4] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[3] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[2] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[1] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_rtb[0] in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_en_rtb in module Lab_final_bd_MUX_mem_out_0_0 is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_cur_state_reg[0]) is unused and will be removed from module Lab_final_bd_MUX_mem_out_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 1412.562 ; gain = 28.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1412.562 ; gain = 28.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1412.562 ; gain = 28.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1413.223 ; gain = 28.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.023 ; gain = 36.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.023 ; gain = 36.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.023 ; gain = 36.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.023 ; gain = 36.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.023 ; gain = 36.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.023 ; gain = 36.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |    32|
|4     |LUT5 |    87|
|5     |LUT6 |     1|
|6     |FDRE |     6|
|7     |LD   |    81|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.023 ; gain = 36.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1421.023 ; gain = 8.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1421.023 ; gain = 36.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1433.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  LD => LDCE: 81 instances

Synth Design complete, checksum: a318b647
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 1440.727 ; gain = 56.164
INFO: [Common 17-1381] The checkpoint 'C:/Lab_final/lab_final_PLPS/lab_final.runs/Lab_final_bd_MUX_mem_out_0_0_synth_1/Lab_final_bd_MUX_mem_out_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Lab_final_bd_MUX_mem_out_0_0, cache-ID = 873b3a44a5418dec
INFO: [Common 17-1381] The checkpoint 'C:/Lab_final/lab_final_PLPS/lab_final.runs/Lab_final_bd_MUX_mem_out_0_0_synth_1/Lab_final_bd_MUX_mem_out_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_final_bd_MUX_mem_out_0_0_utilization_synth.rpt -pb Lab_final_bd_MUX_mem_out_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 13:25:54 2023...
