<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/workspace/verilog/tang20/2024/uknc/test003ho/impl/gwsynthesis/test003.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/workspace/verilog/tang20/2024/uknc/test003ho/src/test003.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 24 17:27:12 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13714</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8538</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1872</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>467</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>26</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27_ibuf/I </td>
</tr>
<tr>
<td>spi_io_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_io_clk_ibuf/I </td>
</tr>
<tr>
<td>clk_25</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ram1/horz_0_s0/Q </td>
</tr>
<tr>
<td>sd_img_mounted[0]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sd_card/image_mounted_0_s0/Q </td>
</tr>
<tr>
<td>sd_img_mounted[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sd_card/image_mounted_1_s0/Q </td>
</tr>
<tr>
<td>sd_img_mounted[2]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sd_card/image_mounted_2_s0/Q </td>
</tr>
<tr>
<td>sd_img_mounted[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sd_card/image_mounted_3_s0/Q </td>
</tr>
<tr>
<td>ram1/curs_set</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ram1/curs_set_s1/Q </td>
</tr>
<tr>
<td>clk_3_12</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ram1/horz_3_s0/Q </td>
</tr>
<tr>
<td>dd1/timer_clk_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dd1/timer_clk_s2/O </td>
</tr>
<tr>
<td>disk_step</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>vp128/stp_s0/Q </td>
</tr>
<tr>
<td>fdd/clk_dsk_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n_s0/Q </td>
</tr>
<tr>
<td>fdd/sd_rd</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fdd/sd_rd_s0/Q </td>
</tr>
<tr>
<td>fdd/clk_dsk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fdd/clk_dsk_s0/Q </td>
</tr>
<tr>
<td>isread_aud</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ad1/req_r_s0/Q </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>4.986</td>
<td>14.957</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>239.316</td>
<td>4.179
<td>0.000</td>
<td>119.658</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.989</td>
<td>250.714
<td>0.000</td>
<td>1.994</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.989</td>
<td>250.714
<td>0.000</td>
<td>1.994</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>11.966</td>
<td>83.571
<td>0.000</td>
<td>5.983</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>spi_io_clk</td>
<td>100.000(MHz)</td>
<td>144.730(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25</td>
<td>100.000(MHz)</td>
<td>106.675(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ram1/curs_set</td>
<td>100.000(MHz)</td>
<td>1551.457(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_3_12</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">43.858(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>dd1/timer_clk_4</td>
<td>100.000(MHz)</td>
<td>176.145(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>disk_step</td>
<td>100.000(MHz)</td>
<td>338.049(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>fdd/clk_dsk</td>
<td>100.000(MHz)</td>
<td>671.341(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>isread_aud</td>
<td>100.000(MHz)</td>
<td>345.406(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>85.153(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>4.179(MHz)</td>
<td>39.666(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27!</h4>
<h4>No timing paths to get frequency of sd_img_mounted[0]!</h4>
<h4>No timing paths to get frequency of sd_img_mounted[1]!</h4>
<h4>No timing paths to get frequency of sd_img_mounted[2]!</h4>
<h4>No timing paths to get frequency of sd_img_mounted[3]!</h4>
<h4>No timing paths to get frequency of fdd/clk_dsk_n!</h4>
<h4>No timing paths to get frequency of fdd/sd_rd!</h4>
<h4>No timing paths to get frequency of pl1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pl1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi1/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_io_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_io_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[0]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[1]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[1]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[2]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[3]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sd_img_mounted[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ram1/curs_set</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ram1/curs_set</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_12</td>
<td>Setup</td>
<td>-813.331</td>
<td>278</td>
</tr>
<tr>
<td>clk_3_12</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dd1/timer_clk_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dd1/timer_clk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disk_step</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disk_step</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fdd/clk_dsk_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fdd/clk_dsk_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fdd/sd_rd</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fdd/sd_rd</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fdd/clk_dsk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fdd/clk_dsk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>isread_aud</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>isread_aud</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.400</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_15_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>11.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.309</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/alu_fr_15_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>11.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.143</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_14_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.078</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/ea22_0_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.930</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.899</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_7_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.836</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/ea_mxinr_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.836</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/alu_cr_15_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.791</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_11_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.748</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_9_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.693</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_8_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.545</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.664</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_12_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.610</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_13_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.401</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/xb_10_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>10.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.302</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_1_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.138</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/alu_fr_7_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>9.989</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.122</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_2_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.122</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_3_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.122</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_4_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.122</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_7_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.106</td>
<td>ppu1/ppu/psw_3_s1/Q</td>
<td>ppu1/ppu/alu_cr_14_s0/D</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[R]</td>
<td>5.000</td>
<td>0.113</td>
<td>9.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.947</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>dd1/R177710_1_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.947</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>dd1/R177710_2_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.935</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_0_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.013</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.935</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_5_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.013</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.935</td>
<td>ppu1/ppu/iop_sta_s0/Q</td>
<td>vp128/data_out_6_s0/CE</td>
<td>clk_3_12:[R]</td>
<td>clk_3_12:[F]</td>
<td>5.000</td>
<td>-0.113</td>
<td>10.013</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.860</td>
<td>fdd/word_sectr_6_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[10]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.749</td>
<td>fdd/word_sectr_7_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[11]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.577</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.746</td>
<td>fdd/word_sectr_2_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[6]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.738</td>
<td>ad1/req_r1_s0/D</td>
<td>ad1/req_r1_s0/D</td>
<td>isread_aud:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.921</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.738</td>
<td>fdd/word_sectr_5_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[9]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.735</td>
<td>fdd/word_sectr_8_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[12]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.734</td>
<td>fdd/word_sectr_1_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[5]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.592</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.733</td>
<td>fdd/word_sectr_0_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[4]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.616</td>
<td>fdd/word_sectr_3_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[7]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.612</td>
<td>fdd/word_sectr_4_s0/Q</td>
<td>fdd/romtr1/prom_inst_0/AD[8]</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.504</td>
<td>fdd/word_sectr_0_s0/Q</td>
<td>fdd/_sek_s0/D</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.504</td>
<td>fdd/word_sectr_0_s0/Q</td>
<td>fdd/_trk_s0/D</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.437</td>
<td>sd_card/data_out_7_s0/Q</td>
<td>msp1/spi_io_dout_s0/D</td>
<td>clk_25:[R]</td>
<td>spi_io_clk:[R]</td>
<td>0.000</td>
<td>-2.427</td>
<td>2.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.338</td>
<td>fdd/word_sectr_8_s0/Q</td>
<td>fdd/_data_s0/D</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.333</td>
<td>mount_dsk_3_s0/Q</td>
<td>fdd/read_sd_s0/D</td>
<td>sd_img_mounted[3]:[R]</td>
<td>fdd/sd_rd:[R]</td>
<td>0.000</td>
<td>-1.483</td>
<td>1.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.231</td>
<td>fdd/word_sectr_2_s0/Q</td>
<td>fdd/sd_rd_s0/D</td>
<td>clk_25:[R]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>0.000</td>
<td>-1.173</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.198</td>
<td>sctl1/system_volume_0_s0/Q</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[15]</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.198</td>
<td>sctl1/system_volume_0_s0/Q</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.181</td>
<td>abf1/fifo_inst/rptr_0_s0/Q</td>
<td>abf1/fifo_inst/wfull_val1_s0/D</td>
<td>isread_aud:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.049</td>
<td>0.914</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.163</td>
<td>sctl1/system_volume_0_s0/Q</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.110</td>
<td>sctl1/system_volume_0_s0/Q</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.088</td>
<td>sctl1/system_volume_0_s0/Q</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.024</td>
<td>sctl1/system_volume_1_s0/Q</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.297</td>
</tr>
<tr>
<td>24</td>
<td>0.060</td>
<td>sd_card/dinb_we_s0/Q</td>
<td>sd_card/buffer/dpb_inst_0/WREB</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>25</td>
<td>0.077</td>
<td>sd_card/sd_rw/outbyte_0_s0/Q</td>
<td>sd_card/buffer/dpb_inst_0/DIA[0]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.700</td>
<td>ram1/cpu_dout_31_s5/I1</td>
<td>ram1/vga_curs_s0/CLEAR</td>
<td>clk_25:[F]</td>
<td>ram1/curs_set:[R]</td>
<td>5.000</td>
<td>-0.540</td>
<td>4.770</td>
</tr>
<tr>
<td>2</td>
<td>2.449</td>
<td>vp128/motor_s0/Q</td>
<td>fdd/_data_s0/CLEAR</td>
<td>clk_3_12:[F]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>5.000</td>
<td>-0.057</td>
<td>2.538</td>
</tr>
<tr>
<td>3</td>
<td>2.691</td>
<td>vp128/motor_s0/Q</td>
<td>fdd/sd_rd_s0/CLEAR</td>
<td>clk_3_12:[F]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>5.000</td>
<td>-0.057</td>
<td>2.295</td>
</tr>
<tr>
<td>4</td>
<td>2.950</td>
<td>vp128/motor_s0/Q</td>
<td>fdd/_sek_s0/CLEAR</td>
<td>clk_3_12:[F]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>5.000</td>
<td>-0.057</td>
<td>2.036</td>
</tr>
<tr>
<td>5</td>
<td>2.950</td>
<td>vp128/motor_s0/Q</td>
<td>fdd/_trk_s0/CLEAR</td>
<td>clk_3_12:[F]</td>
<td>fdd/clk_dsk_n:[R]</td>
<td>5.000</td>
<td>-0.057</td>
<td>2.036</td>
</tr>
<tr>
<td>6</td>
<td>3.219</td>
<td>vp128/motor_s0/Q</td>
<td>fdd/read_sd_s0/CLEAR</td>
<td>clk_3_12:[F]</td>
<td>fdd/sd_rd:[R]</td>
<td>5.000</td>
<td>-0.069</td>
<td>1.780</td>
</tr>
<tr>
<td>7</td>
<td>3.466</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/sddatout_1_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.499</td>
</tr>
<tr>
<td>8</td>
<td>3.708</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/sddatout_0_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.257</td>
</tr>
<tr>
<td>9</td>
<td>4.222</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/sdcmdout_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.743</td>
</tr>
<tr>
<td>10</td>
<td>4.222</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/sddatout_3_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.743</td>
</tr>
<tr>
<td>11</td>
<td>4.741</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/sddatout_2_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.224</td>
</tr>
<tr>
<td>12</td>
<td>5.593</td>
<td>abf1/fifo_inst/wptr_0_s0/Q</td>
<td>abf1/fifo_inst/Empty_s0/PRESET</td>
<td>clk_3_12:[R]</td>
<td>isread_aud:[R]</td>
<td>10.000</td>
<td>1.642</td>
<td>2.695</td>
</tr>
<tr>
<td>13</td>
<td>5.593</td>
<td>abf1/fifo_inst/wptr_0_s0/Q</td>
<td>abf1/fifo_inst/rempty_val1_s0/PRESET</td>
<td>clk_3_12:[R]</td>
<td>isread_aud:[R]</td>
<td>10.000</td>
<td>1.642</td>
<td>2.695</td>
</tr>
<tr>
<td>14</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/ridx_6_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>15</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/sddat_stat_1_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>16</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/sddat_stat_2_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>17</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/outaddr_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>18</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/outaddr_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>19</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/outaddr_5_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>20</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/outaddr_6_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>21</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/card_type_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>22</td>
<td>6.130</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/card_type_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.835</td>
</tr>
<tr>
<td>23</td>
<td>6.367</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.598</td>
</tr>
<tr>
<td>24</td>
<td>6.367</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.598</td>
</tr>
<tr>
<td>25</td>
<td>6.367</td>
<td>count_rst_23_s0/Q</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/req_arg_3_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.598</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.401</td>
<td>abf1/fifo_inst/rptr_0_s0/Q</td>
<td>abf1/fifo_inst/Full_s0/PRESET</td>
<td>isread_aud:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.049</td>
<td>0.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.401</td>
<td>abf1/fifo_inst/rptr_0_s0/Q</td>
<td>abf1/fifo_inst/wfull_val1_s0/PRESET</td>
<td>isread_aud:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.049</td>
<td>0.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.009</td>
<td>sctl1/system_reset_0_s0/Q</td>
<td>ppu1/r1/powerup_0_s2/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.074</td>
</tr>
<tr>
<td>4</td>
<td>0.131</td>
<td>sctl1/system_reset_0_s0/Q</td>
<td>ppu1/r1/powerup_4_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.214</td>
</tr>
<tr>
<td>5</td>
<td>0.131</td>
<td>sctl1/system_reset_0_s0/Q</td>
<td>ppu1/r1/powerup_1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.214</td>
</tr>
<tr>
<td>6</td>
<td>0.131</td>
<td>sctl1/system_reset_0_s0/Q</td>
<td>ppu1/r1/powerup_2_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.214</td>
</tr>
<tr>
<td>7</td>
<td>0.131</td>
<td>sctl1/system_reset_0_s0/Q</td>
<td>ppu1/r1/powerup_3_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.214</td>
</tr>
<tr>
<td>8</td>
<td>0.248</td>
<td>sd_card/sd_rw/sdcmd_stat_1_s1/Q</td>
<td>fdd/read_sd_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>fdd/sd_rd:[R]</td>
<td>0.000</td>
<td>-1.157</td>
<td>1.452</td>
</tr>
<tr>
<td>9</td>
<td>0.374</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_15_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.457</td>
</tr>
<tr>
<td>10</td>
<td>0.374</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/req_r1_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.457</td>
</tr>
<tr>
<td>11</td>
<td>0.440</td>
<td>cpu1/cpu/iocmd_st_3_s0/Q</td>
<td>cpu1/cpu/iocmd_st_4_s0/CLEAR</td>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>12</td>
<td>0.451</td>
<td>ppu1/ppu/iocmd_st_3_s0/Q</td>
<td>ppu1/ppu/iocmd_st_4_s0/CLEAR</td>
<td>clk_3_12:[F]</td>
<td>clk_3_12:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.632</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_9_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.714</td>
</tr>
<tr>
<td>14</td>
<td>0.632</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_10_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.714</td>
</tr>
<tr>
<td>15</td>
<td>0.632</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_11_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.714</td>
</tr>
<tr>
<td>16</td>
<td>0.632</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_12_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.714</td>
</tr>
<tr>
<td>17</td>
<td>0.632</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_13_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.714</td>
</tr>
<tr>
<td>18</td>
<td>0.632</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_14_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.714</td>
</tr>
<tr>
<td>19</td>
<td>0.635</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_4_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.717</td>
</tr>
<tr>
<td>20</td>
<td>0.635</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_5_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.717</td>
</tr>
<tr>
<td>21</td>
<td>0.635</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_6_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.717</td>
</tr>
<tr>
<td>22</td>
<td>0.635</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_7_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.717</td>
</tr>
<tr>
<td>23</td>
<td>0.635</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_8_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.717</td>
</tr>
<tr>
<td>24</td>
<td>0.750</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/b_cnt_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.833</td>
</tr>
<tr>
<td>25</td>
<td>0.752</td>
<td>count_rst_23_s0/Q</td>
<td>ad1/idata_r_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_3_12:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.834</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_io_dout_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_cnt_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_sr_in_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_data_in_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_data_in_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_sr_in_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_data_in_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_data_in_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_cnt_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.045</td>
<td>3.045</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>spi_io_clk</td>
<td>msp1/spi_sr_in_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[0][B]</td>
<td>ppu1/ppu/n1384_s1/I0</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s1/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>ppu1/ppu/alu_af_15_s0/I0</td>
</tr>
<tr>
<td>18.082</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C20[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_af_15_s0/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>ppu1/ppu/alu_sh_15_s0/I0</td>
</tr>
<tr>
<td>19.208</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_15_s0/F</td>
</tr>
<tr>
<td>19.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>ppu1/ppu/xb_15_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>ppu1/ppu/xb_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 46.187%; route: 5.823, 51.751%; tC2Q: 0.232, 2.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/alu_fr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[0][B]</td>
<td>ppu1/ppu/n1384_s1/I0</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s1/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>ppu1/ppu/alu_af_15_s0/I0</td>
</tr>
<tr>
<td>18.082</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C20[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_af_15_s0/F</td>
</tr>
<tr>
<td>19.117</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[2][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/alu_fr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[2][A]</td>
<td>ppu1/ppu/alu_fr_15_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C21[2][A]</td>
<td>ppu1/ppu/alu_fr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.735, 42.424%; route: 6.194, 55.497%; tC2Q: 0.232, 2.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[0][B]</td>
<td>ppu1/ppu/n1384_s1/I0</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s1/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>ppu1/ppu/alu_af_15_s0/I0</td>
</tr>
<tr>
<td>18.082</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C20[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_af_15_s0/F</td>
</tr>
<tr>
<td>18.580</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td>ppu1/ppu/alu_sh_14_s0/I1</td>
</tr>
<tr>
<td>18.951</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_14_s0/F</td>
</tr>
<tr>
<td>18.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td>ppu1/ppu/xb_14_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[2][B]</td>
<td>ppu1/ppu/xb_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.106, 46.439%; route: 5.657, 51.451%; tC2Q: 0.232, 2.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/ea22_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[0][B]</td>
<td>ppu1/ppu/n1384_s1/I0</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s1/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][B]</td>
<td>ppu1/ppu/n1385_s1/I1</td>
</tr>
<tr>
<td>18.082</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C20[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1385_s1/F</td>
</tr>
<tr>
<td>18.338</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>ppu1/ppu/ea_mux_0_s0/I1</td>
</tr>
<tr>
<td>18.887</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ea_mux_0_s0/F</td>
</tr>
<tr>
<td>18.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/ea22_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>ppu1/ppu/ea22_0_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>ppu1/ppu/ea22_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.284, 48.343%; route: 5.414, 49.535%; tC2Q: 0.232, 2.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>ppu1/ppu/n1377_s1/I0</td>
</tr>
<tr>
<td>15.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C21[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1377_s1/F</td>
</tr>
<tr>
<td>16.556</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[3][B]</td>
<td>ppu1/ppu/alu_sh_8_s1/I0</td>
</tr>
<tr>
<td>17.009</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C20[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_8_s1/F</td>
</tr>
<tr>
<td>17.674</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[0][B]</td>
<td>ppu1/ppu/alu_sh_7_s1/I0</td>
</tr>
<tr>
<td>18.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C22[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_7_s1/F</td>
</tr>
<tr>
<td>18.137</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[2][B]</td>
<td>ppu1/ppu/alu_sh_7_s0/I2</td>
</tr>
<tr>
<td>18.707</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C22[2][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_7_s0/F</td>
</tr>
<tr>
<td>18.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[2][B]</td>
<td>ppu1/ppu/xb_7_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[2][B]</td>
<td>ppu1/ppu/xb_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.376, 50.005%; route: 5.143, 47.837%; tC2Q: 0.232, 2.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/ea_mxinr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[0][B]</td>
<td>ppu1/ppu/n1384_s1/I0</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s1/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][B]</td>
<td>ppu1/ppu/n1385_s1/I1</td>
</tr>
<tr>
<td>18.082</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C20[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1385_s1/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>ppu1/ppu/ea_mxin_s3/I1</td>
</tr>
<tr>
<td>18.644</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ea_mxin_s3/F</td>
</tr>
<tr>
<td>18.644</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/ea_mxinr_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>ppu1/ppu/ea_mxinr_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>ppu1/ppu/ea_mxinr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.284, 49.440%; route: 5.172, 48.389%; tC2Q: 0.232, 2.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/alu_cr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[0][B]</td>
<td>ppu1/ppu/n1384_s1/I0</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s1/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[3][B]</td>
<td>ppu1/ppu/n1385_s1/I1</td>
</tr>
<tr>
<td>18.082</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C20[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1385_s1/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>ppu1/ppu/n1385_s0/I1</td>
</tr>
<tr>
<td>18.644</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1385_s0/F</td>
</tr>
<tr>
<td>18.644</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/alu_cr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>ppu1/ppu/alu_cr_15_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>ppu1/ppu/alu_cr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.284, 49.440%; route: 5.172, 48.389%; tC2Q: 0.232, 2.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>ppu1/ppu/n1377_s1/I0</td>
</tr>
<tr>
<td>15.984</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C21[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1377_s1/F</td>
</tr>
<tr>
<td>16.160</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ppu1/ppu/alu_sh_10_s3/I3</td>
</tr>
<tr>
<td>16.677</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_10_s3/F</td>
</tr>
<tr>
<td>17.094</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][B]</td>
<td>ppu1/ppu/alu_sh_10_s2/I0</td>
</tr>
<tr>
<td>17.649</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C19[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_10_s2/F</td>
</tr>
<tr>
<td>18.050</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[2][B]</td>
<td>ppu1/ppu/alu_sh_11_s0/I1</td>
</tr>
<tr>
<td>18.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C21[2][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_11_s0/F</td>
</tr>
<tr>
<td>18.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[2][B]</td>
<td>ppu1/ppu/xb_11_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C21[2][B]</td>
<td>ppu1/ppu/xb_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.521, 51.873%; route: 4.890, 45.947%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>ppu1/ppu/n1377_s1/I0</td>
</tr>
<tr>
<td>15.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C21[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1377_s1/F</td>
</tr>
<tr>
<td>16.556</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[3][B]</td>
<td>ppu1/ppu/alu_sh_8_s1/I0</td>
</tr>
<tr>
<td>17.009</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C20[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_8_s1/F</td>
</tr>
<tr>
<td>17.415</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[0][B]</td>
<td>ppu1/ppu/alu_sh_9_s2/I0</td>
</tr>
<tr>
<td>17.985</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C22[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_9_s2/F</td>
</tr>
<tr>
<td>17.986</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td>ppu1/ppu/alu_sh_9_s0/I1</td>
</tr>
<tr>
<td>18.556</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_9_s0/F</td>
</tr>
<tr>
<td>18.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][A]</td>
<td>ppu1/ppu/xb_9_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[0][A]</td>
<td>ppu1/ppu/xb_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.484, 51.736%; route: 4.884, 46.076%; tC2Q: 0.232, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[3][A]</td>
<td>ppu1/ppu/alu_sh_9_s4/I0</td>
</tr>
<tr>
<td>16.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_9_s4/F</td>
</tr>
<tr>
<td>16.506</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[2][B]</td>
<td>ppu1/ppu/alu_sh_9_s1/I1</td>
</tr>
<tr>
<td>16.959</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C20[2][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_9_s1/F</td>
</tr>
<tr>
<td>17.381</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td>ppu1/ppu/alu_sh_8_s2/I0</td>
</tr>
<tr>
<td>17.951</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_8_s2/F</td>
</tr>
<tr>
<td>17.952</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td>ppu1/ppu/alu_sh_8_s0/I3</td>
</tr>
<tr>
<td>18.501</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_8_s0/F</td>
</tr>
<tr>
<td>18.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td>ppu1/ppu/xb_8_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[1][A]</td>
<td>ppu1/ppu/xb_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.565, 52.775%; route: 4.748, 45.025%; tC2Q: 0.232, 2.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>ppu1/ppu/n1377_s1/I0</td>
</tr>
<tr>
<td>15.984</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C21[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1377_s1/F</td>
</tr>
<tr>
<td>16.160</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ppu1/ppu/alu_sh_10_s3/I3</td>
</tr>
<tr>
<td>16.677</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_10_s3/F</td>
</tr>
<tr>
<td>17.094</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[2][B]</td>
<td>ppu1/ppu/alu_sh_12_s1/I0</td>
</tr>
<tr>
<td>17.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C19[2][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_12_s1/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>ppu1/ppu/alu_sh_12_s0/I0</td>
</tr>
<tr>
<td>18.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_12_s0/F</td>
</tr>
<tr>
<td>18.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>ppu1/ppu/xb_12_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>ppu1/ppu/xb_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.305, 50.448%; route: 4.979, 47.345%; tC2Q: 0.232, 2.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[1][A]</td>
<td>ppu1/ppu/alu_sh_14_s1/I2</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_14_s1/F</td>
</tr>
<tr>
<td>17.473</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[1][B]</td>
<td>ppu1/ppu/alu_sh_13_s1/I0</td>
</tr>
<tr>
<td>17.844</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C22[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_13_s1/F</td>
</tr>
<tr>
<td>17.848</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[1][A]</td>
<td>ppu1/ppu/alu_sh_13_s0/I2</td>
</tr>
<tr>
<td>18.418</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C22[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_13_s0/F</td>
</tr>
<tr>
<td>18.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C22[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C22[1][A]</td>
<td>ppu1/ppu/xb_13_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C22[1][A]</td>
<td>ppu1/ppu/xb_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.305, 50.709%; route: 4.925, 47.074%; tC2Q: 0.232, 2.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/xb_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>ppu1/ppu/n1377_s1/I0</td>
</tr>
<tr>
<td>15.984</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C21[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1377_s1/F</td>
</tr>
<tr>
<td>16.160</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[0][B]</td>
<td>ppu1/ppu/alu_sh_10_s3/I3</td>
</tr>
<tr>
<td>16.677</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R49C21[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_10_s3/F</td>
</tr>
<tr>
<td>17.094</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][B]</td>
<td>ppu1/ppu/alu_sh_10_s2/I0</td>
</tr>
<tr>
<td>17.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C19[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_10_s2/F</td>
</tr>
<tr>
<td>17.838</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>ppu1/ppu/alu_sh_10_s0/I2</td>
</tr>
<tr>
<td>18.209</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_10_s0/F</td>
</tr>
<tr>
<td>18.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/xb_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>ppu1/ppu/xb_10_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>ppu1/ppu/xb_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.358, 52.259%; route: 4.663, 45.478%; tC2Q: 0.232, 2.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>13.223</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td style=" font-weight:bold;">vp128/data_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>vp128/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>vp128/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 42.417%; route: 5.745, 55.348%; tC2Q: 0.232, 2.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/alu_fr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][A]</td>
<td>ppu1/ppu/n1376_s25/I2</td>
</tr>
<tr>
<td>15.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R48C21[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s25/F</td>
</tr>
<tr>
<td>15.989</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[0][B]</td>
<td>ppu1/ppu/alu_af_7_s1/I0</td>
</tr>
<tr>
<td>16.360</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C21[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_af_7_s1/F</td>
</tr>
<tr>
<td>16.539</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[3][B]</td>
<td>ppu1/ppu/alu_af_7_s0/I0</td>
</tr>
<tr>
<td>16.910</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R47C21[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_af_7_s0/F</td>
</tr>
<tr>
<td>17.946</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/alu_fr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>ppu1/ppu/alu_fr_7_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C21[0][B]</td>
<td>ppu1/ppu/alu_fr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.633, 46.379%; route: 5.124, 51.299%; tC2Q: 0.232, 2.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>13.043</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[1][B]</td>
<td style=" font-weight:bold;">vp128/data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C30[1][B]</td>
<td>vp128/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C30[1][B]</td>
<td>vp128/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 43.165%; route: 5.565, 54.560%; tC2Q: 0.232, 2.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>13.043</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[0][B]</td>
<td style=" font-weight:bold;">vp128/data_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C30[0][B]</td>
<td>vp128/data_out_3_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C30[0][B]</td>
<td>vp128/data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 43.165%; route: 5.565, 54.560%; tC2Q: 0.232, 2.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>13.043</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[0][A]</td>
<td style=" font-weight:bold;">vp128/data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C30[0][A]</td>
<td>vp128/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C30[0][A]</td>
<td>vp128/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 43.165%; route: 5.565, 54.560%; tC2Q: 0.232, 2.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>13.043</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[1][A]</td>
<td style=" font-weight:bold;">vp128/data_out_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C30[1][A]</td>
<td>vp128/data_out_7_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C30[1][A]</td>
<td>vp128/data_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 43.165%; route: 5.565, 54.560%; tC2Q: 0.232, 2.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/psw_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/alu_cr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>ppu1/ppu/psw_3_s1/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/psw_3_s1/Q</td>
</tr>
<tr>
<td>8.919</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s42/I0</td>
</tr>
<tr>
<td>9.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s42/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td>ppu1/ppu/n1071_s37/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s37/O</td>
</tr>
<tr>
<td>9.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td>ppu1/ppu/n1071_s33/I1</td>
</tr>
<tr>
<td>9.642</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s33/O</td>
</tr>
<tr>
<td>9.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>ppu1/ppu/n1071_s29/I1</td>
</tr>
<tr>
<td>9.745</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1071_s29/O</td>
</tr>
<tr>
<td>10.435</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td>ppu1/ppu/alu_sh_2_s8/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s8/F</td>
</tr>
<tr>
<td>11.508</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[3][B]</td>
<td>ppu1/ppu/alu_sh_2_s6/I3</td>
</tr>
<tr>
<td>12.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C15[3][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s6/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[1][A]</td>
<td>ppu1/ppu/alu_sh_2_s5/I2</td>
</tr>
<tr>
<td>13.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C19[1][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_2_s5/F</td>
</tr>
<tr>
<td>13.771</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][A]</td>
<td>ppu1/ppu/alu_sh_4_s6/I0</td>
</tr>
<tr>
<td>14.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C19[2][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/alu_sh_4_s6/F</td>
</tr>
<tr>
<td>14.948</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>ppu1/ppu/n1376_s5/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1376_s5/F</td>
</tr>
<tr>
<td>15.697</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>ppu1/ppu/n1384_s5/I0</td>
</tr>
<tr>
<td>16.252</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R49C21[1][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s5/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19[0][B]</td>
<td>ppu1/ppu/n1384_s1/I0</td>
</tr>
<tr>
<td>17.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C19[0][B]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s1/F</td>
</tr>
<tr>
<td>17.452</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C19[0][A]</td>
<td>ppu1/ppu/n1384_s0/I0</td>
</tr>
<tr>
<td>17.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C19[0][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/n1384_s0/F</td>
</tr>
<tr>
<td>17.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/alu_cr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>12.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C19[0][A]</td>
<td>ppu1/ppu/alu_cr_14_s0/CLK</td>
</tr>
<tr>
<td>12.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C19[0][A]</td>
<td>ppu1/ppu/alu_cr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.826, 48.466%; route: 4.900, 49.204%; tC2Q: 0.232, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dd1/R177710_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.227</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>dd1/ce_s1/I3</td>
</tr>
<tr>
<td>8.797</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">dd1/ce_s1/F</td>
</tr>
<tr>
<td>8.800</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>dd1/ce_s2/I3</td>
</tr>
<tr>
<td>9.317</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">dd1/ce_s2/F</td>
</tr>
<tr>
<td>10.799</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[3][B]</td>
<td>dd1/n1002_s4/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C22[3][B]</td>
<td style=" background: #97FFFF;">dd1/n1002_s4/F</td>
</tr>
<tr>
<td>11.525</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][B]</td>
<td>dd1/n1002_s3/I3</td>
</tr>
<tr>
<td>11.896</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C21[1][B]</td>
<td style=" background: #97FFFF;">dd1/n1002_s3/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>dd1/n1119_s2/I2</td>
</tr>
<tr>
<td>12.533</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C21[1][B]</td>
<td style=" background: #97FFFF;">dd1/n1119_s2/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">dd1/R177710_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>dd1/R177710_1_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>dd1/R177710_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.479, 44.678%; route: 5.314, 53.007%; tC2Q: 0.232, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dd1/R177710_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.227</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>dd1/ce_s1/I3</td>
</tr>
<tr>
<td>8.797</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">dd1/ce_s1/F</td>
</tr>
<tr>
<td>8.800</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>dd1/ce_s2/I3</td>
</tr>
<tr>
<td>9.317</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">dd1/ce_s2/F</td>
</tr>
<tr>
<td>10.799</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[3][B]</td>
<td>dd1/n1002_s4/I3</td>
</tr>
<tr>
<td>11.348</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C22[3][B]</td>
<td style=" background: #97FFFF;">dd1/n1002_s4/F</td>
</tr>
<tr>
<td>11.525</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][B]</td>
<td>dd1/n1002_s3/I3</td>
</tr>
<tr>
<td>11.896</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C21[1][B]</td>
<td style=" background: #97FFFF;">dd1/n1002_s3/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][B]</td>
<td>dd1/n1119_s2/I2</td>
</tr>
<tr>
<td>12.533</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C21[1][B]</td>
<td style=" background: #97FFFF;">dd1/n1119_s2/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td style=" font-weight:bold;">dd1/R177710_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>dd1/R177710_2_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>dd1/R177710_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.479, 44.678%; route: 5.314, 53.007%; tC2Q: 0.232, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[0][B]</td>
<td style=" font-weight:bold;">vp128/data_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[0][B]</td>
<td>vp128/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C29[0][B]</td>
<td>vp128/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 43.973%; route: 5.378, 53.710%; tC2Q: 0.232, 2.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[0][A]</td>
<td style=" font-weight:bold;">vp128/data_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[0][A]</td>
<td>vp128/data_out_5_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C29[0][A]</td>
<td>vp128/data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 43.973%; route: 5.378, 53.710%; tC2Q: 0.232, 2.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iop_sta_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vp128/data_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][B]</td>
<td>ppu1/ppu/iop_sta_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R44C9[2][B]</td>
<td style=" font-weight:bold;">ppu1/ppu/iop_sta_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[3][A]</td>
<td>ppu1/ppu/ppu_wbm_adr_o_10_s/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C12[3][A]</td>
<td style=" background: #97FFFF;">ppu1/ppu/ppu_wbm_adr_o_10_s/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>ppu1/n2775_s3/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>ppu1/n2775_s2/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">ppu1/n2775_s2/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>ppu1/n1968_s3/I3</td>
</tr>
<tr>
<td>7.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">ppu1/n1968_s3/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>vp1/ceppu_s0/I3</td>
</tr>
<tr>
<td>8.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">vp1/ceppu_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>vp128/n40_s0/I3</td>
</tr>
<tr>
<td>10.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">vp128/n40_s0/F</td>
</tr>
<tr>
<td>10.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>vp128/n198_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C26[0][A]</td>
<td style=" background: #97FFFF;">vp128/n198_s2/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[3][A]</td>
<td>vp128/n379_s2/I0</td>
</tr>
<tr>
<td>11.789</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C27[3][A]</td>
<td style=" background: #97FFFF;">vp128/n379_s2/F</td>
</tr>
<tr>
<td>11.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>vp128/n381_s1/I1</td>
</tr>
<tr>
<td>12.253</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R39C27[0][B]</td>
<td style=" background: #97FFFF;">vp128/n381_s1/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td style=" font-weight:bold;">vp128/data_out_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td>vp128/data_out_6_s0/CLK</td>
</tr>
<tr>
<td>7.921</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C29[2][B]</td>
<td>vp128/data_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.403, 43.973%; route: 5.378, 53.710%; tC2Q: 0.232, 2.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td>fdd/word_sectr_6_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R43C32[1][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_6_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C32[2][B]</td>
<td>fdd/word_sectr_7_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R42C32[2][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_7_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 64.983%; tC2Q: 0.202, 35.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>fdd/word_sectr_2_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_2_s0/Q</td>
</tr>
<tr>
<td>1.464</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 65.131%; tC2Q: 0.202, 34.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad1/req_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/req_r1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>isread_aud:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>isread_aud</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R44C35[2][B]</td>
<td>ad1/req_r_s0/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td style=" font-weight:bold;">ad1/req_r1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>ad1/req_r1_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/req_r1_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>ad1/req_r1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>fdd/word_sectr_5_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R43C31[0][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_5_s0/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.646%; tC2Q: 0.202, 34.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>fdd/word_sectr_8_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">fdd/word_sectr_8_s0/Q</td>
</tr>
<tr>
<td>1.475</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.785%; tC2Q: 0.202, 34.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>fdd/word_sectr_1_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R43C32[1][A]</td>
<td style=" font-weight:bold;">fdd/word_sectr_1_s0/Q</td>
</tr>
<tr>
<td>1.476</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.862%; tC2Q: 0.202, 34.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>fdd/word_sectr_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R44C30[1][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.923%; tC2Q: 0.202, 34.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td>fdd/word_sectr_3_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R43C32[0][A]</td>
<td style=" font-weight:bold;">fdd/word_sectr_3_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 71.552%; tC2Q: 0.202, 28.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>fdd/word_sectr_4_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R43C31[0][A]</td>
<td style=" font-weight:bold;">fdd/word_sectr_4_s0/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">fdd/romtr1/prom_inst_0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
<tr>
<td>2.210</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>fdd/romtr1/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.710%; tC2Q: 0.202, 28.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/_sek_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>fdd/word_sectr_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R44C30[1][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_0_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>fdd/n374_s4/I2</td>
</tr>
<tr>
<td>1.599</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">fdd/n374_s4/F</td>
</tr>
<tr>
<td>1.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" font-weight:bold;">fdd/_sek_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>fdd/_sek_s0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/_sek_s0</td>
</tr>
<tr>
<td>2.103</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>fdd/_sek_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.476%; route: 0.280, 39.247%; tC2Q: 0.202, 28.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/_trk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>fdd/word_sectr_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R44C30[1][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_0_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>fdd/n368_s3/I0</td>
</tr>
<tr>
<td>1.599</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td style=" background: #97FFFF;">fdd/n368_s3/F</td>
</tr>
<tr>
<td>1.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td style=" font-weight:bold;">fdd/_trk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>fdd/_trk_s0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/_trk_s0</td>
</tr>
<tr>
<td>2.103</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>fdd/_trk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.476%; route: 0.280, 39.247%; tC2Q: 0.202, 28.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card/data_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>msp1/spi_io_dout_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_io_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>sd_card/data_out_7_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td style=" font-weight:bold;">sd_card/data_out_7_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C41[3][A]</td>
<td>msp1/n213_s14/I2</td>
</tr>
<tr>
<td>1.566</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C41[3][A]</td>
<td style=" background: #97FFFF;">msp1/n213_s14/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C41[3][A]</td>
<td>msp1/n213_s10/I0</td>
</tr>
<tr>
<td>1.626</td>
<td>0.060</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C41[3][A]</td>
<td style=" background: #97FFFF;">msp1/n213_s10/O</td>
</tr>
<tr>
<td>1.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C41[2][B]</td>
<td>msp1/n213_s8/I0</td>
</tr>
<tr>
<td>1.686</td>
<td>0.060</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C41[2][B]</td>
<td style=" background: #97FFFF;">msp1/n213_s8/O</td>
</tr>
<tr>
<td>1.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C41[1][B]</td>
<td>msp1/n213_s7/I0</td>
</tr>
<tr>
<td>1.746</td>
<td>0.060</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C41[1][B]</td>
<td style=" background: #97FFFF;">msp1/n213_s7/O</td>
</tr>
<tr>
<td>2.921</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">msp1/spi_io_dout_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[B]</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT40[B]</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>msp1/spi_io_dout_s0/CLK</td>
</tr>
<tr>
<td>3.347</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>msp1/spi_io_dout_s0</td>
</tr>
<tr>
<td>3.358</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>msp1/spi_io_dout_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 20.374%; route: 1.420, 69.709%; tC2Q: 0.202, 9.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.034%; route: 1.920, 57.966%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/_data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>fdd/word_sectr_8_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">fdd/word_sectr_8_s0/Q</td>
</tr>
<tr>
<td>1.475</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[1][B]</td>
<td>fdd/n378_s0/I3</td>
</tr>
<tr>
<td>1.765</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C31[1][B]</td>
<td style=" background: #97FFFF;">fdd/n378_s0/F</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C31[1][B]</td>
<td style=" font-weight:bold;">fdd/_data_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[1][B]</td>
<td>fdd/_data_s0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/_data_s0</td>
</tr>
<tr>
<td>2.103</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C31[1][B]</td>
<td>fdd/_data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 32.940%; route: 0.388, 44.116%; tC2Q: 0.202, 22.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>mount_dsk_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/read_sd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sd_img_mounted[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/sd_rd:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sd_img_mounted[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R49C42[0][B]</td>
<td>sd_card/image_mounted_3_s0/Q</td>
</tr>
<tr>
<td>0.559</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[2][A]</td>
<td>mount_dsk_3_s0/CLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C37[2][A]</td>
<td style=" font-weight:bold;">mount_dsk_3_s0/Q</td>
</tr>
<tr>
<td>0.882</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C36[3][B]</td>
<td>fdd/disk_insert_s7/I1</td>
</tr>
<tr>
<td>1.192</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C36[3][B]</td>
<td style=" background: #97FFFF;">fdd/disk_insert_s7/F</td>
</tr>
<tr>
<td>1.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[3][A]</td>
<td>fdd/disk_insert_s5/I1</td>
</tr>
<tr>
<td>1.252</td>
<td>0.060</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R44C36[3][A]</td>
<td style=" background: #97FFFF;">fdd/disk_insert_s5/O</td>
</tr>
<tr>
<td>1.754</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[1][A]</td>
<td style=" font-weight:bold;">fdd/read_sd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/sd_rd</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td>fdd/sd_rd_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[1][A]</td>
<td>fdd/read_sd_s0/CLK</td>
</tr>
<tr>
<td>2.077</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/read_sd_s0</td>
</tr>
<tr>
<td>2.088</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[1][A]</td>
<td>fdd/read_sd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.370, 30.955%; route: 0.624, 52.229%; tC2Q: 0.201, 16.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdd/word_sectr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/sd_rd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C32[0][B]</td>
<td>fdd/word_sectr_2_s0/CLK</td>
</tr>
<tr>
<td>1.085</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R42C32[0][B]</td>
<td style=" font-weight:bold;">fdd/word_sectr_2_s0/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td>fdd/n24_s3/I2</td>
</tr>
<tr>
<td>1.519</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">fdd/n24_s3/F</td>
</tr>
<tr>
<td>1.872</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" font-weight:bold;">fdd/sd_rd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td>fdd/sd_rd_s0/CLK</td>
</tr>
<tr>
<td>2.092</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/sd_rd_s0</td>
</tr>
<tr>
<td>2.103</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C32[1][A]</td>
<td>fdd/sd_rd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 29.364%; route: 0.497, 50.284%; tC2Q: 0.201, 20.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.057, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_volume_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[2][A]</td>
<td>sctl1/system_volume_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C38[2][A]</td>
<td style=" font-weight:bold;">sctl1/system_volume_0_s0/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td>volume_data_15_s5/I0</td>
</tr>
<tr>
<td>1.746</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td style=" background: #97FFFF;">volume_data_15_s5/F</td>
</tr>
<tr>
<td>2.006</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.205</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.941%; route: 0.685, 61.058%; tC2Q: 0.202, 18.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_volume_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[2][A]</td>
<td>sctl1/system_volume_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C38[2][A]</td>
<td style=" font-weight:bold;">sctl1/system_volume_0_s0/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[3][B]</td>
<td>volume_data_14_s5/I0</td>
</tr>
<tr>
<td>1.746</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C40[3][B]</td>
<td style=" background: #97FFFF;">volume_data_14_s5/F</td>
</tr>
<tr>
<td>2.006</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.205</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.941%; route: 0.685, 61.058%; tC2Q: 0.202, 18.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>abf1/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>isread_aud:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>isread_aud</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R44C35[2][B]</td>
<td>ad1/req_r_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>abf1/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][B]</td>
<td>abf1/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>1.430</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R43C35[2][B]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>1.786</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[1][B]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/wfull_val1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[1][B]</td>
<td>abf1/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C35[1][B]</td>
<td>abf1/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.373%; route: 0.480, 52.534%; tC2Q: 0.202, 22.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_volume_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[2][A]</td>
<td>sctl1/system_volume_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C38[2][A]</td>
<td style=" font-weight:bold;">sctl1/system_volume_0_s0/Q</td>
</tr>
<tr>
<td>1.481</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td>volume_data_12_s4/I2</td>
</tr>
<tr>
<td>1.771</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C38[3][A]</td>
<td style=" background: #97FFFF;">volume_data_12_s4/F</td>
</tr>
<tr>
<td>2.042</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.205</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 25.052%; route: 0.666, 57.498%; tC2Q: 0.202, 17.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_volume_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[2][A]</td>
<td>sctl1/system_volume_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C38[2][A]</td>
<td style=" font-weight:bold;">sctl1/system_volume_0_s0/Q</td>
</tr>
<tr>
<td>1.478</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[2][B]</td>
<td>volume_data_3_s4/I2</td>
</tr>
<tr>
<td>1.713</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C37[2][B]</td>
<td style=" background: #97FFFF;">volume_data_3_s4/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.205</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 19.406%; route: 0.774, 63.912%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_volume_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[2][A]</td>
<td>sctl1/system_volume_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C38[2][A]</td>
<td style=" font-weight:bold;">sctl1/system_volume_0_s0/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[2][B]</td>
<td>volume_data_13_s4/I0</td>
</tr>
<tr>
<td>1.746</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C40[2][B]</td>
<td style=" background: #97FFFF;">volume_data_13_s4/F</td>
</tr>
<tr>
<td>2.117</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.205</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 19.059%; route: 0.796, 64.558%; tC2Q: 0.202, 16.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_volume_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[2][B]</td>
<td>sctl1/system_volume_1_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R39C38[2][B]</td>
<td style=" font-weight:bold;">sctl1/system_volume_1_s0/Q</td>
</tr>
<tr>
<td>1.473</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[3][A]</td>
<td>volume_data_2_s5/I0</td>
</tr>
<tr>
<td>1.783</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C37[3][A]</td>
<td style=" background: #97FFFF;">volume_data_2_s5/F</td>
</tr>
<tr>
<td>2.181</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.205</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>abf1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.899%; route: 0.785, 60.527%; tC2Q: 0.202, 15.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card/dinb_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/buffer/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>sd_card/dinb_we_s0/CLK</td>
</tr>
<tr>
<td>1.085</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C51[1][B]</td>
<td style=" font-weight:bold;">sd_card/dinb_we_s0/Q</td>
</tr>
<tr>
<td>1.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">sd_card/buffer/dpb_inst_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>sd_card/buffer/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.025</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>sd_card/buffer/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card/sd_rw/outbyte_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/buffer/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[2][A]</td>
<td>sd_card/sd_rw/outbyte_0_s0/CLK</td>
</tr>
<tr>
<td>1.085</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R45C47[2][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/outbyte_0_s0/Q</td>
</tr>
<tr>
<td>1.210</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">sd_card/buffer/dpb_inst_0/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>sd_card/buffer/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.133</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>sd_card/buffer/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram1/cpu_dout_31_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/vga_curs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ram1/curs_set:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>6.757</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">ram1/cpu_dout_31_s5/I1</td>
</tr>
<tr>
<td>7.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">ram1/cpu_dout_31_s5/F</td>
</tr>
<tr>
<td>7.971</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td>ram1/new_scr_s2/I3</td>
</tr>
<tr>
<td>8.520</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">ram1/new_scr_s2/F</td>
</tr>
<tr>
<td>8.523</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>ram1/new_scr_s0/I2</td>
</tr>
<tr>
<td>9.040</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">ram1/new_scr_s0/F</td>
</tr>
<tr>
<td>9.770</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">ram1/vga_curs_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ram1/curs_set</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>ram1/curs_set_s1/Q</td>
</tr>
<tr>
<td>10.540</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>ram1/vga_curs_s0/CLK</td>
</tr>
<tr>
<td>10.505</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ram1/vga_curs_s0</td>
</tr>
<tr>
<td>10.470</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>ram1/vga_curs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.583, 33.188%; route: 1.430, 29.972%; tC2Q: 1.757, 36.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>vp128/motor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/_data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>vp128/motor_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">vp128/motor_s0/Q</td>
</tr>
<tr>
<td>9.129</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[1][B]</td>
<td>fdd/leds_d_5_s0/I0</td>
</tr>
<tr>
<td>9.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C34[1][B]</td>
<td style=" background: #97FFFF;">fdd/leds_d_5_s0/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C31[1][B]</td>
<td style=" font-weight:bold;">fdd/_data_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[1][B]</td>
<td>fdd/_data_s0/CLK</td>
</tr>
<tr>
<td>12.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/_data_s0</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C31[1][B]</td>
<td>fdd/_data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 17.849%; route: 1.853, 73.010%; tC2Q: 0.232, 9.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.013, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>vp128/motor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/sd_rd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>vp128/motor_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">vp128/motor_s0/Q</td>
</tr>
<tr>
<td>9.129</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[1][B]</td>
<td>fdd/leds_d_5_s0/I0</td>
</tr>
<tr>
<td>9.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C34[1][B]</td>
<td style=" background: #97FFFF;">fdd/leds_d_5_s0/F</td>
</tr>
<tr>
<td>10.252</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" font-weight:bold;">fdd/sd_rd_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td>fdd/sd_rd_s0/CLK</td>
</tr>
<tr>
<td>12.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/sd_rd_s0</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C32[1][A]</td>
<td>fdd/sd_rd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 19.736%; route: 1.610, 70.156%; tC2Q: 0.232, 10.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.013, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>vp128/motor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/_sek_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>vp128/motor_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">vp128/motor_s0/Q</td>
</tr>
<tr>
<td>9.129</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[1][B]</td>
<td>fdd/leds_d_5_s0/I0</td>
</tr>
<tr>
<td>9.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C34[1][B]</td>
<td style=" background: #97FFFF;">fdd/leds_d_5_s0/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" font-weight:bold;">fdd/_sek_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>fdd/_sek_s0/CLK</td>
</tr>
<tr>
<td>12.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/_sek_s0</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>fdd/_sek_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 22.246%; route: 1.351, 66.362%; tC2Q: 0.232, 11.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.013, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>vp128/motor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/_trk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/clk_dsk_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>vp128/motor_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">vp128/motor_s0/Q</td>
</tr>
<tr>
<td>9.129</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[1][B]</td>
<td>fdd/leds_d_5_s0/I0</td>
</tr>
<tr>
<td>9.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C34[1][B]</td>
<td style=" background: #97FFFF;">fdd/leds_d_5_s0/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td style=" font-weight:bold;">fdd/_trk_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/clk_dsk_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R43C31[1][A]</td>
<td>fdd/clk_dsk_n_s0/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>fdd/_trk_s0/CLK</td>
</tr>
<tr>
<td>12.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/_trk_s0</td>
</tr>
<tr>
<td>12.943</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C34[0][B]</td>
<td>fdd/_trk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 22.246%; route: 1.351, 66.362%; tC2Q: 0.232, 11.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.013, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>vp128/motor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/read_sd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/sd_rd:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>7.956</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>vp128/motor_s0/CLK</td>
</tr>
<tr>
<td>8.188</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">vp128/motor_s0/Q</td>
</tr>
<tr>
<td>9.129</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>fdd/is_clean_s1/I0</td>
</tr>
<tr>
<td>9.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" background: #97FFFF;">fdd/is_clean_s1/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[1][A]</td>
<td style=" font-weight:bold;">fdd/read_sd_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/sd_rd</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td>fdd/sd_rd_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[1][A]</td>
<td>fdd/read_sd_s0/CLK</td>
</tr>
<tr>
<td>12.990</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/read_sd_s0</td>
</tr>
<tr>
<td>12.955</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C34[1][A]</td>
<td>fdd/read_sd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 25.443%; route: 1.095, 61.527%; tC2Q: 0.232, 13.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/sddatout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>7.730</td>
<td>4.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/sddatout_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td>sd_card/sd_rw/sddatout_1_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT4[B]</td>
<td>sd_card/sd_rw/sddatout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 5.708%; route: 5.896, 90.722%; tC2Q: 0.232, 3.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/sddatout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>7.487</td>
<td>4.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT6[A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/sddatout_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT6[A]</td>
<td>sd_card/sd_rw/sddatout_0_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT6[A]</td>
<td>sd_card/sd_rw/sddatout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 5.930%; route: 5.654, 90.362%; tC2Q: 0.232, 3.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/sdcmdout_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>6.973</td>
<td>4.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/u_sdcmd_ctrl/sdcmdout_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/sdcmdout_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/sdcmdout_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 6.460%; route: 5.140, 89.500%; tC2Q: 0.232, 4.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/sddatout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>6.973</td>
<td>4.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/sddatout_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>sd_card/sd_rw/sddatout_3_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>sd_card/sd_rw/sddatout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 6.460%; route: 5.140, 89.500%; tC2Q: 0.232, 4.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/sddatout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>6.454</td>
<td>3.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/sddatout_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sd_card/sd_rw/sddatout_2_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT27[A]</td>
<td>sd_card/sd_rw/sddatout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.102%; route: 4.621, 88.456%; tC2Q: 0.232, 4.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>abf1/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>isread_aud:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][A]</td>
<td>abf1/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C37[0][A]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C35[0][B]</td>
<td>abf1/fifo_inst/n88_s0/I0</td>
</tr>
<tr>
<td>4.039</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C35[0][B]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>4.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C35[1][A]</td>
<td>abf1/fifo_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>4.075</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C35[1][A]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>4.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C35[1][B]</td>
<td>abf1/fifo_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>4.110</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C35[1][B]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C35[2][A]</td>
<td>abf1/fifo_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>4.145</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C35[2][A]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C35[3][A]</td>
<td>abf1/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C35[3][A]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C34[0][B]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>isread_aud</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R44C35[2][B]</td>
<td>ad1/req_r_s0/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[0][B]</td>
<td>abf1/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>11.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>11.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C34[0][B]</td>
<td>abf1/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.642</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.172, 43.478%; route: 1.291, 47.912%; tC2Q: 0.232, 8.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>abf1/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>isread_aud:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][A]</td>
<td>abf1/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C37[0][A]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C35[0][B]</td>
<td>abf1/fifo_inst/n88_s0/I0</td>
</tr>
<tr>
<td>4.039</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C35[0][B]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n88_s0/COUT</td>
</tr>
<tr>
<td>4.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C35[1][A]</td>
<td>abf1/fifo_inst/n89_s0/CIN</td>
</tr>
<tr>
<td>4.075</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C35[1][A]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n89_s0/COUT</td>
</tr>
<tr>
<td>4.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C35[1][B]</td>
<td>abf1/fifo_inst/n90_s0/CIN</td>
</tr>
<tr>
<td>4.110</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C35[1][B]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n90_s0/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C35[2][A]</td>
<td>abf1/fifo_inst/n91_s0/CIN</td>
</tr>
<tr>
<td>4.145</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C35[2][A]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/n91_s0/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C35[3][A]</td>
<td>abf1/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C35[3][A]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.538</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C34[0][A]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>isread_aud</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R44C35[2][B]</td>
<td>ad1/req_r_s0/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[0][A]</td>
<td>abf1/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>11.166</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>11.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C34[0][A]</td>
<td>abf1/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.642</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.172, 43.478%; route: 1.291, 47.912%; tC2Q: 0.232, 8.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/ridx_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/ridx_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td>sd_card/sd_rw/ridx_6_s1/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C52[0][A]</td>
<td>sd_card/sd_rw/ridx_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/sddat_stat_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[0][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/sddat_stat_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C52[0][A]</td>
<td>sd_card/sd_rw/sddat_stat_1_s1/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C52[0][A]</td>
<td>sd_card/sd_rw/sddat_stat_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/sddat_stat_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/sddat_stat_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>sd_card/sd_rw/sddat_stat_2_s1/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>sd_card/sd_rw/sddat_stat_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/outaddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[1][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/outaddr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[1][A]</td>
<td>sd_card/sd_rw/outaddr_0_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C52[1][A]</td>
<td>sd_card/sd_rw/outaddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/outaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[0][B]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/outaddr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][B]</td>
<td>sd_card/sd_rw/outaddr_1_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C52[0][B]</td>
<td>sd_card/sd_rw/outaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/outaddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[2][B]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/outaddr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[2][B]</td>
<td>sd_card/sd_rw/outaddr_5_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C52[2][B]</td>
<td>sd_card/sd_rw/outaddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/outaddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/outaddr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>sd_card/sd_rw/outaddr_6_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>sd_card/sd_rw/outaddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/card_type_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[0][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/card_type_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C52[0][A]</td>
<td>sd_card/sd_rw/card_type_0_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C52[0][A]</td>
<td>sd_card/sd_rw/card_type_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/card_type_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>5.066</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[0][B]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/card_type_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C52[0][B]</td>
<td>sd_card/sd_rw/card_type_1_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C52[0][B]</td>
<td>sd_card/sd_rw/card_type_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 9.673%; route: 3.232, 84.278%; tC2Q: 0.232, 6.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>4.829</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[1][B]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][B]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C52[1][B]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.310%; route: 2.995, 83.242%; tC2Q: 0.232, 6.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>4.829</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[2][B]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[2][B]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C52[2][B]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.310%; route: 2.995, 83.242%; tC2Q: 0.232, 6.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/req_arg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>2.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>4.829</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[1][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/u_sdcmd_ctrl/req_arg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>11.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[1][A]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/req_arg_3_s0/CLK</td>
</tr>
<tr>
<td>11.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C52[1][A]</td>
<td>sd_card/sd_rw/u_sdcmd_ctrl/req_arg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.310%; route: 2.995, 83.242%; tC2Q: 0.232, 6.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>abf1/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>isread_aud:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>isread_aud</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R44C35[2][B]</td>
<td>ad1/req_r_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>abf1/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][B]</td>
<td>abf1/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>1.433</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C35[2][B]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[1][A]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[1][A]</td>
<td>abf1/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/Full_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C35[1][A]</td>
<td>abf1/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.879%; route: 0.257, 37.000%; tC2Q: 0.202, 29.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>abf1/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>abf1/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>isread_aud:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>isread_aud</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R44C35[2][B]</td>
<td>ad1/req_r_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>abf1/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][B]</td>
<td>abf1/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>1.433</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C35[2][B]</td>
<td style=" background: #97FFFF;">abf1/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[1][B]</td>
<td style=" font-weight:bold;">abf1/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[1][B]</td>
<td>abf1/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>abf1/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C35[1][B]</td>
<td>abf1/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.879%; route: 0.257, 37.000%; tC2Q: 0.202, 29.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_reset_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/r1/powerup_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>sctl1/system_reset_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">sctl1/system_reset_0_s0/Q</td>
</tr>
<tr>
<td>1.958</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" font-weight:bold;">ppu1/r1/powerup_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>ppu1/r1/powerup_0_s2/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu1/r1/powerup_0_s2</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>ppu1/r1/powerup_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.187%; tC2Q: 0.202, 18.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_reset_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/r1/powerup_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>sctl1/system_reset_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">sctl1/system_reset_0_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>1.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td style=" font-weight:bold;">ppu1/r1/powerup_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>ppu1/r1/powerup_4_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu1/r1/powerup_4_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C16[1][B]</td>
<td>ppu1/r1/powerup_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.012, 83.360%; tC2Q: 0.202, 16.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_reset_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/r1/powerup_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>sctl1/system_reset_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">sctl1/system_reset_0_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>1.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" font-weight:bold;">ppu1/r1/powerup_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>ppu1/r1/powerup_1_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu1/r1/powerup_1_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>ppu1/r1/powerup_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.012, 83.360%; tC2Q: 0.202, 16.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_reset_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/r1/powerup_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>sctl1/system_reset_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">sctl1/system_reset_0_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>1.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td style=" font-weight:bold;">ppu1/r1/powerup_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][B]</td>
<td>ppu1/r1/powerup_2_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu1/r1/powerup_2_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C16[0][B]</td>
<td>ppu1/r1/powerup_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.012, 83.360%; tC2Q: 0.202, 16.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>sctl1/system_reset_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/r1/powerup_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>sctl1/system_reset_0_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">sctl1/system_reset_0_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>1.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" font-weight:bold;">ppu1/r1/powerup_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td>ppu1/r1/powerup_3_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu1/r1/powerup_3_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C16[1][A]</td>
<td>ppu1/r1/powerup_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.012, 83.360%; tC2Q: 0.202, 16.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card/sd_rw/sdcmd_stat_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdd/read_sd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fdd/sd_rd:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[0][A]</td>
<td>sd_card/sd_rw/sdcmd_stat_1_s1/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R39C43[0][A]</td>
<td style=" font-weight:bold;">sd_card/sd_rw/sdcmd_stat_1_s1/Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td>sd_card/n632_s4/I1</td>
</tr>
<tr>
<td>1.547</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sd_card/n632_s4/F</td>
</tr>
<tr>
<td>1.974</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>fdd/is_clean_s1/I1</td>
</tr>
<tr>
<td>2.209</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" background: #97FFFF;">fdd/is_clean_s1/F</td>
</tr>
<tr>
<td>2.336</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[1][A]</td>
<td style=" font-weight:bold;">fdd/read_sd_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fdd/sd_rd</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td>fdd/sd_rd_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[1][A]</td>
<td>fdd/read_sd_s0/CLK</td>
</tr>
<tr>
<td>2.077</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fdd/read_sd_s0</td>
</tr>
<tr>
<td>2.088</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[1][A]</td>
<td>fdd/read_sd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 37.544%; route: 0.705, 48.541%; tC2Q: 0.202, 13.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[1][A]</td>
<td style=" font-weight:bold;">ad1/idata_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[1][A]</td>
<td>ad1/idata_r_15_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_15_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C40[1][A]</td>
<td>ad1/idata_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.134%; route: 1.020, 69.997%; tC2Q: 0.202, 13.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/req_r1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td style=" font-weight:bold;">ad1/req_r1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>ad1/req_r1_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/req_r1_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>ad1/req_r1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.134%; route: 1.020, 69.997%; tC2Q: 0.202, 13.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>124.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/cpu/iocmd_st_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/cpu/iocmd_st_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.658</td>
<td>119.658</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.658</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>122.804</td>
<td>3.146</td>
<td>tCL</td>
<td>FF</td>
<td>708</td>
<td>PLL_L[1]</td>
<td>pl1/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>124.317</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>cpu1/cpu/iocmd_st_3_s0/CLK</td>
</tr>
<tr>
<td>124.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">cpu1/cpu/iocmd_st_3_s0/Q</td>
</tr>
<tr>
<td>124.768</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">cpu1/cpu/iocmd_st_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.658</td>
<td>119.658</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.658</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>122.804</td>
<td>3.146</td>
<td>tCL</td>
<td>FF</td>
<td>708</td>
<td>PLL_L[1]</td>
<td>pl1/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>124.317</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>cpu1/cpu/iocmd_st_4_s0/CLK</td>
</tr>
<tr>
<td>124.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>cpu1/cpu/iocmd_st_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu1/ppu/iocmd_st_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu1/ppu/iocmd_st_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C7[1][A]</td>
<td>ppu1/ppu/iocmd_st_3_s0/CLK</td>
</tr>
<tr>
<td>7.173</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R41C7[1][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/iocmd_st_3_s0/Q</td>
</tr>
<tr>
<td>7.433</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[0][A]</td>
<td style=" font-weight:bold;">ppu1/ppu/iocmd_st_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[0][A]</td>
<td>ppu1/ppu/iocmd_st_4_s0/CLK</td>
</tr>
<tr>
<td>6.982</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C5[0][A]</td>
<td>ppu1/ppu/iocmd_st_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[0][A]</td>
<td style=" font-weight:bold;">ad1/idata_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[0][A]</td>
<td>ad1/idata_r_9_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_9_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[0][A]</td>
<td>ad1/idata_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.707%; route: 1.277, 74.511%; tC2Q: 0.202, 11.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[0][B]</td>
<td style=" font-weight:bold;">ad1/idata_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[0][B]</td>
<td>ad1/idata_r_10_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_10_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[0][B]</td>
<td>ad1/idata_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.707%; route: 1.277, 74.511%; tC2Q: 0.202, 11.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[1][A]</td>
<td style=" font-weight:bold;">ad1/idata_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[1][A]</td>
<td>ad1/idata_r_11_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_11_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[1][A]</td>
<td>ad1/idata_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.707%; route: 1.277, 74.511%; tC2Q: 0.202, 11.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[1][B]</td>
<td style=" font-weight:bold;">ad1/idata_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[1][B]</td>
<td>ad1/idata_r_12_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_12_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[1][B]</td>
<td>ad1/idata_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.707%; route: 1.277, 74.511%; tC2Q: 0.202, 11.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][A]</td>
<td style=" font-weight:bold;">ad1/idata_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][A]</td>
<td>ad1/idata_r_13_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_13_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[2][A]</td>
<td>ad1/idata_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.707%; route: 1.277, 74.511%; tC2Q: 0.202, 11.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td style=" font-weight:bold;">ad1/idata_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td>ad1/idata_r_14_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_14_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C39[2][B]</td>
<td>ad1/idata_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.707%; route: 1.277, 74.511%; tC2Q: 0.202, 11.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.602</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[0][B]</td>
<td style=" font-weight:bold;">ad1/idata_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[0][B]</td>
<td>ad1/idata_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_4_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[0][B]</td>
<td>ad1/idata_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.683%; route: 1.280, 74.555%; tC2Q: 0.202, 11.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.602</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[1][A]</td>
<td style=" font-weight:bold;">ad1/idata_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[1][A]</td>
<td>ad1/idata_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_5_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[1][A]</td>
<td>ad1/idata_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.683%; route: 1.280, 74.555%; tC2Q: 0.202, 11.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.602</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[1][B]</td>
<td style=" font-weight:bold;">ad1/idata_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[1][B]</td>
<td>ad1/idata_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_6_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[1][B]</td>
<td>ad1/idata_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.683%; route: 1.280, 74.555%; tC2Q: 0.202, 11.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.602</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][A]</td>
<td style=" font-weight:bold;">ad1/idata_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][A]</td>
<td>ad1/idata_r_7_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_7_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[2][A]</td>
<td>ad1/idata_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.683%; route: 1.280, 74.555%; tC2Q: 0.202, 11.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.602</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td style=" font-weight:bold;">ad1/idata_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td>ad1/idata_r_8_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_8_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[2][B]</td>
<td>ad1/idata_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.683%; route: 1.280, 74.555%; tC2Q: 0.202, 11.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/b_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.717</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[0][A]</td>
<td style=" font-weight:bold;">ad1/b_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[0][A]</td>
<td>ad1/b_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/b_cnt_0_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C36[0][A]</td>
<td>ad1/b_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.824%; route: 1.396, 76.153%; tC2Q: 0.202, 11.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_rst_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad1/idata_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_12:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>902</td>
<td>R15C24[0][A]</td>
<td>ram1/horz_0_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>count_rst_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">count_rst_23_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>leds_d_0_s0/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>416</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">leds_d_0_s0/F</td>
</tr>
<tr>
<td>2.719</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td style=" font-weight:bold;">ad1/idata_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_12</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1393</td>
<td>R21C23[1][A]</td>
<td>ram1/horz_3_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>ad1/idata_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ad1/idata_r_0_s0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>ad1/idata_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.810%; route: 1.397, 76.178%; tC2Q: 0.202, 11.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_io_dout_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_io_dout_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_io_dout_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_sr_in_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_sr_in_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_sr_in_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_data_in_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_data_in_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_data_in_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_data_in_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_data_in_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_data_in_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_sr_in_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_sr_in_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_sr_in_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_data_in_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_data_in_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_data_in_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_data_in_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_data_in_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_data_in_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spi_io_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>msp1/spi_sr_in_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>msp1/spi_sr_in_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spi_io_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_io_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>spi_io_clk_ibuf/O</td>
</tr>
<tr>
<td>13.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>msp1/spi_sr_in_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1393</td>
<td>clk_3_12</td>
<td>-5.302</td>
<td>3.131</td>
</tr>
<tr>
<td>902</td>
<td>clk_25</td>
<td>0.626</td>
<td>1.763</td>
</tr>
<tr>
<td>708</td>
<td>clk4</td>
<td>17.055</td>
<td>2.274</td>
</tr>
<tr>
<td>531</td>
<td>clk_50</td>
<td>8.200</td>
<td>2.274</td>
</tr>
<tr>
<td>416</td>
<td>leds_d_0_4</td>
<td>3.466</td>
<td>4.926</td>
</tr>
<tr>
<td>272</td>
<td>ppu_vm_init_o</td>
<td>-0.507</td>
<td>4.363</td>
</tr>
<tr>
<td>164</td>
<td>plm[12]</td>
<td>-2.755</td>
<td>2.294</td>
</tr>
<tr>
<td>164</td>
<td>plm[12]</td>
<td>226.055</td>
<td>1.831</td>
</tr>
<tr>
<td>118</td>
<td>busy_Z</td>
<td>4.482</td>
<td>1.574</td>
</tr>
<tr>
<td>97</td>
<td>ppu_dqm_new_2_19</td>
<td>13.941</td>
<td>1.507</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C42</td>
<td>90.28%</td>
</tr>
<tr>
<td>R32C31</td>
<td>90.28%</td>
</tr>
<tr>
<td>R33C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C12</td>
<td>88.89%</td>
</tr>
<tr>
<td>R44C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C43</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C42</td>
<td>86.11%</td>
</tr>
<tr>
<td>R7C11</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
