{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575567586075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575567586083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 12:39:45 2019 " "Processing started: Thu Dec 05 12:39:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575567586083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567586083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567586083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575567586844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575567586844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "derial.v 1 1 " "Found 1 design units, including 1 entities, in source file derial.v" { { "Info" "ISGN_ENTITY_NAME" "1 derial " "Found entity 1: derial" {  } { { "derial.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/derial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trie_5bit.v(7) " "Verilog HDL warning at trie_5bit.v(7): extended using \"x\" or \"z\"" {  } { { "trie_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie_5bit.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575567595296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file trie_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie_5bit " "Found entity 1: trie_5bit" {  } { { "trie_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595298 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trie_3bit.v(7) " "Verilog HDL warning at trie_3bit.v(7): extended using \"x\" or \"z\"" {  } { { "trie_3bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie_3bit.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575567595303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file trie_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie_3bit " "Found entity 1: trie_3bit" {  } { { "trie_3bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file trie_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie_1bit " "Found entity 1: trie_1bit" {  } { { "trie_1bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595311 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trie.v(7) " "Verilog HDL warning at trie.v(7): extended using \"x\" or \"z\"" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575567595315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie.v 1 1 " "Found 1 design units, including 1 entities, in source file trie.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie " "Found entity 1: trie" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Found entity 1: tflipflop" {  } { { "tflipflop.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/tflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra16.v 1 1 " "Found 1 design units, including 1 entities, in source file sra16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra16 " "Found entity 1: sra16" {  } { { "sra16.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra8.v 1 1 " "Found 1 design units, including 1 entities, in source file sra8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra8 " "Found entity 1: sra8" {  } { { "sra8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra4.v 1 1 " "Found 1 design units, including 1 entities, in source file sra4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra4 " "Found entity 1: sra4" {  } { { "sra4.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra2.v 1 1 " "Found 1 design units, including 1 entities, in source file sra2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra2 " "Found entity 1: sra2" {  } { { "sra2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra1.v 1 1 " "Found 1 design units, including 1 entities, in source file sra1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra1 " "Found entity 1: sra1" {  } { { "sra1.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll16.v 1 1 " "Found 1 design units, including 1 entities, in source file sll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll16 " "Found entity 1: sll16" {  } { { "sll16.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll8.v 1 1 " "Found 1 design units, including 1 entities, in source file sll8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll8 " "Found entity 1: sll8" {  } { { "sll8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll4.v 1 1 " "Found 1 design units, including 1 entities, in source file sll4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll4 " "Found entity 1: sll4" {  } { { "sll4.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll2.v 1 1 " "Found 1 design units, including 1 entities, in source file sll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2 " "Found entity 1: sll2" {  } { { "sll2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll1.v 1 1 " "Found 1 design units, including 1 entities, in source file sll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll1 " "Found entity 1: sll1" {  } { { "sll1.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test " "Found entity 1: skeleton_test" {  } { { "skeleton_test.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton_test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sex_17_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sex_17_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sex_17_32 " "Found entity 1: sex_17_32" {  } { { "sex_17_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sex_17_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sex_5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sex_5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sex_5_32 " "Found entity 1: sex_5_32" {  } { { "sex_5_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sex_5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "register_3bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/register_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_xm.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_XM " "Found entity 1: reg_XM" {  } { { "reg_XM.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/reg_XM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pw.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_pw.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_PW " "Found entity 1: reg_PW" {  } { { "reg_PW.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/reg_PW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MW " "Found entity 1: reg_MW" {  } { { "reg_MW.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/reg_MW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_FD " "Found entity 1: reg_FD" {  } { { "reg_FD.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/reg_FD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_dx.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_DX " "Found entity 1: reg_DX" {  } { { "reg_DX.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/reg_DX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_valid_for_bypass_back.v 1 1 " "Found 1 design units, including 1 entities, in source file op_valid_for_bypass_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_valid_for_bypass_back " "Found entity 1: op_valid_for_bypass_back" {  } { { "op_valid_for_bypass_back.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/op_valid_for_bypass_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neq_zero_32.v 1 1 " "Found 1 design units, including 1 entities, in source file neq_zero_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 neq_zero_32 " "Found entity 1: neq_zero_32" {  } { { "neq_zero_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/neq_zero_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5bit " "Found entity 1: mux_2_5bit" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_3bit " "Found entity 1: mux_2_3bit" {  } { { "mux_2_3bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1bit " "Found entity 1: mux_2_1bit" {  } { { "mux_2_1bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier.v(35) " "Verilog HDL information at multiplier.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multiplier.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575567595578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multdiv_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exceptions_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exceptions_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exceptions_tb " "Found entity 1: exceptions_tb" {  } { { "exceptions_tb.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/exceptions_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_md.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_md.v" { { "Info" "ISGN_ENTITY_NAME" "1 exception_md " "Found entity 1: exception_md" {  } { { "exception_md.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/exception_md.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 exception_alu " "Found entity 1: exception_alu" {  } { { "exception_alu.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/exception_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflippymcflopface.v 1 1 " "Found 1 design units, including 1 entities, in source file dflippymcflopface.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflippymcflopface " "Found entity 1: dflippymcflopface" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_w.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_W " "Found entity 1: controls_W" {  } { { "controls_W.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_p.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_P " "Found entity 1: controls_P" {  } { { "controls_P.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_m.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_M " "Found entity 1: controls_M" {  } { { "controls_M.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_e.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_E " "Found entity 1: controls_E" {  } { { "controls_E.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_E.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_d.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_D " "Found entity 1: controls_D" {  } { { "controls_D.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_bypassing.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_bypassing.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_bypassing " "Found entity 1: controls_bypassing" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_32.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_32 " "Found entity 1: comp_32" {  } { { "comp_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/comp_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_2_5bit " "Found entity 1: comp_2_5bit" {  } { { "comp_2_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/comp_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_2.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_2 " "Found entity 1: comp_2" {  } { { "comp_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/comp_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypassing_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypassing_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypassing_tb " "Found entity 1: bypassing_tb" {  } { { "bypassing_tb.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/bypassing_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branches_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branches_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branches_tb " "Found entity 1: branches_tb" {  } { { "branches_tb.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/branches_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_add_8.v 1 1 " "Found 1 design units, including 1 entities, in source file block_add_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_add_8 " "Found entity 1: block_add_8" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_tb " "Found entity 1: basic_tb" {  } { { "basic_tb.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/basic_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1.v 1 1 " "Found 1 design units, including 1 entities, in source file add_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "add_1.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/add_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit_writer " "Found entity 1: digit_writer" {  } { { "digit_writer.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/digit_writer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_7segment_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file move_7segment_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_7segment_writer " "Found entity 1: move_7segment_writer" {  } { { "move_7segment_writer.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/move_7segment_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_special.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_special.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_special " "Found entity 1: regfile_special" {  } { { "regfile_special.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/regfile_special.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567595811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567595811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575567595943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567595949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file checkers.mif " "Parameter \"init_file\" = \"checkers.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596043 ""}  } { { "imem.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575567596043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2b1 " "Found entity 1: altsyncram_h2b1" {  } { { "db/altsyncram_h2b1.tdf" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/db/altsyncram_h2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567596102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567596102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2b1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_h2b1:auto_generated " "Elaborating entity \"altsyncram_h2b1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_h2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file david_test.mif " "Parameter \"init_file\" = \"david_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567596202 ""}  } { { "dmem.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575567596202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qoi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qoi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qoi1 " "Found entity 1: altsyncram_qoi1" {  } { { "db/altsyncram_qoi1.tdf" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/db/altsyncram_qoi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567596263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567596263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qoi1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_qoi1:auto_generated " "Elaborating entity \"altsyncram_qoi1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_qoi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_special regfile_special:my_regfile " "Elaborating entity \"regfile_special\" for hierarchy \"regfile_special:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r1_outraw regfile_special.v(17) " "Output port \"r1_outraw\" at regfile_special.v(17) has no driver" {  } { { "regfile_special.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/regfile_special.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575567596362 "|skeleton|regfile_special:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile_special:my_regfile\|decoder:decode_writeReg " "Elaborating entity \"decoder\" for hierarchy \"regfile_special:my_regfile\|decoder:decode_writeReg\"" {  } { { "regfile_special.v" "decode_writeReg" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/regfile_special.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile_special:my_regfile\|register:r0 " "Elaborating entity \"register\" for hierarchy \"regfile_special:my_regfile\|register:r0\"" {  } { { "regfile_special.v" "r0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/regfile_special.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflippymcflopface regfile_special:my_regfile\|register:r0\|dflippymcflopface:dffe0 " "Elaborating entity \"dflippymcflopface\" for hierarchy \"regfile_special:my_regfile\|register:r0\|dflippymcflopface:dffe0\"" {  } { { "register.v" "dffe0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/register.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567596375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trie regfile_special:my_regfile\|trie:trie_a0 " "Elaborating entity \"trie\" for hierarchy \"regfile_special:my_regfile\|trie:trie_a0\"" {  } { { "regfile_special.v" "trie_a0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/regfile_special.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567599314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567599351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_FD processor:my_processor\|reg_FD:pipe_reg_fd " "Elaborating entity \"reg_FD\" for hierarchy \"processor:my_processor\|reg_FD:pipe_reg_fd\"" {  } { { "processor.v" "pipe_reg_fd" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567599359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_DX processor:my_processor\|reg_DX:pipe_reg_dx " "Elaborating entity \"reg_DX\" for hierarchy \"processor:my_processor\|reg_DX:pipe_reg_dx\"" {  } { { "processor.v" "pipe_reg_dx" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567599538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_XM processor:my_processor\|reg_XM:pipe_reg_xm " "Elaborating entity \"reg_XM\" for hierarchy \"processor:my_processor\|reg_XM:pipe_reg_xm\"" {  } { { "processor.v" "pipe_reg_xm" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567599885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 processor:my_processor\|reg_XM:pipe_reg_xm\|mux_2:m0 " "Elaborating entity \"mux_2\" for hierarchy \"processor:my_processor\|reg_XM:pipe_reg_xm\|mux_2:m0\"" {  } { { "reg_XM.v" "m0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/reg_XM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567599891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_3bit processor:my_processor\|reg_XM:pipe_reg_xm\|register_3bit:reg_E " "Elaborating entity \"register_3bit\" for hierarchy \"processor:my_processor\|reg_XM:pipe_reg_xm\|register_3bit:reg_E\"" {  } { { "reg_XM.v" "reg_E" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/reg_XM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MW processor:my_processor\|reg_MW:pipe_reg_mw " "Elaborating entity \"reg_MW\" for hierarchy \"processor:my_processor\|reg_MW:pipe_reg_mw\"" {  } { { "processor.v" "pipe_reg_mw" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_PW processor:my_processor\|reg_PW:pipe_reg_pw " "Elaborating entity \"reg_PW\" for hierarchy \"processor:my_processor\|reg_PW:pipe_reg_pw\"" {  } { { "processor.v" "pipe_reg_pw" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_D processor:my_processor\|controls_D:ctrls_D " "Elaborating entity \"controls_D\" for hierarchy \"processor:my_processor\|controls_D:ctrls_D\"" {  } { { "processor.v" "ctrls_D" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_E processor:my_processor\|controls_E:ctrls_E " "Elaborating entity \"controls_E\" for hierarchy \"processor:my_processor\|controls_E:ctrls_E\"" {  } { { "processor.v" "ctrls_E" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_M processor:my_processor\|controls_M:ctrls_M " "Elaborating entity \"controls_M\" for hierarchy \"processor:my_processor\|controls_M:ctrls_M\"" {  } { { "processor.v" "ctrls_M" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_W processor:my_processor\|controls_W:ctrls_W " "Elaborating entity \"controls_W\" for hierarchy \"processor:my_processor\|controls_W:ctrls_W\"" {  } { { "processor.v" "ctrls_W" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_bypassing processor:my_processor\|controls_bypassing:ctrls_bypassing " "Elaborating entity \"controls_bypassing\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\"" {  } { { "processor.v" "ctrls_bypassing" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fd_rd controls_bypassing.v(11) " "Verilog HDL or VHDL warning at controls_bypassing.v(11): object \"fd_rd\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567600878 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xm_rs controls_bypassing.v(13) " "Verilog HDL or VHDL warning at controls_bypassing.v(13): object \"xm_rs\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567600878 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xm_rt controls_bypassing.v(13) " "Verilog HDL or VHDL warning at controls_bypassing.v(13): object \"xm_rt\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567600878 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mw_rs controls_bypassing.v(14) " "Verilog HDL or VHDL warning at controls_bypassing.v(14): object \"mw_rs\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567600878 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mw_rt controls_bypassing.v(14) " "Verilog HDL or VHDL warning at controls_bypassing.v(14): object \"mw_rt\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567600879 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "no_bypass_rs controls_bypassing.v(64) " "Verilog HDL or VHDL warning at controls_bypassing.v(64): object \"no_bypass_rs\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567600879 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "no_bypass_rt controls_bypassing.v(65) " "Verilog HDL or VHDL warning at controls_bypassing.v(65): object \"no_bypass_rt\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567600879 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_2_5bit processor:my_processor\|controls_bypassing:ctrls_bypassing\|comp_2_5bit:comp_alu_is_jr " "Elaborating entity \"comp_2_5bit\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\|comp_2_5bit:comp_alu_is_jr\"" {  } { { "controls_bypassing.v" "comp_alu_is_jr" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_valid_for_bypass_back processor:my_processor\|controls_bypassing:ctrls_bypassing\|op_valid_for_bypass_back:valid_xm " "Elaborating entity \"op_valid_for_bypass_back\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\|op_valid_for_bypass_back:valid_xm\"" {  } { { "controls_bypassing.v" "valid_xm" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neq_zero_32 processor:my_processor\|controls_bypassing:ctrls_bypassing\|neq_zero_32:is_dx_A_out_zero " "Elaborating entity \"neq_zero_32\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\|neq_zero_32:is_dx_A_out_zero\"" {  } { { "controls_bypassing.v" "is_dx_A_out_zero" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_bypassing.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_P processor:my_processor\|controls_P:ctrls_P " "Elaborating entity \"controls_P\" for hierarchy \"processor:my_processor\|controls_P:ctrls_P\"" {  } { { "processor.v" "ctrls_P" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflipflop processor:my_processor\|controls_P:ctrls_P\|tflipflop:tff1 " "Elaborating entity \"tflipflop\" for hierarchy \"processor:my_processor\|controls_P:ctrls_P\|tflipflop:tff1\"" {  } { { "controls_P.v" "tff1" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_P.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567600993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:my_processor\|adder:add_j1 " "Elaborating entity \"adder\" for hierarchy \"processor:my_processor\|adder:add_j1\"" {  } { { "processor.v" "add_j1" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 processor:my_processor\|adder:add_j1\|not_32:not0 " "Elaborating entity \"not_32\" for hierarchy \"processor:my_processor\|adder:add_j1\|not_32:not0\"" {  } { { "adder.v" "not0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/adder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_add_8 processor:my_processor\|adder:add_j1\|block_add_8:block_0 " "Elaborating entity \"block_add_8\" for hierarchy \"processor:my_processor\|adder:add_j1\|block_add_8:block_0\"" {  } { { "adder.v" "block_0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 processor:my_processor\|adder:add_j1\|block_add_8:block_0\|add_1:adder_7 " "Elaborating entity \"add_1\" for hierarchy \"processor:my_processor\|adder:add_j1\|block_add_8:block_0\|add_1:adder_7\"" {  } { { "block_add_8.v" "adder_7" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_5bit processor:my_processor\|mux_2_5bit:mux_regfile_s1 " "Elaborating entity \"mux_2_5bit\" for hierarchy \"processor:my_processor\|mux_2_5bit:mux_regfile_s1\"" {  } { { "processor.v" "mux_regfile_s1" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu_main\"" {  } { { "processor.v" "alu_main" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 processor:my_processor\|alu:alu_main\|and_32:and0 " "Elaborating entity \"and_32\" for hierarchy \"processor:my_processor\|alu:alu_main\|and_32:and0\"" {  } { { "alu.v" "and0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 processor:my_processor\|alu:alu_main\|or_32:or0 " "Elaborating entity \"or_32\" for hierarchy \"processor:my_processor\|alu:alu_main\|or_32:or0\"" {  } { { "alu.v" "or0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:my_processor\|alu:alu_main\|sll:sll0 " "Elaborating entity \"sll\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\"" {  } { { "alu.v" "sll0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll16 processor:my_processor\|alu:alu_main\|sll:sll0\|sll16:s16 " "Elaborating entity \"sll16\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll16:s16\"" {  } { { "sll.v" "s16" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll8 processor:my_processor\|alu:alu_main\|sll:sll0\|sll8:s8 " "Elaborating entity \"sll8\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll8:s8\"" {  } { { "sll.v" "s8" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll4 processor:my_processor\|alu:alu_main\|sll:sll0\|sll4:s4 " "Elaborating entity \"sll4\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll4:s4\"" {  } { { "sll.v" "s4" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 processor:my_processor\|alu:alu_main\|sll:sll0\|sll2:s2 " "Elaborating entity \"sll2\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll2:s2\"" {  } { { "sll.v" "s2" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1 processor:my_processor\|alu:alu_main\|sll:sll0\|sll1:s1 " "Elaborating entity \"sll1\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll1:s1\"" {  } { { "sll.v" "s1" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:my_processor\|alu:alu_main\|sra:sra0 " "Elaborating entity \"sra\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\"" {  } { { "alu.v" "sra0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra16 processor:my_processor\|alu:alu_main\|sra:sra0\|sra16:s16 " "Elaborating entity \"sra16\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra16:s16\"" {  } { { "sra.v" "s16" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra8 processor:my_processor\|alu:alu_main\|sra:sra0\|sra8:s8 " "Elaborating entity \"sra8\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra8:s8\"" {  } { { "sra.v" "s8" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra4 processor:my_processor\|alu:alu_main\|sra:sra0\|sra4:s4 " "Elaborating entity \"sra4\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra4:s4\"" {  } { { "sra.v" "s4" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra2 processor:my_processor\|alu:alu_main\|sra:sra0\|sra2:s2 " "Elaborating entity \"sra2\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra2:s2\"" {  } { { "sra.v" "s2" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra1 processor:my_processor\|alu:alu_main\|sra:sra0\|sra1:s1 " "Elaborating entity \"sra1\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra1:s1\"" {  } { { "sra.v" "s1" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/sra.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 processor:my_processor\|alu:alu_main\|mux_8:mux_final " "Elaborating entity \"mux_8\" for hierarchy \"processor:my_processor\|alu:alu_main\|mux_8:mux_final\"" {  } { { "alu.v" "mux_final" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 processor:my_processor\|alu:alu_main\|mux_8:mux_final\|mux_4:mux_10 " "Elaborating entity \"mux_4\" for hierarchy \"processor:my_processor\|alu:alu_main\|mux_8:mux_final\|mux_4:mux_10\"" {  } { { "mux_8.v" "mux_10" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_8.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sex_17_32 processor:my_processor\|sex_17_32:sign_extender " "Elaborating entity \"sex_17_32\" for hierarchy \"processor:my_processor\|sex_17_32:sign_extender\"" {  } { { "processor.v" "sign_extender" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_alu processor:my_processor\|exception_alu:ex_alu " "Elaborating entity \"exception_alu\" for hierarchy \"processor:my_processor\|exception_alu:ex_alu\"" {  } { { "processor.v" "ex_alu" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trie_3bit processor:my_processor\|exception_alu:ex_alu\|trie_3bit:t_add " "Elaborating entity \"trie_3bit\" for hierarchy \"processor:my_processor\|exception_alu:ex_alu\|trie_3bit:t_add\"" {  } { { "exception_alu.v" "t_add" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/exception_alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_3bit processor:my_processor\|mux_2_3bit:mux_ex_choice " "Elaborating entity \"mux_2_3bit\" for hierarchy \"processor:my_processor\|mux_2_3bit:mux_ex_choice\"" {  } { { "processor.v" "mux_ex_choice" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|multdiv:md " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|multdiv:md\"" {  } { { "processor.v" "md" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier processor:my_processor\|multdiv:md\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"processor:my_processor\|multdiv:md\|multiplier:mult\"" {  } { { "multdiv.v" "mult" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multdiv.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601779 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplier.v(58) " "Verilog HDL Case Statement information at multiplier.v(58): all case item expressions in this case statement are onehot" {  } { { "multiplier.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multiplier.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575567601782 "|skeleton|processor:my_processor|multdiv:md|multiplier:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider processor:my_processor\|multdiv:md\|divider:div " "Elaborating entity \"divider\" for hierarchy \"processor:my_processor\|multdiv:md\|divider:div\"" {  } { { "multdiv.v" "div" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multdiv.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601785 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder divider.v(10) " "Verilog HDL or VHDL warning at divider.v(10): object \"remainder\" assigned a value but never read" {  } { { "divider.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/divider.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575567601787 "|skeleton|processor:my_processor|multdiv:md|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 divider.v(55) " "Verilog HDL assignment warning at divider.v(55): truncated value with size 64 to match size of target (32)" {  } { { "divider.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/divider.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575567601787 "|skeleton|processor:my_processor|multdiv:md|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(83) " "Verilog HDL assignment warning at divider.v(83): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/divider.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575567601787 "|skeleton|processor:my_processor|multdiv:md|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_md processor:my_processor\|exception_md:emd " "Elaborating entity \"exception_md\" for hierarchy \"processor:my_processor\|exception_md:emd\"" {  } { { "processor.v" "emd" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/processor.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_7segment_writer move_7segment_writer:reg_7segment " "Elaborating entity \"move_7segment_writer\" for hierarchy \"move_7segment_writer:reg_7segment\"" {  } { { "skeleton.v" "reg_7segment" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_writer move_7segment_writer:reg_7segment\|digit_writer:d0 " "Elaborating entity \"digit_writer\" for hierarchy \"move_7segment_writer:reg_7segment\|digit_writer:d0\"" {  } { { "move_7segment_writer.v" "d0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/move_7segment_writer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "derial derial:ddddd " "Elaborating entity \"derial\" for hierarchy \"derial:ddddd\"" {  } { { "skeleton.v" "ddddd" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567601822 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[31\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[31\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[30\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[30\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[29\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[29\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[28\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[28\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[27\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[27\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[26\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[26\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[25\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[25\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[24\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[24\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[23\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[23\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[22\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[22\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[21\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[21\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[20\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[20\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[19\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[19\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[18\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[18\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[17\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[17\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[16\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[16\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[15\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[15\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[14\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[14\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[13\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[13\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[12\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[12\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[11\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[11\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[10\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[10\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[9\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[9\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[8\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[8\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[7\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[7\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[6\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[6\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[5\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[5\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[4\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[4\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[3\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[3\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[2\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[2\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[1\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[1\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[0\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[0\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[31\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[31\]\" into a selector" {  } { { "adder.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/adder.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[30\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[30\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[29\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[29\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[28\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[28\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[27\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[27\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[26\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[26\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[25\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[25\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[24\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[24\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[23\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[23\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 24 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[22\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[22\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[21\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[21\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[20\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[20\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[19\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[19\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[18\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[18\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[17\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[17\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[16\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[16\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[15\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[15\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 24 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[14\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[14\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[13\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[13\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[12\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[12\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[11\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[11\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[10\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[10\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[9\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[9\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[8\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[8\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[7\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[7\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 24 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[6\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[6\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[5\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[5\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[4\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[4\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[3\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[3\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[2\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[2\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[1\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[1\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[0\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[0\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[31\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[31\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[30\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[30\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[29\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[29\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[28\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[28\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[27\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[27\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[26\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[26\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[25\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[25\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[24\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[24\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[23\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[23\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[22\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[22\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[21\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[21\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[20\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[20\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[19\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[19\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[18\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[18\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[17\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[17\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[16\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[16\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[15\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[15\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[14\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[14\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[13\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[13\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[12\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[12\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[11\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[11\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[10\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[10\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[9\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[9\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[8\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[8\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[7\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[7\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[6\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[6\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[5\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[5\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[4\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[4\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[3\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[3\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[2\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[2\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[1\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[1\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[0\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[0\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_md:emd\|exception\[2\]\" " "Converted tri-state node \"processor:my_processor\|exception_md:emd\|exception\[2\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_md:emd\|exception\[1\]\" " "Converted tri-state node \"processor:my_processor\|exception_md:emd\|exception\[1\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_md:emd\|exception\[0\]\" " "Converted tri-state node \"processor:my_processor\|exception_md:emd\|exception\[0\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_alu:ex_alu\|exception\[2\]\" " "Converted tri-state node \"processor:my_processor\|exception_alu:ex_alu\|exception\[2\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_alu:ex_alu\|exception\[1\]\" " "Converted tri-state node \"processor:my_processor\|exception_alu:ex_alu\|exception\[1\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_alu:ex_alu\|exception\[0\]\" " "Converted tri-state node \"processor:my_processor\|exception_alu:ex_alu\|exception\[0\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[31\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[31\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[30\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[30\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[29\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[29\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[28\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[28\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[27\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[27\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[26\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[26\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[25\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[25\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[24\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[24\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[23\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[23\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[22\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[22\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[21\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[21\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[20\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[20\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[19\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[19\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[18\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[18\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[17\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[17\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[16\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[16\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[15\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[15\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[14\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[14\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[13\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[13\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[12\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[12\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[11\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[11\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[10\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[10\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[9\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[9\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[8\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[8\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[7\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[7\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[6\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[6\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[5\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[5\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[4\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[4\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[3\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[3\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[2\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[2\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[1\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[1\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[0\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[0\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[31\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[31\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[30\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[30\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[29\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[29\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[28\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[28\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[27\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[27\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[26\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[26\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[25\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[25\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[24\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[24\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[23\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[23\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[22\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[22\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[21\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[21\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[20\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[20\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[19\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[19\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[18\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[18\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[17\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[17\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[16\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[16\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[15\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[15\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[14\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[14\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[13\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[13\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[12\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[12\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[11\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[11\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[10\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[10\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[9\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[9\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[8\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[8\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[7\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[7\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[6\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[6\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[5\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[5\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[4\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[4\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[3\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[3\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[2\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[2\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[1\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[1\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[0\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[0\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1575567602988 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1575567602988 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "processor:my_processor\|multdiv:md\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processor:my_processor\|multdiv:md\|multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multiplier.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575567605240 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575567605240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multiplier.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567605308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575567605308 ""}  } { { "multiplier.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/multiplier.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575567605308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575567605363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567605363 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575567605974 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "202 " "Ignored 202 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "202 " "Ignored 202 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1575567606011 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1575567606011 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[20\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[20\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[20\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[21\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[21\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[21\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[22\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[22\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[22\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[23\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[23\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[23\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[24\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[24\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[24\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[15\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[15\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[15\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[16\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[16\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[16\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[17\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[17\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[17\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[18\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[18\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[18\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[19\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[19\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[19\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[10\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[10\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[10\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[11\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[11\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[11\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[12\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[12\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[12\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[13\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[13\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[13\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[14\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[14\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[14\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[5\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[5\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[5\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[6\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[6\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[6\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[7\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[7\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[7\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[8\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[8\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[8\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[9\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[9\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[9\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex0\|out\[0\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex0\|out\[0\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[0\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex0\|out\[1\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex0\|out\[1\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[1\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex0\|out\[2\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex0\|out\[2\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[2\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[3\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[3\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[3\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[4\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[4\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[4\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[29\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[29\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[29\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[30\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[30\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[30\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[28\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[28\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[28\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[27\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[27\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[27\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[26\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[26\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[26\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[25\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[25\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[25\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[31\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[31\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[31\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[20\] processor:my_processor\|trie:t_pw0\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[20\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[20\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[21\] processor:my_processor\|trie:t_pw0\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[21\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[21\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[22\] processor:my_processor\|trie:t_pw0\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[22\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[22\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[23\] processor:my_processor\|trie:t_pw0\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[23\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[23\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[24\] processor:my_processor\|trie:t_pw0\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[24\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[24\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[15\] processor:my_processor\|trie:t_pw0\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[15\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[15\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[16\] processor:my_processor\|trie:t_pw0\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[16\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[16\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[17\] processor:my_processor\|trie:t_pw0\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[17\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[17\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[18\] processor:my_processor\|trie:t_pw0\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[18\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[18\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[19\] processor:my_processor\|trie:t_pw0\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[19\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[19\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[10\] processor:my_processor\|trie:t_pw0\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[10\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[10\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[11\] processor:my_processor\|trie:t_pw0\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[11\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[11\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[12\] processor:my_processor\|trie:t_pw0\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[12\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[12\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[13\] processor:my_processor\|trie:t_pw0\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[13\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[13\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[14\] processor:my_processor\|trie:t_pw0\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[14\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[14\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[5\] processor:my_processor\|trie:t_pw0\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[5\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[5\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[6\] processor:my_processor\|trie:t_pw0\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[6\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[6\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[7\] processor:my_processor\|trie:t_pw0\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[7\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[7\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[8\] processor:my_processor\|trie:t_pw0\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[8\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[8\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[9\] processor:my_processor\|trie:t_pw0\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[9\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[9\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[0\] processor:my_processor\|trie:t_pw0\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[0\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[0\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[1\] processor:my_processor\|trie:t_pw0\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[1\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[1\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[2\] processor:my_processor\|trie:t_pw0\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[2\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[2\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[3\] processor:my_processor\|trie:t_pw0\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[3\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[3\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[4\] processor:my_processor\|trie:t_pw0\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[4\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[4\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[29\] processor:my_processor\|trie:t_pw0\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[29\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[29\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[30\] processor:my_processor\|trie:t_pw0\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[30\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[30\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[28\] processor:my_processor\|trie:t_pw0\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[28\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[28\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[27\] processor:my_processor\|trie:t_pw0\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[27\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[27\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[26\] processor:my_processor\|trie:t_pw0\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[26\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[26\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[25\] processor:my_processor\|trie:t_pw0\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[25\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[25\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[31\] processor:my_processor\|trie:t_pw0\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[31\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[31\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1575567606032 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1575567606032 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[20\] processor:my_processor\|mux_2:mux_dm_in\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[20\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[20\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[21\] processor:my_processor\|mux_2:mux_dm_in\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[21\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[21\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[22\] processor:my_processor\|mux_2:mux_dm_in\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[22\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[22\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[23\] processor:my_processor\|mux_2:mux_dm_in\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[23\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[23\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[24\] processor:my_processor\|mux_2:mux_dm_in\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[24\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[24\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[15\] processor:my_processor\|mux_2:mux_dm_in\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[15\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[15\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[16\] processor:my_processor\|mux_2:mux_dm_in\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[16\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[16\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[17\] processor:my_processor\|mux_2:mux_dm_in\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[17\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[17\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[18\] processor:my_processor\|mux_2:mux_dm_in\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[18\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[18\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[19\] processor:my_processor\|mux_2:mux_dm_in\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[19\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[19\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[10\] processor:my_processor\|mux_2:mux_dm_in\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[10\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[10\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[11\] processor:my_processor\|mux_2:mux_dm_in\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[11\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[11\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[12\] processor:my_processor\|mux_2:mux_dm_in\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[12\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[12\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[13\] processor:my_processor\|mux_2:mux_dm_in\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[13\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[13\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[14\] processor:my_processor\|mux_2:mux_dm_in\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[14\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[14\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[5\] processor:my_processor\|mux_2:mux_dm_in\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[5\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[5\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[6\] processor:my_processor\|mux_2:mux_dm_in\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[6\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[6\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[7\] processor:my_processor\|mux_2:mux_dm_in\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[7\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[7\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[8\] processor:my_processor\|mux_2:mux_dm_in\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[8\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[8\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[9\] processor:my_processor\|mux_2:mux_dm_in\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[9\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[9\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[0\] processor:my_processor\|mux_2:mux_dm_in\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[0\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[0\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[1\] processor:my_processor\|mux_2:mux_dm_in\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[1\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[1\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[2\] processor:my_processor\|mux_2:mux_dm_in\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[2\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[2\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[3\] processor:my_processor\|mux_2:mux_dm_in\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[3\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[3\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[4\] processor:my_processor\|mux_2:mux_dm_in\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[4\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[4\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[29\] processor:my_processor\|mux_2:mux_dm_in\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[29\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[29\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[30\] processor:my_processor\|mux_2:mux_dm_in\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[30\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[30\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[28\] processor:my_processor\|mux_2:mux_dm_in\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[28\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[28\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[27\] processor:my_processor\|mux_2:mux_dm_in\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[27\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[27\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[26\] processor:my_processor\|mux_2:mux_dm_in\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[26\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[26\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[25\] processor:my_processor\|mux_2:mux_dm_in\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[25\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[25\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[31\] processor:my_processor\|mux_2:mux_dm_in\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[31\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[31\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575567606035 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1575567606035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575567608128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ssr18/Documents/robocheckers/fpga/processor/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/ssr18/Documents/robocheckers/fpga/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567611347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575567611849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575567611849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5027 " "Implemented 5027 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575567612171 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575567612171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4921 " "Implemented 4921 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575567612171 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575567612171 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1575567612171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575567612171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 278 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 278 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575567612223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 12:40:12 2019 " "Processing ended: Thu Dec 05 12:40:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575567612223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575567612223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575567612223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575567612223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575567613584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575567613592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 12:40:13 2019 " "Processing started: Thu Dec 05 12:40:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575567613592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575567613592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575567613593 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1575567613742 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1575567613743 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1575567613743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575567613860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575567613861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575567613892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575567613941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575567613941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575567614248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575567614255 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575567614514 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575567614514 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ssr18/Documents/robocheckers/fpga/processor/" { { 0 { 0 ""} 0 10385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575567614524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ssr18/Documents/robocheckers/fpga/processor/" { { 0 { 0 ""} 0 10387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575567614524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ssr18/Documents/robocheckers/fpga/processor/" { { 0 { 0 ""} 0 10389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575567614524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ssr18/Documents/robocheckers/fpga/processor/" { { 0 { 0 ""} 0 10391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575567614524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ssr18/Documents/robocheckers/fpga/processor/" { { 0 { 0 ""} 0 10393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575567614524 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575567614524 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575567614527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575567615051 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 34 " "No exact pin location assignment(s) for 2 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575567615729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575567616199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575567616199 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575567616244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575567616244 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575567616245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575567616587 ""}  } { { "skeleton.v" "" { Text "C:/Users/ssr18/Documents/robocheckers/fpga/processor/skeleton.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ssr18/Documents/robocheckers/fpga/processor/" { { 0 { 0 ""} 0 10379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575567616587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575567617054 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575567617061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575567617061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575567617069 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575567617079 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575567617090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575567617258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575567617264 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575567617264 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575567617289 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575567617289 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575567617289 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 29 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575567617290 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575567617290 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575567617290 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit_index\[0\] " "Node \"digit_index\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit_index\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit_index\[1\] " "Node \"digit_index\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit_index\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit_index\[2\] " "Node \"digit_index\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit_index\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit_index\[3\] " "Node \"digit_index\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit_index\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "digit_index\[4\] " "Node \"digit_index\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "digit_index\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_display\[0\] " "Node \"seven_seg_display\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_display\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_display\[1\] " "Node \"seven_seg_display\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_display\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_display\[2\] " "Node \"seven_seg_display\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_display\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_display\[3\] " "Node \"seven_seg_display\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_display\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_display\[4\] " "Node \"seven_seg_display\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_display\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_display\[5\] " "Node \"seven_seg_display\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_display\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_seg_display\[6\] " "Node \"seven_seg_display\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_seg_display\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575567617837 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1575567617837 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575567617838 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575567617845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575567620184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575567620989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575567621045 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575567631018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575567631018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575567631640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/Users/ssr18/Documents/robocheckers/fpga/processor/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 12 { 0 ""} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575567636398 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575567636398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575567644428 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575567644428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575567644433 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.19 " "Total time spent on timing analysis during the Fitter is 3.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575567644603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575567644634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575567645099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575567645101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575567645531 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575567646325 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575567647149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ssr18/Documents/robocheckers/fpga/processor/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/ssr18/Documents/robocheckers/fpga/processor/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575567647394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5781 " "Peak virtual memory: 5781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575567648332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 12:40:48 2019 " "Processing ended: Thu Dec 05 12:40:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575567648332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575567648332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575567648332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575567648332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575567649478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575567649487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 12:40:49 2019 " "Processing started: Thu Dec 05 12:40:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575567649487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575567649487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575567649487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575567649891 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575567652160 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575567652245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575567652550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 12:40:52 2019 " "Processing ended: Thu Dec 05 12:40:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575567652550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575567652550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575567652550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575567652550 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575567653216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575567653842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575567653851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 12:40:53 2019 " "Processing started: Thu Dec 05 12:40:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575567653851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567653851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567653851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1575567653998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567654598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567654598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567654649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567654649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655183 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575567655195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serial_clock_in serial_clock_in " "create_clock -period 1.000 -name serial_clock_in serial_clock_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575567655195 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655195 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655219 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1575567655220 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575567655243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575567655710 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.913 " "Worst-case setup slack is -16.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.913          -13455.812 clock  " "  -16.913          -13455.812 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.565            -297.048 serial_clock_in  " "   -6.565            -297.048 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clock  " "    0.304               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 serial_clock_in  " "    0.440               0.000 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2620.788 clock  " "   -3.000           -2620.788 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -100.660 serial_clock_in  " "   -3.000            -100.660 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567655747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567655747 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575567656030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575567656791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.356 " "Worst-case setup slack is -15.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.356          -12215.565 clock  " "  -15.356          -12215.565 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.826            -260.776 serial_clock_in  " "   -5.826            -260.776 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clock  " "    0.280               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 serial_clock_in  " "    0.387               0.000 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2616.564 clock  " "   -3.000           -2616.564 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -100.660 serial_clock_in  " "   -3.000            -100.660 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567656834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567656834 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575567657104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657239 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575567657265 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.895 " "Worst-case setup slack is -7.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.895           -5734.411 clock  " "   -7.895           -5734.411 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.681            -105.572 serial_clock_in  " "   -2.681            -105.572 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 clock  " "    0.134               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 serial_clock_in  " "    0.201               0.000 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2102.770 clock  " "   -3.000           -2102.770 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.115 serial_clock_in  " "   -3.000             -93.115 serial_clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575567657316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657316 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575567657940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 12:40:57 2019 " "Processing ended: Thu Dec 05 12:40:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575567657940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575567657940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575567657940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567657940 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 303 s " "Quartus Prime Full Compilation was successful. 0 errors, 303 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575567658646 ""}
