Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40020000-0x4002ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
INFO:EDK - Use Push_Buttons_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
Warning - external port LED_8Bits_GPIO_IO_pin width [1] does not match net axi_gpio_0_GPIO_IO width [32]
Make instance LED_8Bits port GPIO_IO external with net as port name
Instance LED_8Bits port GPIO_IO connector undefined, using LED_8Bits_GPIO_IO

********************************************************************************
At Local date and time: Sun Apr 26 18:12:28 2015
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Work/FPGA/Embedded_Design/Lab2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnec
   t_v1_02_a\data\axi_interconnect_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 183 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 322 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 352 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LED_8Bits	axi4lite_0
  (0x40020000-0x4002ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a
   \data\lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a
   \data\lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_0
   0_a\data\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnec
   t_v1_02_a\data\axi_interconnect_v2_1_0.mpd line 137 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 216 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_1
   0_a\data\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cnt
   lr_v3_00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0x40000000 -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cnt
   lr_v3_00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 93 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 113 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 23 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 31 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line
61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line
68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs
line 75 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs
line 93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line
100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 128 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line
185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:led_8bits - D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 23 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/axi4lite_0_wrapper/axi4lite_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 31 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_wrapper/microblaz
e_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_ilmb_wrapper/micr
oblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_dlmb_wrapper/micr
oblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Work\FPGA\Embedded_Design\Lab2\system.mhs line 113 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/clock_generator_0_wrapper/cloc
k_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 158.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile D:/FPGA/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory D:/Work/FPGA/Embedded_Design/Lab2/implementation 

Using Flow File: D:/Work/FPGA/Embedded_Design/Lab2/implementation/fpga.flw 
Using Option File(s): 
 D:/Work/FPGA/Embedded_Design/Lab2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
D:/Work/FPGA/Embedded_Design/Lab2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Work/FPGA/Embedded_Design/Lab2/implementation/system.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/dip_switches_8bits_wrapper.ngc
"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/push_buttons_4bits_wrapper.ngc
"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/proc_sys_reset_0_wrapper.ngc".
..
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/clock_generator_0_wrapper.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_ilmb_wrapper.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_dlmb_wrapper.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_i_bram_ctrl_wrapp
er.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_d_bram_ctrl_wrapp
er.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/led_8bits_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_bram_block_wrappe
r.ngc"...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_ilmb_wrapper.ncf"
to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_dlmb_wrapper.ncf"
to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab2/implementation/microblaze_0_wrapper.ncf" to
module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   14 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f51af9e0) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: LED_8Bits_TRI_O<31>
   	 Comp: LED_8Bits_TRI_O<30>
   	 Comp: LED_8Bits_TRI_O<29>
   	 Comp: LED_8Bits_TRI_O<28>
   	 Comp: LED_8Bits_TRI_O<27>
   	 Comp: LED_8Bits_TRI_O<26>
   	 Comp: LED_8Bits_TRI_O<25>
   	 Comp: LED_8Bits_TRI_O<24>
   	 Comp: LED_8Bits_TRI_O<23>
   	 Comp: LED_8Bits_TRI_O<22>
   	 Comp: LED_8Bits_TRI_O<21>
   	 Comp: LED_8Bits_TRI_O<20>
   	 Comp: LED_8Bits_TRI_O<19>
   	 Comp: LED_8Bits_TRI_O<18>
   	 Comp: LED_8Bits_TRI_O<17>
   	 Comp: LED_8Bits_TRI_O<16>
   	 Comp: LED_8Bits_TRI_O<15>
   	 Comp: LED_8Bits_TRI_O<14>
   	 Comp: LED_8Bits_TRI_O<13>
   	 Comp: LED_8Bits_TRI_O<12>
   	 Comp: LED_8Bits_TRI_O<11>
   	 Comp: LED_8Bits_TRI_O<10>
   	 Comp: LED_8Bits_TRI_O<9>
   	 Comp: LED_8Bits_TRI_O<8>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LED_8Bits_TRI_O<0>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<1>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<2>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<3>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<4>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<5>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<6>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<7>   IOSTANDARD = LVCMOS33
   	 Comp: LED_8Bits_TRI_O<8>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<9>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<10>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<11>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<12>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<13>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<14>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<15>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<16>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<17>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<18>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<19>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<20>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<21>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<22>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<23>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<24>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<25>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<26>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<27>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<28>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<29>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<30>   IOSTANDARD = LVCMOS25
   	 Comp: LED_8Bits_TRI_O<31>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 48 IOs, 24 are locked
   and 24 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:f51af9e0) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c437d350) REAL time: 21 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b91a12bf) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b91a12bf) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b91a12bf) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:d32d8e57) REAL time: 27 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ba4ca1c2) REAL time: 27 secs 

Phase 9.8  Global Placement
......................
..................................................................................
..................................................................................................................................
..............................................................................................
............................................................................
Phase 9.8  Global Placement (Checksum:95d9ea9d) REAL time: 48 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:95d9ea9d) REAL time: 49 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a1ac25c6) REAL time: 54 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a1ac25c6) REAL time: 54 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9a1e8e6) REAL time: 54 secs 

Total REAL time to Placer completion: 54 secs 
Total CPU  time to Placer completion: 47 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 2,130 out of  18,224   11
    Number used as Flip Flops:               2,123
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,290 out of   9,112   25
    Number used as logic:                    2,071 out of   9,112   22
      Number using O6 output only:           1,574
      Number using O5 output only:              48
      Number using O5 and O6:                  449
      Number used as ROM:                        0
    Number used as Memory:                     166 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           102
        Number using O6 output only:            29
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     49
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,001 out of   2,278   43
  Number of LUT Flip Flop pairs used:        2,870
    Number with an unused Flip Flop:         1,002 out of   2,870   34
    Number with an unused LUT:                 580 out of   2,870   20
    Number of fully used LUT-FF pairs:       1,288 out of   2,870   44
    Number of unique control sets:             154
    Number of slice register sites lost
      to control set restrictions:             551 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        48 out of     232   20
    Number of LOCed IOBs:                       24 out of      48   50
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.00

Peak Memory Usage:  446 MB
Total REAL time to MAP completion:  58 secs 
Total CPU time to MAP completion:   50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/FPGA/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
D:\FPGA\Xilinx\13.1\ISE_DS\ISE\;D:\FPGA\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,130 out of  18,224   11
    Number used as Flip Flops:               2,123
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,290 out of   9,112   25
    Number used as logic:                    2,071 out of   9,112   22
      Number using O6 output only:           1,574
      Number using O5 output only:              48
      Number using O5 and O6:                  449
      Number used as ROM:                        0
    Number used as Memory:                     166 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           102
        Number using O6 output only:            29
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     49
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,001 out of   2,278   43
  Number of LUT Flip Flop pairs used:        2,870
    Number with an unused Flip Flop:         1,002 out of   2,870   34
    Number with an unused LUT:                 580 out of   2,870   20
    Number of fully used LUT-FF pairs:       1,288 out of   2,870   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        48 out of     232   20
    Number of LOCed IOBs:                       24 out of      48   50
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 16736 unrouted;      REAL time: 8 secs 

Phase  2  : 13306 unrouted;      REAL time: 9 secs 

Phase  3  : 5591 unrouted;      REAL time: 18 secs 

Phase  4  : 5591 unrouted; (Setup:0, Hold:7, Component Switching Limit:0)     REAL time: 19 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7, Component Switching Limit:0)     REAL time: 26 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7, Component Switching Limit:0)     REAL time: 26 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 | BUFGMUX_X3Y13| No   |  580 |  0.064     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_50_0000MHzPLL0 |  BUFGMUX_X2Y3| No   |  286 |  0.547     |  1.394      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   59 |  0.062     |  0.909      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  3.492     |  4.393      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.639ns|     9.361ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.292ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outboun | SETUP       |    12.005ns|     7.995ns|       0|           0
  d = MAXDELAY FROM TIMEGRP         "axi4li | HOLD        |     0.091ns|            |       0|           0
  te_0_SI0_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    12.661ns|     7.339ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.251ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_intrans | SETUP       |    13.763ns|     6.237ns|       0|           0
   = MAXDELAY FROM TIMEGRP         "axi4lit | HOLD        |     0.110ns|            |       0|           0
  e_0_SI0_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outtran | SETUP       |    14.864ns|     5.136ns|       0|           0
  s = MAXDELAY FROM TIMEGRP         "axi4li | HOLD        |     0.209ns|            |       0|           0
  te_0_SI0_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_inbound | SETUP       |    15.221ns|     4.779ns|       0|           0
   = MAXDELAY FROM TIMEGRP         "axi4lit | HOLD        |     0.071ns|            |       0|           0
  e_0_SI0_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.755ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.605ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.731ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.723ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.361ns|            0|            0|            0|       260509|
| TS_clock_generator_0_clock_gen|     20.000ns|      7.339ns|          N/A|            0|            0|         8430|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.361ns|          N/A|            0|            0|       252079|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  404 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
D:\FPGA\Xilinx\13.1\ISE_DS\ISE\;D:\FPGA\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 262004 paths, 0 nets, and 13309 connections

Design statistics:
   Minimum period:   9.361ns (Maximum frequency: 106.826MHz)
   Maximum path delay from/to any node:   7.995ns


Analysis completed Sun Apr 26 18:17:35 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 9 secs 


xflow done!
touch __xps/system_routed
xilperl D:/FPGA/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/FPGA/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/FPGA/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
D:\FPGA\Xilinx\13.1\ISE_DS\ISE\;D:\FPGA\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Apr 26 18:17:44 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Apr 26 21:29:41 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\dat
   a\mdm_v2_1_0.mpd line 229 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in axi4lite_0's synthesis log file
Did not find timing summary in axi4lite_0's synthesis log file
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in microblaze_0_ilmb's synthesis log file
Did not find timing summary in microblaze_0_ilmb's synthesis log file
Did not find device sumary in microblaze_0_dlmb's synthesis log file
Did not find timing summary in microblaze_0_dlmb's synthesis log file
Did not find device sumary in microblaze_0_i_bram_ctrl's synthesis log file
Did not find timing summary in microblaze_0_i_bram_ctrl's synthesis log file
Did not find device sumary in microblaze_0_d_bram_ctrl's synthesis log file
Did not find timing summary in microblaze_0_d_bram_ctrl's synthesis log file
Did not find device sumary in microblaze_0_bram_block's synthesis log file
Did not find timing summary in microblaze_0_bram_block's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in debug_module's synthesis log file
Did not find timing summary in debug_module's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in DIP_Switches_8Bits's synthesis log file
Did not find timing summary in DIP_Switches_8Bits's synthesis log file
Did not find device sumary in Push_Buttons_4Bits's synthesis log file
Did not find timing summary in Push_Buttons_4Bits's synthesis log file
Did not find device sumary in LED_8Bits's synthesis log file
Did not find timing summary in LED_8Bits's synthesis log file
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing LED_8Bits.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sun Apr 26 21:30:07 2015
 xsdk.exe -hwspec D:\Work\FPGA\Embedded_Design\Lab2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Work\FPGA\Embedded_Design\Lab2\etc\system.filters
Done writing Tab View settings to:
	D:\Work\FPGA\Embedded_Design\Lab2\etc\system.gui
