<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Draft Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits</title>
  <title type="main" format="text/plain">IEEE Draft Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits</title>
  <uri type="src">https://ieeexplore.ieee.org/document/8830505</uri>
  <docidentifier type="IEEE">IEEE P1838_D2.0, August 2019</docidentifier>
  <docidentifier type="ISBN">978-1-5044-6122-1</docidentifier>
  <docnumber>P1838_D2.0, Aug 2019</docnumber>
  <date type="created">
    <on>2019</on>
  </date>
  <date type="published">
    <on>2019-09-10</on>
  </date>
  <date type="issued">
    <on>2019-11-07</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">IEEE Std 1838 is a die-centric standard; it applies to a die that is intended to be part of a multi-die stack. This standard defines die-level features that, when compliant dies are brought together in a stack, comprise a stack-level architecture that enables transportation of control and data signals for the test of (1) intra-die circuitry and (2) inter-die interconnects in both (a) pre-stacking and (b) post-stacking situations, the latter for both partial and complete stacks in both pre-packaging, post-packaging, and board-level situations. The primary focus of inter-die interconnect technology addressed by this standard is through-silicon vias (TSVs); however, this does not preclude its use with other interconnect technologies such as wire-bonding</abstract>
  <copyright>
    <from>2019</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>Integrated circuits</keyword>
  <keyword>Circuit testing</keyword>
  <keyword>Three-dimensional displays</keyword>
  <keyword>Silcon</keyword>
  <keyword>3D test access</keyword>
  <keyword>flexible parallel port</keyword>
  <keyword>FPP</keyword>
  <keyword>IEEE 1838</keyword>
  <keyword>multi-tower stack</keyword>
  <keyword>primary test access port</keyword>
  <keyword>scan</keyword>
  <keyword>secondary test access port</keyword>
  <keyword>test</keyword>
  <keyword>through-silicon via</keyword>
  <keyword>TSV</keyword>
</bibdata>