# Project 4 README

Student 1: Soham Kolhatkar 920599141
Student 2: Trisha Baadkar 921379085

## Project Status
This the current status of the project is that we have implemented and tested every circuit. Arbiter, Observer, tx and rx appear to match the output of the sample videos posted by Professor Nitta, we have gotten the exact same outputs as the test circuits output in the videos. We have now also implemented controller.

## Known Issues
The project fails to function properly in main, we don't get the same output as Professor Nitta does in his test video

## References
* [How does shift register work](http://www.cburch.com/logisim/docs/2.3.0/libs/mem/shiftreg.html)

## Generative AI Use
No AI was used in this project