{"vcs1":{"timestamp_begin":1703844667.632751445, "rt":1.58, "ut":1.05, "st":0.21}}
{"vcselab":{"timestamp_begin":1703844669.306150189, "rt":0.80, "ut":0.39, "st":0.11}}
{"link":{"timestamp_begin":1703844670.173598412, "rt":0.29, "ut":0.20, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703844667.193024747}
{"VCS_COMP_START_TIME": 1703844667.193024747}
{"VCS_COMP_END_TIME": 1703844672.656142938}
{"VCS_USER_OPTIONS": "-R -sverilog cavlc_top_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 345544}}
{"vcselab": {"peak_mem": 227152}}
