digraph "CFG for '_Z36convolution1d_constant_simple_kernelPiS_' function" {
	label="CFG for '_Z36convolution1d_constant_simple_kernelPiS_' function";

	Node0x63a98d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = sext i32 %11 to i64\l  %13 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %12\l  %14 = load i32, i32 addrspace(1)* %13, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %15 = sitofp i32 %14 to float\l  %16 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ36convolution1d_constant_simple_kernelPiS_E4N_ds, i32 0, i32 %10\l  store float %15, float addrspace(3)* %16, align 4, !tbaa !11\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %17 = add i32 %3, 1\l  %18 = mul i32 %17, %8\l  %19 = add i32 %11, -1\l  %20 = icmp ult i32 %19, 32\l  br i1 %20, label %21, label %40\l|{<s0>T|<s1>F}}"];
	Node0x63a98d0:s0 -> Node0x63ac3e0;
	Node0x63a98d0:s1 -> Node0x63ac470;
	Node0x63ac3e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%21:\l21:                                               \l  %22 = icmp sge i32 %19, %9\l  %23 = icmp slt i32 %19, %18\l  %24 = select i1 %22, i1 %23, i1 false\l  %25 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 0), align 1, !tbaa !13\l  br i1 %24, label %26, label %34\l|{<s0>T|<s1>F}}"];
	Node0x63ac3e0:s0 -> Node0x63aca20;
	Node0x63ac3e0:s1 -> Node0x63acab0;
	Node0x63aca20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%26:\l26:                                               \l  %27 = add nsw i32 %10, -1\l  %28 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ36convolution1d_constant_simple_kernelPiS_E4N_ds, i32 0, i32 %27\l  %29 = load float, float addrspace(3)* %28, align 4, !tbaa !11\l  %30 = sitofp i8 %25 to float\l  %31 = fmul contract float %29, %30\l  %32 = fadd contract float %31, 0.000000e+00\l  %33 = fptosi float %32 to i32\l  br label %40\l}"];
	Node0x63aca20 -> Node0x63ac470;
	Node0x63acab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%34:\l34:                                               \l  %35 = zext i32 %19 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %35\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %38 = sext i8 %25 to i32\l  %39 = mul nsw i32 %37, %38\l  br label %40\l}"];
	Node0x63acab0 -> Node0x63ac470;
	Node0x63ac470 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  %41 = phi i32 [ %33, %26 ], [ %39, %34 ], [ 0, %2 ]\l  %42 = icmp ult i32 %11, 32\l  br i1 %42, label %43, label %63\l|{<s0>T|<s1>F}}"];
	Node0x63ac470:s0 -> Node0x63aebe0;
	Node0x63ac470:s1 -> Node0x63aec30;
	Node0x63aebe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%43:\l43:                                               \l  %44 = icmp sge i32 %11, %9\l  %45 = icmp slt i32 %11, %18\l  %46 = select i1 %44, i1 %45, i1 false\l  br i1 %46, label %55, label %47\l|{<s0>T|<s1>F}}"];
	Node0x63aebe0:s0 -> Node0x63aef00;
	Node0x63aebe0:s1 -> Node0x63aef50;
	Node0x63aef50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%47:\l47:                                               \l  %48 = zext i32 %11 to i64\l  %49 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %48\l  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %51 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 1), align 1, !tbaa !13\l  %52 = sext i8 %51 to i32\l  %53 = mul nsw i32 %50, %52\l  %54 = add nsw i32 %53, %41\l  br label %63\l}"];
	Node0x63aef50 -> Node0x63aec30;
	Node0x63aef00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%55:\l55:                                               \l  %56 = load float, float addrspace(3)* %16, align 4, !tbaa !11\l  %57 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 1), align 1, !tbaa !13\l  %58 = sitofp i8 %57 to float\l  %59 = fmul contract float %56, %58\l  %60 = sitofp i32 %41 to float\l  %61 = fadd contract float %59, %60\l  %62 = fptosi float %61 to i32\l  br label %63\l}"];
	Node0x63aef00 -> Node0x63aec30;
	Node0x63aec30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  %64 = phi i32 [ %62, %55 ], [ %54, %47 ], [ %41, %40 ]\l  %65 = add i32 %11, 1\l  %66 = icmp ult i32 %65, 32\l  br i1 %66, label %67, label %88\l|{<s0>T|<s1>F}}"];
	Node0x63aec30:s0 -> Node0x63ae0e0;
	Node0x63aec30:s1 -> Node0x63ae130;
	Node0x63ae0e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%67:\l67:                                               \l  %68 = icmp sge i32 %65, %9\l  %69 = icmp slt i32 %65, %18\l  %70 = select i1 %68, i1 %69, i1 false\l  %71 = load i8, i8 addrspace(4)* getelementptr inbounds ([9 x i8], [9 x i8]\l... addrspace(4)* @Global_Mask, i64 0, i64 2), align 1, !tbaa !13\l  br i1 %70, label %79, label %72\l|{<s0>T|<s1>F}}"];
	Node0x63ae0e0:s0 -> Node0x63b0740;
	Node0x63ae0e0:s1 -> Node0x63b0790;
	Node0x63b0790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%72:\l72:                                               \l  %73 = zext i32 %65 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %73\l  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %76 = sext i8 %71 to i32\l  %77 = mul nsw i32 %75, %76\l  %78 = add nsw i32 %77, %64\l  br label %88\l}"];
	Node0x63b0790 -> Node0x63ae130;
	Node0x63b0740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%79:\l79:                                               \l  %80 = add nuw nsw i32 %10, 1\l  %81 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ36convolution1d_constant_simple_kernelPiS_E4N_ds, i32 0, i32 %80\l  %82 = load float, float addrspace(3)* %81, align 4, !tbaa !11\l  %83 = sitofp i8 %71 to float\l  %84 = fmul contract float %82, %83\l  %85 = sitofp i32 %64 to float\l  %86 = fadd contract float %84, %85\l  %87 = fptosi float %86 to i32\l  br label %88\l}"];
	Node0x63b0740 -> Node0x63ae130;
	Node0x63ae130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%88:\l88:                                               \l  %89 = phi i32 [ %87, %79 ], [ %78, %72 ], [ %64, %63 ]\l  %90 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %12\l  store i32 %89, i32 addrspace(1)* %90, align 4, !tbaa !7\l  ret void\l}"];
}
