% This table was generated by Xyce:
%   Xyce -doc M 3
%
\index{mosfet level 3!device model parameters}
\begin{DeviceParamTableGenerated}{MOSFET level 3 Device Model Parameters}{M_3_Device_Model_Params}
AF & Flicker noise exponent & -- & 1 \\ \hline
CBD & Zero-bias bulk-drain p-n capacitance & F & 0 \\ \hline
CBS & Zero-bias bulk-source p-n capacitance & F & 0 \\ \hline
CGBO & Gate-bulk overlap capacitance/channel length & F/m & 0 \\ \hline
CGDO & Gate-drain overlap capacitance/channel width & F/m & 0 \\ \hline
CGSO & Gate-source overlap capacitance/channel width & F/m & 0 \\ \hline
CJ & Bulk p-n zero-bias bottom capacitance/area & F/m$^{2}$ & 0 \\ \hline
CJSW & Bulk p-n zero-bias sidewall capacitance/area & F/m$^{2}$ & 0 \\ \hline
DELTA & Width effect on threshold & -- & 0 \\ \hline
ETA & Static feedback & -- & 0 \\ \hline
FC & Bulk p-n forward-bias capacitance coefficient & -- & 0.5 \\ \hline
GAMMA & Bulk threshold parameter & V$^{1/2}$ & 0 \\ \hline
IS & Bulk p-n saturation current & A & 1e-14 \\ \hline
JS & Bulk p-n saturation current density & A/m$^{2}$ & 0 \\ \hline
KAPPA & Saturation field factor & -- & 0.2 \\ \hline
KF & Flicker noise coefficient & -- & 0 \\ \hline
KP & Transconductance coefficient & A/V$^{2}$ & 2e-05 \\ \hline
L & Default channel length & m & 0.0001 \\ \hline
LD & Lateral diffusion length & m & 0 \\ \hline
MJ & Bulk p-n bottom grading coefficient & -- & 0.5 \\ \hline
MJSW & Bulk p-n sidewall grading coefficient & -- & 0.33 \\ \hline
NFS & Fast surface state density & cm$^{-2}$ & 0 \\ \hline
NSS & Surface state density & cm$^{-2}$ & 0 \\ \hline
NSUB & Substrate doping density & cm$^{-3}$ & 0 \\ \hline
PB & Bulk p-n bottom potential & V & 0.8 \\ \hline
PHI & Surface potential & V & 0.6 \\ \hline
RD & Drain ohmic resistance & $\mathsf{\Omega}$ & 0 \\ \hline
RS & Source ohmic resistance & $\mathsf{\Omega}$ & 0 \\ \hline
RSH & Drain,source diffusion sheet resistance & $\mathsf{\Omega}$ & 0 \\ \hline
TEMPMODEL & Specifies the type of parameter interpolation over temperature & -- & 'NONE' \\ \hline
THETA & Mobility modulation & V$^{-1}$ & 0 \\ \hline
TNOM & Nominal device temperature & $^\circ$C & 27 \\ \hline
TOX & Gate oxide thickness & m & 1e-07 \\ \hline
TPG & Gate material type (-1 = same as substrate,0 = aluminum,1 = opposite of substrate) & -- & 1 \\ \hline
U0 & Surface mobility (alias for UO) & 1/(Vcm$^{2}$s) & 600 \\ \hline
UO & Surface mobility & 1/(Vcm$^{2}$s) & 600 \\ \hline
VMAX & Maximum drift velocity & m/s & 0 \\ \hline
VT0 & Zero-bias threshold voltage (alias for VTO) & V & 0 \\ \hline
VTO & Zero-bias threshold voltage & V & 0 \\ \hline
W & Default channel width & m & 0.0001 \\ \hline
XJ & Metallurgical junction depth & m & 0 \\ \hline
\end{DeviceParamTableGenerated}
