{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533315962408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533315962408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 03 14:06:02 2018 " "Processing started: Fri Aug 03 14:06:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533315962408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533315962408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533315962408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533315962783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533315962876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533315962876 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGADemo.v(43) " "Verilog HDL Module Instantiation warning at VGADemo.v(43): ignored dangling comma in List of Port Connections" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533315962892 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGADemo.v(67) " "Verilog HDL information at VGADemo.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1533315962892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533315962892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533315962892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533315962907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533315962907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533315962923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533315962923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGADemo " "Elaborating entity \"VGADemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533315963001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 VGADemo.v(57) " "Verilog HDL assignment warning at VGADemo.v(57): truncated value with size 12 to match size of target (1)" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533315963001 "|VGADemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGADemo.v(71) " "Verilog HDL assignment warning at VGADemo.v(71): truncated value with size 32 to match size of target (12)" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533315963001 "|VGADemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGADemo.v(98) " "Verilog HDL assignment warning at VGADemo.v(98): truncated value with size 32 to match size of target (12)" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533315963001 "|VGADemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_ram controlador_ram:controlador_ram " "Elaborating entity \"controlador_ram\" for hierarchy \"controlador_ram:controlador_ram\"" {  } { { "VGADemo.v" "controlador_ram" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "altsyncram_component" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image.hex " "Parameter \"init_file\" = \"image.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963079 ""}  } { { "controlador_ram.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533315963079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjl1 " "Found entity 1: altsyncram_cjl1" {  } { { "db/altsyncram_cjl1.tdf" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/db/altsyncram_cjl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533315963157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533315963157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjl1 controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_cjl1:auto_generated " "Elaborating entity \"altsyncram_cjl1\" for hierarchy \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_cjl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963157 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "image.hex " "Byte addressed memory initialization file \"image.hex\" was read in the word-addressed format" {  } { { "Y:/MI-SD-Coprocessador-Imagem/VGA/image.hex" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/image.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1533315963188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_clock\"" {  } { { "VGADemo.v" "divisor_clock" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador divisor_clock.v(8) " "Verilog HDL or VHDL warning at divisor_clock.v(8): object \"contador\" assigned a value but never read" {  } { { "divisor_clock.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533315963219 "|VGADemo|divisor_clock:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "VGADemo.v" "hvsync" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533315963219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hsync_generator.v(18) " "Verilog HDL assignment warning at hsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hsync_generator.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533315963219 "|VGADemo|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hsync_generator.v(27) " "Verilog HDL assignment warning at hsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hsync_generator.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533315963219 "|VGADemo|hvsync_generator:hvsync"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1533315963890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1533315964093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1533315964249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file Y:/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533315964296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533315964483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533315964483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533315964577 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533315964577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533315964577 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1533315964577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533315964577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533315964623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 03 14:06:04 2018 " "Processing ended: Fri Aug 03 14:06:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533315964623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533315964623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533315964623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533315964623 ""}
