
Rem_Amp_Fre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800a558  0800a558  0001a558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa2c  0800aa2c  0002318c  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa2c  0800aa2c  0001aa2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa34  0800aa34  0002318c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa34  0800aa34  0001aa34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa38  0800aa38  0001aa38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000318c  20000000  0800aa3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002318c  2**0
                  CONTENTS
 10 .bss          00003460  2000318c  2000318c  0002318c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200065ec  200065ec  0002318c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002318c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b94c  00000000  00000000  000231bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c02  00000000  00000000  0003eb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b0  00000000  00000000  00042710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f08  00000000  00000000  000437c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f536  00000000  00000000  000446c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000052f9  00000000  00000000  00053bfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  00058ef7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000581c  00000000  00000000  00058fc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000063f  00000000  00000000  0005e7dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000318c 	.word	0x2000318c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a540 	.word	0x0800a540

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20003190 	.word	0x20003190
 80001cc:	0800a540 	.word	0x0800a540

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <delay_init>:
//
//ucos,ucos
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 8000ff6:	2004      	movs	r0, #4
 8000ff8:	f001 f97c 	bl	80022f4 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;		
 8000ffc:	4a03      	ldr	r2, [pc, #12]	; (800100c <delay_init+0x20>)
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	7013      	strb	r3, [r2, #0]
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	200031a8 	.word	0x200031a8

08001010 <MX_DAC_Init>:
DMA_HandleTypeDef hdma_dac1;
DMA_HandleTypeDef hdma_dac2;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001016:	463b      	mov	r3, r7
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800101e:	4b15      	ldr	r3, [pc, #84]	; (8001074 <MX_DAC_Init+0x64>)
 8001020:	4a15      	ldr	r2, [pc, #84]	; (8001078 <MX_DAC_Init+0x68>)
 8001022:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001024:	4813      	ldr	r0, [pc, #76]	; (8001074 <MX_DAC_Init+0x64>)
 8001026:	f001 f981 	bl	800232c <HAL_DAC_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001030:	f000 fce8 	bl	8001a04 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8001034:	2304      	movs	r3, #4
 8001036:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001038:	2302      	movs	r3, #2
 800103a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800103c:	463b      	mov	r3, r7
 800103e:	2200      	movs	r2, #0
 8001040:	4619      	mov	r1, r3
 8001042:	480c      	ldr	r0, [pc, #48]	; (8001074 <MX_DAC_Init+0x64>)
 8001044:	f001 fac8 	bl	80025d8 <HAL_DAC_ConfigChannel>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800104e:	f000 fcd9 	bl	8001a04 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T5_TRGO;
 8001052:	231c      	movs	r3, #28
 8001054:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001056:	463b      	mov	r3, r7
 8001058:	2210      	movs	r2, #16
 800105a:	4619      	mov	r1, r3
 800105c:	4805      	ldr	r0, [pc, #20]	; (8001074 <MX_DAC_Init+0x64>)
 800105e:	f001 fabb 	bl	80025d8 <HAL_DAC_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_DAC_Init+0x5c>
  {
    Error_Handler();
 8001068:	f000 fccc 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20003428 	.word	0x20003428
 8001078:	40007400 	.word	0x40007400

0800107c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08a      	sub	sp, #40	; 0x28
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a48      	ldr	r2, [pc, #288]	; (80011bc <HAL_DAC_MspInit+0x140>)
 800109a:	4293      	cmp	r3, r2
 800109c:	f040 808a 	bne.w	80011b4 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80010a0:	2300      	movs	r3, #0
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	4b46      	ldr	r3, [pc, #280]	; (80011c0 <HAL_DAC_MspInit+0x144>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	4a45      	ldr	r2, [pc, #276]	; (80011c0 <HAL_DAC_MspInit+0x144>)
 80010aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80010ae:	6413      	str	r3, [r2, #64]	; 0x40
 80010b0:	4b43      	ldr	r3, [pc, #268]	; (80011c0 <HAL_DAC_MspInit+0x144>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	4b3f      	ldr	r3, [pc, #252]	; (80011c0 <HAL_DAC_MspInit+0x144>)
 80010c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c4:	4a3e      	ldr	r2, [pc, #248]	; (80011c0 <HAL_DAC_MspInit+0x144>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	6313      	str	r3, [r2, #48]	; 0x30
 80010cc:	4b3c      	ldr	r3, [pc, #240]	; (80011c0 <HAL_DAC_MspInit+0x144>)
 80010ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80010d8:	2330      	movs	r3, #48	; 0x30
 80010da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010dc:	2303      	movs	r3, #3
 80010de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	4836      	ldr	r0, [pc, #216]	; (80011c4 <HAL_DAC_MspInit+0x148>)
 80010ec:	f001 ff50 	bl	8002f90 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80010f0:	4b35      	ldr	r3, [pc, #212]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 80010f2:	4a36      	ldr	r2, [pc, #216]	; (80011cc <HAL_DAC_MspInit+0x150>)
 80010f4:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80010f6:	4b34      	ldr	r3, [pc, #208]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 80010f8:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80010fc:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010fe:	4b32      	ldr	r3, [pc, #200]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 8001100:	2240      	movs	r2, #64	; 0x40
 8001102:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001104:	4b30      	ldr	r3, [pc, #192]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 8001106:	2200      	movs	r2, #0
 8001108:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800110a:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 800110c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001110:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001112:	4b2d      	ldr	r3, [pc, #180]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 8001114:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001118:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800111a:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 800111c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001120:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001122:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 8001124:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001128:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 800112a:	4b27      	ldr	r3, [pc, #156]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 800112c:	2200      	movs	r2, #0
 800112e:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001130:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 8001132:	2200      	movs	r2, #0
 8001134:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001136:	4824      	ldr	r0, [pc, #144]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 8001138:	f001 fb28 	bl	800278c <HAL_DMA_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001142:	f000 fc5f 	bl	8001a04 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a1f      	ldr	r2, [pc, #124]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	4a1e      	ldr	r2, [pc, #120]	; (80011c8 <HAL_DAC_MspInit+0x14c>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 8001154:	4a1f      	ldr	r2, [pc, #124]	; (80011d4 <HAL_DAC_MspInit+0x158>)
 8001156:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 800115a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800115e:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001160:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 8001162:	2240      	movs	r2, #64	; 0x40
 8001164:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001166:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 8001168:	2200      	movs	r2, #0
 800116a:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 800116e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001172:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 8001176:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800117a:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800117c:	4b14      	ldr	r3, [pc, #80]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 800117e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001182:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 8001186:	f44f 7280 	mov.w	r2, #256	; 0x100
 800118a:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 800118c:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 800118e:	2200      	movs	r2, #0
 8001190:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001192:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 8001194:	2200      	movs	r2, #0
 8001196:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8001198:	480d      	ldr	r0, [pc, #52]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 800119a:	f001 faf7 	bl	800278c <HAL_DMA_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 80011a4:	f000 fc2e 	bl	8001a04 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac2);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a09      	ldr	r2, [pc, #36]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	4a08      	ldr	r2, [pc, #32]	; (80011d0 <HAL_DAC_MspInit+0x154>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80011b4:	bf00      	nop
 80011b6:	3728      	adds	r7, #40	; 0x28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40007400 	.word	0x40007400
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40020000 	.word	0x40020000
 80011c8:	200033c8 	.word	0x200033c8
 80011cc:	40026088 	.word	0x40026088
 80011d0:	2000343c 	.word	0x2000343c
 80011d4:	400260a0 	.word	0x400260a0

080011d8 <DAC_Init>:

/**
 * @brief DAC
 * @retval None
 */
void DAC_Init(){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af02      	add	r7, sp, #8
	HAL_TIM_Base_Start(&htim6);
 80011de:	4809      	ldr	r0, [pc, #36]	; (8001204 <DAC_Init+0x2c>)
 80011e0:	f002 fd24 	bl	8003c2c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim5);
 80011e4:	4808      	ldr	r0, [pc, #32]	; (8001208 <DAC_Init+0x30>)
 80011e6:	f002 fd21 	bl	8003c2c <HAL_TIM_Base_Start>
	HAL_DAC_Start_DMA(&hdac,DAC1_CHANNEL_1,(uint32_t*)dmaRxBuffer,RxLength,DAC_ALIGN_12B_R);
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <DAC_Init+0x34>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2200      	movs	r2, #0
 80011f0:	9200      	str	r2, [sp, #0]
 80011f2:	4a07      	ldr	r2, [pc, #28]	; (8001210 <DAC_Init+0x38>)
 80011f4:	2100      	movs	r1, #0
 80011f6:	4807      	ldr	r0, [pc, #28]	; (8001214 <DAC_Init+0x3c>)
 80011f8:	f001 f8ba 	bl	8002370 <HAL_DAC_Start_DMA>
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200064e4 	.word	0x200064e4
 8001208:	2000649c 	.word	0x2000649c
 800120c:	20002fa0 	.word	0x20002fa0
 8001210:	2000349c 	.word	0x2000349c
 8001214:	20003428 	.word	0x20003428

08001218 <DMA1_Stream_Handler>:

/**
 * @brief DMA
 * @retval None
 */
void DMA1_Stream_Handler(){
 8001218:	b580      	push	{r7, lr}
 800121a:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
	float32_t sinConvert1[_Size/2];
	float32_t magChgPort0[_Size/2];
	float32_t magChgPort1[_Size/2];

	/**/
	if(__HAL_DMA_GET_FLAG(&hdma_dac1,DMA_FLAG_TCIF1_5) != RESET){
 8001222:	4bb4      	ldr	r3, [pc, #720]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	461a      	mov	r2, r3
 8001228:	4bb3      	ldr	r3, [pc, #716]	; (80014f8 <DMA1_Stream_Handler+0x2e0>)
 800122a:	429a      	cmp	r2, r3
 800122c:	d909      	bls.n	8001242 <DMA1_Stream_Handler+0x2a>
 800122e:	4bb3      	ldr	r3, [pc, #716]	; (80014fc <DMA1_Stream_Handler+0x2e4>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001236:	2b00      	cmp	r3, #0
 8001238:	bf14      	ite	ne
 800123a:	2301      	movne	r3, #1
 800123c:	2300      	moveq	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	e028      	b.n	8001294 <DMA1_Stream_Handler+0x7c>
 8001242:	4bac      	ldr	r3, [pc, #688]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	4bad      	ldr	r3, [pc, #692]	; (8001500 <DMA1_Stream_Handler+0x2e8>)
 800124a:	429a      	cmp	r2, r3
 800124c:	d909      	bls.n	8001262 <DMA1_Stream_Handler+0x4a>
 800124e:	4bab      	ldr	r3, [pc, #684]	; (80014fc <DMA1_Stream_Handler+0x2e4>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001256:	2b00      	cmp	r3, #0
 8001258:	bf14      	ite	ne
 800125a:	2301      	movne	r3, #1
 800125c:	2300      	moveq	r3, #0
 800125e:	b2db      	uxtb	r3, r3
 8001260:	e018      	b.n	8001294 <DMA1_Stream_Handler+0x7c>
 8001262:	4ba4      	ldr	r3, [pc, #656]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	4ba6      	ldr	r3, [pc, #664]	; (8001504 <DMA1_Stream_Handler+0x2ec>)
 800126a:	429a      	cmp	r2, r3
 800126c:	d909      	bls.n	8001282 <DMA1_Stream_Handler+0x6a>
 800126e:	4ba6      	ldr	r3, [pc, #664]	; (8001508 <DMA1_Stream_Handler+0x2f0>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001276:	2b00      	cmp	r3, #0
 8001278:	bf14      	ite	ne
 800127a:	2301      	movne	r3, #1
 800127c:	2300      	moveq	r3, #0
 800127e:	b2db      	uxtb	r3, r3
 8001280:	e008      	b.n	8001294 <DMA1_Stream_Handler+0x7c>
 8001282:	4ba1      	ldr	r3, [pc, #644]	; (8001508 <DMA1_Stream_Handler+0x2f0>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800128a:	2b00      	cmp	r3, #0
 800128c:	bf14      	ite	ne
 800128e:	2301      	movne	r3, #1
 8001290:	2300      	moveq	r3, #0
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 80e6 	beq.w	8001466 <DMA1_Stream_Handler+0x24e>
		__HAL_DMA_CLEAR_FLAG(&hdma_dac1,DMA_FLAG_TCIF1_5);		//DMA
 800129a:	4b96      	ldr	r3, [pc, #600]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	461a      	mov	r2, r3
 80012a0:	4b95      	ldr	r3, [pc, #596]	; (80014f8 <DMA1_Stream_Handler+0x2e0>)
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d904      	bls.n	80012b0 <DMA1_Stream_Handler+0x98>
 80012a6:	4b95      	ldr	r3, [pc, #596]	; (80014fc <DMA1_Stream_Handler+0x2e4>)
 80012a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	e019      	b.n	80012e4 <DMA1_Stream_Handler+0xcc>
 80012b0:	4b90      	ldr	r3, [pc, #576]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b92      	ldr	r3, [pc, #584]	; (8001500 <DMA1_Stream_Handler+0x2e8>)
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d904      	bls.n	80012c6 <DMA1_Stream_Handler+0xae>
 80012bc:	4a8f      	ldr	r2, [pc, #572]	; (80014fc <DMA1_Stream_Handler+0x2e4>)
 80012be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012c2:	6093      	str	r3, [r2, #8]
 80012c4:	e00e      	b.n	80012e4 <DMA1_Stream_Handler+0xcc>
 80012c6:	4b8b      	ldr	r3, [pc, #556]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	461a      	mov	r2, r3
 80012cc:	4b8d      	ldr	r3, [pc, #564]	; (8001504 <DMA1_Stream_Handler+0x2ec>)
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d904      	bls.n	80012dc <DMA1_Stream_Handler+0xc4>
 80012d2:	4a8d      	ldr	r2, [pc, #564]	; (8001508 <DMA1_Stream_Handler+0x2f0>)
 80012d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012d8:	60d3      	str	r3, [r2, #12]
 80012da:	e003      	b.n	80012e4 <DMA1_Stream_Handler+0xcc>
 80012dc:	4a8a      	ldr	r2, [pc, #552]	; (8001508 <DMA1_Stream_Handler+0x2f0>)
 80012de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012e2:	6093      	str	r3, [r2, #8]

		/**/
		//dmaBuffer
		for(int i = 1024;i < 2048;i++){
 80012e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80012ec:	f102 020c 	add.w	r2, r2, #12
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	e049      	b.n	8001388 <DMA1_Stream_Handler+0x170>
			sinConvert1[i-1024] = (float32_t)sinWave[step*i%2048];		//
 80012f4:	4b85      	ldr	r3, [pc, #532]	; (800150c <DMA1_Stream_Handler+0x2f4>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80012fc:	f102 020c 	add.w	r2, r2, #12
 8001300:	6812      	ldr	r2, [r2, #0]
 8001302:	fb02 f303 	mul.w	r3, r2, r3
 8001306:	425a      	negs	r2, r3
 8001308:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800130c:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001310:	bf58      	it	pl
 8001312:	4253      	negpl	r3, r2
 8001314:	4a7e      	ldr	r2, [pc, #504]	; (8001510 <DMA1_Stream_Handler+0x2f8>)
 8001316:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800131a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800131e:	f103 030c 	add.w	r3, r3, #12
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f5a3 6280 	sub.w	r2, r3, #1024	; 0x400
 8001328:	ee07 1a90 	vmov	s15, r1
 800132c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001330:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001334:	f103 0310 	add.w	r3, r3, #16
 8001338:	3b10      	subs	r3, #16
 800133a:	0092      	lsls	r2, r2, #2
 800133c:	4413      	add	r3, r2
 800133e:	edc3 7a00 	vstr	s15, [r3]
			magChgPort1[i-1024] = (float32_t)(amplitude)/100;
 8001342:	4b74      	ldr	r3, [pc, #464]	; (8001514 <DMA1_Stream_Handler+0x2fc>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8001352:	f103 030c 	add.w	r3, r3, #12
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f5a3 6280 	sub.w	r2, r3, #1024	; 0x400
 800135c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8001518 <DMA1_Stream_Handler+0x300>
 8001360:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	3b10      	subs	r3, #16
 800136a:	0092      	lsls	r2, r2, #2
 800136c:	4413      	add	r3, r2
 800136e:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 1024;i < 2048;i++){
 8001372:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8001376:	f103 030c 	add.w	r3, r3, #12
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	3301      	adds	r3, #1
 800137e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8001382:	f102 020c 	add.w	r2, r2, #12
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800138c:	f103 030c 	add.w	r3, r3, #12
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001396:	dbad      	blt.n	80012f4 <DMA1_Stream_Handler+0xdc>
		}
		arm_sub_f32(sinConvert1,offset,sinConvert1,1024);				//
 8001398:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800139c:	f102 0210 	add.w	r2, r2, #16
 80013a0:	3a10      	subs	r2, #16
 80013a2:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 80013a6:	f100 0010 	add.w	r0, r0, #16
 80013aa:	3810      	subs	r0, #16
 80013ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013b0:	495a      	ldr	r1, [pc, #360]	; (800151c <DMA1_Stream_Handler+0x304>)
 80013b2:	f004 fb53 	bl	8005a5c <arm_sub_f32>
		arm_mult_f32(sinConvert1,magChgPort1,sinConvert1,1024);			//
 80013b6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80013ba:	f102 0210 	add.w	r2, r2, #16
 80013be:	3a10      	subs	r2, #16
 80013c0:	f107 0110 	add.w	r1, r7, #16
 80013c4:	3910      	subs	r1, #16
 80013c6:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 80013ca:	f100 0010 	add.w	r0, r0, #16
 80013ce:	3810      	subs	r0, #16
 80013d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013d4:	f004 fb9c 	bl	8005b10 <arm_mult_f32>
		arm_add_f32(sinConvert1,offset,sinConvert1,1024);				//
 80013d8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80013dc:	f102 0210 	add.w	r2, r2, #16
 80013e0:	3a10      	subs	r2, #16
 80013e2:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 80013e6:	f100 0010 	add.w	r0, r0, #16
 80013ea:	3810      	subs	r0, #16
 80013ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013f0:	494a      	ldr	r1, [pc, #296]	; (800151c <DMA1_Stream_Handler+0x304>)
 80013f2:	f004 fbe7 	bl	8005bc4 <arm_add_f32>
		for(int i = 1024;i < 2048;i++){
 80013f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013fa:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80013fe:	f102 0208 	add.w	r2, r2, #8
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	e027      	b.n	8001456 <DMA1_Stream_Handler+0x23e>
			dmaRxBuffer[i] = sinConvert1[i-1024];
 8001406:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800140a:	f103 0308 	add.w	r3, r3, #8
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f5a3 6280 	sub.w	r2, r3, #1024	; 0x400
 8001414:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001418:	f103 0310 	add.w	r3, r3, #16
 800141c:	3b10      	subs	r3, #16
 800141e:	0092      	lsls	r2, r2, #2
 8001420:	4413      	add	r3, r2
 8001422:	edd3 7a00 	vldr	s15, [r3]
 8001426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800142a:	ee17 3a90 	vmov	r3, s15
 800142e:	b299      	uxth	r1, r3
 8001430:	4a3b      	ldr	r2, [pc, #236]	; (8001520 <DMA1_Stream_Handler+0x308>)
 8001432:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8001436:	f103 0308 	add.w	r3, r3, #8
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 1024;i < 2048;i++){
 8001440:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8001444:	f103 0308 	add.w	r3, r3, #8
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	3301      	adds	r3, #1
 800144c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8001450:	f102 0208 	add.w	r2, r2, #8
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800145a:	f103 0308 	add.w	r3, r3, #8
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001464:	dbcf      	blt.n	8001406 <DMA1_Stream_Handler+0x1ee>
		}
	}

	/**/
	if(__HAL_DMA_GET_FLAG(&hdma_dac1,DMA_FLAG_HTIF1_5) != RESET){
 8001466:	4b23      	ldr	r3, [pc, #140]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	461a      	mov	r2, r3
 800146c:	4b22      	ldr	r3, [pc, #136]	; (80014f8 <DMA1_Stream_Handler+0x2e0>)
 800146e:	429a      	cmp	r2, r3
 8001470:	d909      	bls.n	8001486 <DMA1_Stream_Handler+0x26e>
 8001472:	4b22      	ldr	r3, [pc, #136]	; (80014fc <DMA1_Stream_Handler+0x2e4>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800147a:	2b00      	cmp	r3, #0
 800147c:	bf14      	ite	ne
 800147e:	2301      	movne	r3, #1
 8001480:	2300      	moveq	r3, #0
 8001482:	b2db      	uxtb	r3, r3
 8001484:	e028      	b.n	80014d8 <DMA1_Stream_Handler+0x2c0>
 8001486:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	461a      	mov	r2, r3
 800148c:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <DMA1_Stream_Handler+0x2e8>)
 800148e:	429a      	cmp	r2, r3
 8001490:	d909      	bls.n	80014a6 <DMA1_Stream_Handler+0x28e>
 8001492:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <DMA1_Stream_Handler+0x2e4>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800149a:	2b00      	cmp	r3, #0
 800149c:	bf14      	ite	ne
 800149e:	2301      	movne	r3, #1
 80014a0:	2300      	moveq	r3, #0
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	e018      	b.n	80014d8 <DMA1_Stream_Handler+0x2c0>
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b15      	ldr	r3, [pc, #84]	; (8001504 <DMA1_Stream_Handler+0x2ec>)
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d909      	bls.n	80014c6 <DMA1_Stream_Handler+0x2ae>
 80014b2:	4b15      	ldr	r3, [pc, #84]	; (8001508 <DMA1_Stream_Handler+0x2f0>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	bf14      	ite	ne
 80014be:	2301      	movne	r3, #1
 80014c0:	2300      	moveq	r3, #0
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	e008      	b.n	80014d8 <DMA1_Stream_Handler+0x2c0>
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <DMA1_Stream_Handler+0x2f0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	bf14      	ite	ne
 80014d2:	2301      	movne	r3, #1
 80014d4:	2300      	moveq	r3, #0
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 80ee 	beq.w	80016ba <DMA1_Stream_Handler+0x4a2>
		__HAL_DMA_CLEAR_FLAG(&hdma_dac1,DMA_FLAG_HTIF1_5);
 80014de:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <DMA1_Stream_Handler+0x2dc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b04      	ldr	r3, [pc, #16]	; (80014f8 <DMA1_Stream_Handler+0x2e0>)
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d91c      	bls.n	8001524 <DMA1_Stream_Handler+0x30c>
 80014ea:	4b04      	ldr	r3, [pc, #16]	; (80014fc <DMA1_Stream_Handler+0x2e4>)
 80014ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	e031      	b.n	8001558 <DMA1_Stream_Handler+0x340>
 80014f4:	200033c8 	.word	0x200033c8
 80014f8:	40026458 	.word	0x40026458
 80014fc:	40026400 	.word	0x40026400
 8001500:	400260b8 	.word	0x400260b8
 8001504:	40026058 	.word	0x40026058
 8001508:	40026000 	.word	0x40026000
 800150c:	20002fb0 	.word	0x20002fb0
 8001510:	20001000 	.word	0x20001000
 8001514:	20002fb4 	.word	0x20002fb4
 8001518:	42c80000 	.word	0x42c80000
 800151c:	20000000 	.word	0x20000000
 8001520:	2000349c 	.word	0x2000349c
 8001524:	4b68      	ldr	r3, [pc, #416]	; (80016c8 <DMA1_Stream_Handler+0x4b0>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4b68      	ldr	r3, [pc, #416]	; (80016cc <DMA1_Stream_Handler+0x4b4>)
 800152c:	429a      	cmp	r2, r3
 800152e:	d904      	bls.n	800153a <DMA1_Stream_Handler+0x322>
 8001530:	4a67      	ldr	r2, [pc, #412]	; (80016d0 <DMA1_Stream_Handler+0x4b8>)
 8001532:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001536:	6093      	str	r3, [r2, #8]
 8001538:	e00e      	b.n	8001558 <DMA1_Stream_Handler+0x340>
 800153a:	4b63      	ldr	r3, [pc, #396]	; (80016c8 <DMA1_Stream_Handler+0x4b0>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	461a      	mov	r2, r3
 8001540:	4b64      	ldr	r3, [pc, #400]	; (80016d4 <DMA1_Stream_Handler+0x4bc>)
 8001542:	429a      	cmp	r2, r3
 8001544:	d904      	bls.n	8001550 <DMA1_Stream_Handler+0x338>
 8001546:	4a64      	ldr	r2, [pc, #400]	; (80016d8 <DMA1_Stream_Handler+0x4c0>)
 8001548:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800154c:	60d3      	str	r3, [r2, #12]
 800154e:	e003      	b.n	8001558 <DMA1_Stream_Handler+0x340>
 8001550:	4a61      	ldr	r2, [pc, #388]	; (80016d8 <DMA1_Stream_Handler+0x4c0>)
 8001552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001556:	6093      	str	r3, [r2, #8]

		/**/
		//dmaBuffer
		for(int i = 0;i < 1024;i++){
 8001558:	2300      	movs	r3, #0
 800155a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800155e:	f102 0204 	add.w	r2, r2, #4
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	e047      	b.n	80015f6 <DMA1_Stream_Handler+0x3de>
			sinConvert0[i] = (float32_t)sinWave[step*i%2048];		//
 8001566:	4b5d      	ldr	r3, [pc, #372]	; (80016dc <DMA1_Stream_Handler+0x4c4>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800156e:	f102 0204 	add.w	r2, r2, #4
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	fb02 f303 	mul.w	r3, r2, r3
 8001578:	425a      	negs	r2, r3
 800157a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800157e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001582:	bf58      	it	pl
 8001584:	4253      	negpl	r3, r2
 8001586:	4a56      	ldr	r2, [pc, #344]	; (80016e0 <DMA1_Stream_Handler+0x4c8>)
 8001588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800158c:	ee07 3a90 	vmov	s15, r3
 8001590:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001594:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001598:	f103 0310 	add.w	r3, r3, #16
 800159c:	3b10      	subs	r3, #16
 800159e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80015a2:	f102 0204 	add.w	r2, r2, #4
 80015a6:	6812      	ldr	r2, [r2, #0]
 80015a8:	0092      	lsls	r2, r2, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	edc3 7a00 	vstr	s15, [r3]
			magChgPort0[i] = (float32_t)(amplitude)/100;
 80015b0:	4b4c      	ldr	r3, [pc, #304]	; (80016e4 <DMA1_Stream_Handler+0x4cc>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	ee07 3a90 	vmov	s15, r3
 80015b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015bc:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80016e8 <DMA1_Stream_Handler+0x4d0>
 80015c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015c4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80015c8:	f103 0310 	add.w	r3, r3, #16
 80015cc:	3b10      	subs	r3, #16
 80015ce:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80015d2:	f102 0204 	add.w	r2, r2, #4
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	0092      	lsls	r2, r2, #2
 80015da:	4413      	add	r3, r2
 80015dc:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0;i < 1024;i++){
 80015e0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80015e4:	f103 0304 	add.w	r3, r3, #4
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	3301      	adds	r3, #1
 80015ec:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80015f0:	f102 0204 	add.w	r2, r2, #4
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80015fa:	f103 0304 	add.w	r3, r3, #4
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001604:	dbaf      	blt.n	8001566 <DMA1_Stream_Handler+0x34e>
		}
		arm_sub_f32(sinConvert0,offset,sinConvert0,1024);				//
 8001606:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800160a:	f102 0210 	add.w	r2, r2, #16
 800160e:	3a10      	subs	r2, #16
 8001610:	f507 5040 	add.w	r0, r7, #12288	; 0x3000
 8001614:	f100 0010 	add.w	r0, r0, #16
 8001618:	3810      	subs	r0, #16
 800161a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800161e:	4933      	ldr	r1, [pc, #204]	; (80016ec <DMA1_Stream_Handler+0x4d4>)
 8001620:	f004 fa1c 	bl	8005a5c <arm_sub_f32>
		arm_mult_f32(sinConvert0,magChgPort0,sinConvert0,1024);			//
 8001624:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001628:	f102 0210 	add.w	r2, r2, #16
 800162c:	3a10      	subs	r2, #16
 800162e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001632:	f101 0110 	add.w	r1, r1, #16
 8001636:	3910      	subs	r1, #16
 8001638:	f507 5040 	add.w	r0, r7, #12288	; 0x3000
 800163c:	f100 0010 	add.w	r0, r0, #16
 8001640:	3810      	subs	r0, #16
 8001642:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001646:	f004 fa63 	bl	8005b10 <arm_mult_f32>
		arm_add_f32(sinConvert0,offset,sinConvert0,1024);				//
 800164a:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800164e:	f102 0210 	add.w	r2, r2, #16
 8001652:	3a10      	subs	r2, #16
 8001654:	f507 5040 	add.w	r0, r7, #12288	; 0x3000
 8001658:	f100 0010 	add.w	r0, r0, #16
 800165c:	3810      	subs	r0, #16
 800165e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001662:	4922      	ldr	r1, [pc, #136]	; (80016ec <DMA1_Stream_Handler+0x4d4>)
 8001664:	f004 faae 	bl	8005bc4 <arm_add_f32>
		for(int i = 0;i < 1024;i++){
 8001668:	2300      	movs	r3, #0
 800166a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	e01d      	b.n	80016ae <DMA1_Stream_Handler+0x496>
			dmaRxBuffer[i] = sinConvert0[i];
 8001672:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001676:	f103 0310 	add.w	r3, r3, #16
 800167a:	3b10      	subs	r3, #16
 800167c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	0092      	lsls	r2, r2, #2
 8001684:	4413      	add	r3, r2
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800168e:	ee17 3a90 	vmov	r3, s15
 8001692:	b299      	uxth	r1, r3
 8001694:	4a16      	ldr	r2, [pc, #88]	; (80016f0 <DMA1_Stream_Handler+0x4d8>)
 8001696:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0;i < 1024;i++){
 80016a0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80016ac:	6013      	str	r3, [r2, #0]
 80016ae:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016b8:	dbdb      	blt.n	8001672 <DMA1_Stream_Handler+0x45a>
		}
	}
}
 80016ba:	bf00      	nop
 80016bc:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200033c8 	.word	0x200033c8
 80016cc:	400260b8 	.word	0x400260b8
 80016d0:	40026400 	.word	0x40026400
 80016d4:	40026058 	.word	0x40026058
 80016d8:	40026000 	.word	0x40026000
 80016dc:	20002fb0 	.word	0x20002fb0
 80016e0:	20001000 	.word	0x20001000
 80016e4:	20002fb4 	.word	0x20002fb4
 80016e8:	42c80000 	.word	0x42c80000
 80016ec:	20000000 	.word	0x20000000
 80016f0:	2000349c 	.word	0x2000349c

080016f4 <DMA1_Stream5_IRQHandler>:
/**
 * @brief DMA
 * @retval None
 */
void DMA1_Stream5_IRQHandler(void){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	DMA1_Stream_Handler();
 80016f8:	f7ff fd8e 	bl	8001218 <DMA1_Stream_Handler>
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}

08001700 <sweepFrequencyOn>:

/**
 * @brief 
 * @retval None
 */
void sweepFrequencyOn(){
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af02      	add	r7, sp, #8
	step = 1;
 8001706:	4b0a      	ldr	r3, [pc, #40]	; (8001730 <sweepFrequencyOn+0x30>)
 8001708:	2201      	movs	r2, #1
 800170a:	601a      	str	r2, [r3, #0]
	convertFlag = 0;
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <sweepFrequencyOn+0x34>)
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim7);
 8001712:	4809      	ldr	r0, [pc, #36]	; (8001738 <sweepFrequencyOn+0x38>)
 8001714:	f002 fb1a 	bl	8003d4c <HAL_TIM_Base_Start_IT>
	HAL_DAC_Start_DMA(&hdac,DAC1_CHANNEL_2,(uint32_t*)Jag,1000,DAC_ALIGN_12B_R);
 8001718:	2300      	movs	r3, #0
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001720:	4a06      	ldr	r2, [pc, #24]	; (800173c <sweepFrequencyOn+0x3c>)
 8001722:	2110      	movs	r1, #16
 8001724:	4806      	ldr	r0, [pc, #24]	; (8001740 <sweepFrequencyOn+0x40>)
 8001726:	f000 fe23 	bl	8002370 <HAL_DAC_Start_DMA>
}
 800172a:	bf00      	nop
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20002fb0 	.word	0x20002fb0
 8001734:	200031ac 	.word	0x200031ac
 8001738:	2000652c 	.word	0x2000652c
 800173c:	20002000 	.word	0x20002000
 8001740:	20003428 	.word	0x20003428

08001744 <sweepFrequencyOff>:

/**
 * @brief 
 * @retval None
 */
void sweepFrequencyOff(){
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim7);
 8001748:	4804      	ldr	r0, [pc, #16]	; (800175c <sweepFrequencyOff+0x18>)
 800174a:	f002 fad7 	bl	8003cfc <HAL_TIM_Base_Stop>
	HAL_DAC_Stop_DMA(&hdac,DAC1_CHANNEL_2);
 800174e:	2110      	movs	r1, #16
 8001750:	4803      	ldr	r0, [pc, #12]	; (8001760 <sweepFrequencyOff+0x1c>)
 8001752:	f000 fedb 	bl	800250c <HAL_DAC_Stop_DMA>
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	2000652c 	.word	0x2000652c
 8001760:	20003428 	.word	0x20003428

08001764 <HAL_TIM_PeriodElapsedCallback>:
 * @brief 
 * @retval None
 *
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim7.Instance) //
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d12a      	bne.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x6a>
	{
		if(convertFlag == 0){
 8001778:	4b19      	ldr	r3, [pc, #100]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d111      	bne.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x40>
			if(step== 40){
 8001780:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2b28      	cmp	r3, #40	; 0x28
 8001786:	d107      	bne.n	8001798 <HAL_TIM_PeriodElapsedCallback+0x34>
				convertFlag = 1;
 8001788:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]
				step--;
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	3b01      	subs	r3, #1
 8001794:	4a13      	ldr	r2, [pc, #76]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001796:	6013      	str	r3, [r2, #0]
			}
			step++;
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	4a11      	ldr	r2, [pc, #68]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80017a0:	6013      	str	r3, [r2, #0]
				step++;
			}
			step--;
		}
	}
}
 80017a2:	e014      	b.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x6a>
		else if(convertFlag == 1){
 80017a4:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d110      	bne.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x6a>
			if(step == 1){
 80017ac:	4b0d      	ldr	r3, [pc, #52]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d107      	bne.n	80017c4 <HAL_TIM_PeriodElapsedCallback+0x60>
				convertFlag = 0;
 80017b4:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
				step++;
 80017ba:	4b0a      	ldr	r3, [pc, #40]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	4a08      	ldr	r2, [pc, #32]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80017c2:	6013      	str	r3, [r2, #0]
			step--;
 80017c4:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	3b01      	subs	r3, #1
 80017ca:	4a06      	ldr	r2, [pc, #24]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80017cc:	6013      	str	r3, [r2, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	2000652c 	.word	0x2000652c
 80017e0:	200031ac 	.word	0x200031ac
 80017e4:	20002fb0 	.word	0x20002fb0

080017e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <MX_DMA_Init+0x4c>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a0f      	ldr	r2, [pc, #60]	; (8001834 <MX_DMA_Init+0x4c>)
 80017f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <MX_DMA_Init+0x4c>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 3, 0);
 800180a:	2200      	movs	r2, #0
 800180c:	2103      	movs	r1, #3
 800180e:	2010      	movs	r0, #16
 8001810:	f000 fd39 	bl	8002286 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001814:	2010      	movs	r0, #16
 8001816:	f000 fd52 	bl	80022be <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 4, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2104      	movs	r1, #4
 800181e:	2011      	movs	r0, #17
 8001820:	f000 fd31 	bl	8002286 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001824:	2011      	movs	r0, #17
 8001826:	f000 fd4a 	bl	80022be <HAL_NVIC_EnableIRQ>

}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800

08001838 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	; 0x28
 800183c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	4b27      	ldr	r3, [pc, #156]	; (80018f0 <MX_GPIO_Init+0xb8>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a26      	ldr	r2, [pc, #152]	; (80018f0 <MX_GPIO_Init+0xb8>)
 8001858:	f043 0304 	orr.w	r3, r3, #4
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b24      	ldr	r3, [pc, #144]	; (80018f0 <MX_GPIO_Init+0xb8>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0304 	and.w	r3, r3, #4
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <MX_GPIO_Init+0xb8>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	4a1f      	ldr	r2, [pc, #124]	; (80018f0 <MX_GPIO_Init+0xb8>)
 8001874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001878:	6313      	str	r3, [r2, #48]	; 0x30
 800187a:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <MX_GPIO_Init+0xb8>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <MX_GPIO_Init+0xb8>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a18      	ldr	r2, [pc, #96]	; (80018f0 <MX_GPIO_Init+0xb8>)
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <MX_GPIO_Init+0xb8>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <MX_GPIO_Init+0xb8>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	4a11      	ldr	r2, [pc, #68]	; (80018f0 <MX_GPIO_Init+0xb8>)
 80018ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018b0:	6313      	str	r3, [r2, #48]	; 0x30
 80018b2:	4b0f      	ldr	r3, [pc, #60]	; (80018f0 <MX_GPIO_Init+0xb8>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 80018be:	2201      	movs	r2, #1
 80018c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c4:	480b      	ldr	r0, [pc, #44]	; (80018f4 <MX_GPIO_Init+0xbc>)
 80018c6:	f001 fcff 	bl	80032c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80018ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d8:	2300      	movs	r3, #0
 80018da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4804      	ldr	r0, [pc, #16]	; (80018f4 <MX_GPIO_Init+0xbc>)
 80018e4:	f001 fb54 	bl	8002f90 <HAL_GPIO_Init>

}
 80018e8:	bf00      	nop
 80018ea:	3728      	adds	r7, #40	; 0x28
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40021800 	.word	0x40021800

080018f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018fc:	f000 fb76 	bl	8001fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001900:	f000 f816 	bl	8001930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001904:	f7ff ff98 	bl	8001838 <MX_GPIO_Init>
  MX_DMA_Init();
 8001908:	f7ff ff6e 	bl	80017e8 <MX_DMA_Init>
  MX_DAC_Init();
 800190c:	f7ff fb80 	bl	8001010 <MX_DAC_Init>
  MX_TIM6_Init();
 8001910:	f000 fa0a 	bl	8001d28 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001914:	f000 fa3c 	bl	8001d90 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8001918:	f000 fac4 	bl	8001ea4 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 800191c:	f000 f9b6 	bl	8001c8c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  TFT_Init();					  //
 8001920:	f004 f84a 	bl	80059b8 <TFT_Init>
  delay_init(168);                //
 8001924:	20a8      	movs	r0, #168	; 0xa8
 8001926:	f7ff fb61 	bl	8000fec <delay_init>
  DAC_Init();
 800192a:	f7ff fc55 	bl	80011d8 <DAC_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800192e:	e7fe      	b.n	800192e <main+0x36>

08001930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b094      	sub	sp, #80	; 0x50
 8001934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001936:	f107 0320 	add.w	r3, r7, #32
 800193a:	2230      	movs	r2, #48	; 0x30
 800193c:	2100      	movs	r1, #0
 800193e:	4618      	mov	r0, r3
 8001940:	f004 f9c8 	bl	8005cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]
 8001958:	4b28      	ldr	r3, [pc, #160]	; (80019fc <SystemClock_Config+0xcc>)
 800195a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195c:	4a27      	ldr	r2, [pc, #156]	; (80019fc <SystemClock_Config+0xcc>)
 800195e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001962:	6413      	str	r3, [r2, #64]	; 0x40
 8001964:	4b25      	ldr	r3, [pc, #148]	; (80019fc <SystemClock_Config+0xcc>)
 8001966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196c:	60bb      	str	r3, [r7, #8]
 800196e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001970:	2300      	movs	r3, #0
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <SystemClock_Config+0xd0>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a21      	ldr	r2, [pc, #132]	; (8001a00 <SystemClock_Config+0xd0>)
 800197a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800197e:	6013      	str	r3, [r2, #0]
 8001980:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <SystemClock_Config+0xd0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800198c:	2302      	movs	r3, #2
 800198e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001990:	2301      	movs	r3, #1
 8001992:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001994:	2310      	movs	r3, #16
 8001996:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001998:	2302      	movs	r3, #2
 800199a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800199c:	2300      	movs	r3, #0
 800199e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019a0:	2308      	movs	r3, #8
 80019a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019a4:	23a8      	movs	r3, #168	; 0xa8
 80019a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019a8:	2302      	movs	r3, #2
 80019aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019ac:	2304      	movs	r3, #4
 80019ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b0:	f107 0320 	add.w	r3, r7, #32
 80019b4:	4618      	mov	r0, r3
 80019b6:	f001 fca1 	bl	80032fc <HAL_RCC_OscConfig>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019c0:	f000 f820 	bl	8001a04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c4:	230f      	movs	r3, #15
 80019c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019c8:	2302      	movs	r3, #2
 80019ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	2105      	movs	r1, #5
 80019e2:	4618      	mov	r0, r3
 80019e4:	f001 ff02 	bl	80037ec <HAL_RCC_ClockConfig>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019ee:	f000 f809 	bl	8001a04 <Error_Handler>
  }
}
 80019f2:	bf00      	nop
 80019f4:	3750      	adds	r7, #80	; 0x50
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800
 8001a00:	40007000 	.word	0x40007000

08001a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a08:	b672      	cpsid	i
}
 8001a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a0c:	e7fe      	b.n	8001a0c <Error_Handler+0x8>
	...

08001a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	4b10      	ldr	r3, [pc, #64]	; (8001a5c <HAL_MspInit+0x4c>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	4a0f      	ldr	r2, [pc, #60]	; (8001a5c <HAL_MspInit+0x4c>)
 8001a20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a24:	6453      	str	r3, [r2, #68]	; 0x44
 8001a26:	4b0d      	ldr	r3, [pc, #52]	; (8001a5c <HAL_MspInit+0x4c>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	603b      	str	r3, [r7, #0]
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <HAL_MspInit+0x4c>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	4a08      	ldr	r2, [pc, #32]	; (8001a5c <HAL_MspInit+0x4c>)
 8001a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a40:	6413      	str	r3, [r2, #64]	; 0x40
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <HAL_MspInit+0x4c>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4a:	603b      	str	r3, [r7, #0]
 8001a4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800

08001a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a64:	e7fe      	b.n	8001a64 <NMI_Handler+0x4>

08001a66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6a:	e7fe      	b.n	8001a6a <HardFault_Handler+0x4>

08001a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <MemManage_Handler+0x4>

08001a72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a76:	e7fe      	b.n	8001a76 <BusFault_Handler+0x4>

08001a78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <UsageFault_Handler+0x4>

08001a7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aac:	f000 faf0 	bl	8002090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8001ab8:	4802      	ldr	r0, [pc, #8]	; (8001ac4 <DMA1_Stream6_IRQHandler+0x10>)
 8001aba:	f000 ffff 	bl	8002abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	2000343c 	.word	0x2000343c

08001ac8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001acc:	4802      	ldr	r0, [pc, #8]	; (8001ad8 <TIM7_IRQHandler+0x10>)
 8001ace:	f002 f9ad 	bl	8003e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	2000652c 	.word	0x2000652c

08001adc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
	return 1;
 8001ae0:	2301      	movs	r3, #1
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <_kill>:

int _kill(int pid, int sig)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001af6:	f004 f8c3 	bl	8005c80 <__errno>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2216      	movs	r2, #22
 8001afe:	601a      	str	r2, [r3, #0]
	return -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <_exit>:

void _exit (int status)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b14:	f04f 31ff 	mov.w	r1, #4294967295
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff ffe7 	bl	8001aec <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b1e:	e7fe      	b.n	8001b1e <_exit+0x12>

08001b20 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	e00a      	b.n	8001b48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b32:	f3af 8000 	nop.w
 8001b36:	4601      	mov	r1, r0
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	1c5a      	adds	r2, r3, #1
 8001b3c:	60ba      	str	r2, [r7, #8]
 8001b3e:	b2ca      	uxtb	r2, r1
 8001b40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	3301      	adds	r3, #1
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	dbf0      	blt.n	8001b32 <_read+0x12>
	}

return len;
 8001b50:	687b      	ldr	r3, [r7, #4]
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3718      	adds	r7, #24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b086      	sub	sp, #24
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	60f8      	str	r0, [r7, #12]
 8001b62:	60b9      	str	r1, [r7, #8]
 8001b64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	e009      	b.n	8001b80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	60ba      	str	r2, [r7, #8]
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	dbf1      	blt.n	8001b6c <_write+0x12>
	}
	return len;
 8001b88:	687b      	ldr	r3, [r7, #4]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <_close>:

int _close(int file)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
	return -1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bba:	605a      	str	r2, [r3, #4]
	return 0;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <_isatty>:

int _isatty(int file)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
	return 1;
 8001bd2:	2301      	movs	r3, #1
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
	return 0;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
	...

08001bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c04:	4a14      	ldr	r2, [pc, #80]	; (8001c58 <_sbrk+0x5c>)
 8001c06:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <_sbrk+0x60>)
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c10:	4b13      	ldr	r3, [pc, #76]	; (8001c60 <_sbrk+0x64>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d102      	bne.n	8001c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c18:	4b11      	ldr	r3, [pc, #68]	; (8001c60 <_sbrk+0x64>)
 8001c1a:	4a12      	ldr	r2, [pc, #72]	; (8001c64 <_sbrk+0x68>)
 8001c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c1e:	4b10      	ldr	r3, [pc, #64]	; (8001c60 <_sbrk+0x64>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d207      	bcs.n	8001c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c2c:	f004 f828 	bl	8005c80 <__errno>
 8001c30:	4603      	mov	r3, r0
 8001c32:	220c      	movs	r2, #12
 8001c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c36:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3a:	e009      	b.n	8001c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c3c:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <_sbrk+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c42:	4b07      	ldr	r3, [pc, #28]	; (8001c60 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	4a05      	ldr	r2, [pc, #20]	; (8001c60 <_sbrk+0x64>)
 8001c4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3718      	adds	r7, #24
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20020000 	.word	0x20020000
 8001c5c:	00000800 	.word	0x00000800
 8001c60:	200031b0 	.word	0x200031b0
 8001c64:	200065f0 	.word	0x200065f0

08001c68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <SystemInit+0x20>)
 8001c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c72:	4a05      	ldr	r2, [pc, #20]	; (8001c88 <SystemInit+0x20>)
 8001c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <MX_TIM5_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c92:	f107 0308 	add.w	r3, r7, #8
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca0:	463b      	mov	r3, r7
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001caa:	4a1e      	ldr	r2, [pc, #120]	; (8001d24 <MX_TIM5_Init+0x98>)
 8001cac:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 336-1;
 8001cae:	4b1c      	ldr	r3, [pc, #112]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001cb0:	f240 124f 	movw	r2, #335	; 0x14f
 8001cb4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 8001cbc:	4b18      	ldr	r3, [pc, #96]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001cbe:	2263      	movs	r2, #99	; 0x63
 8001cc0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc2:	4b17      	ldr	r3, [pc, #92]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cc8:	4b15      	ldr	r3, [pc, #84]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001cca:	2280      	movs	r2, #128	; 0x80
 8001ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001cce:	4814      	ldr	r0, [pc, #80]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001cd0:	f001 ff5c 	bl	8003b8c <HAL_TIM_Base_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001cda:	f7ff fe93 	bl	8001a04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ce4:	f107 0308 	add.w	r3, r7, #8
 8001ce8:	4619      	mov	r1, r3
 8001cea:	480d      	ldr	r0, [pc, #52]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001cec:	f002 f9a6 	bl	800403c <HAL_TIM_ConfigClockSource>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001cf6:	f7ff fe85 	bl	8001a04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001cfa:	2320      	movs	r3, #32
 8001cfc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d02:	463b      	mov	r3, r7
 8001d04:	4619      	mov	r1, r3
 8001d06:	4806      	ldr	r0, [pc, #24]	; (8001d20 <MX_TIM5_Init+0x94>)
 8001d08:	f002 fbc2 	bl	8004490 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001d12:	f7ff fe77 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000649c 	.word	0x2000649c
 8001d24:	40000c00 	.word	0x40000c00

08001d28 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2e:	463b      	mov	r3, r7
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001d36:	4b14      	ldr	r3, [pc, #80]	; (8001d88 <MX_TIM6_Init+0x60>)
 8001d38:	4a14      	ldr	r2, [pc, #80]	; (8001d8c <MX_TIM6_Init+0x64>)
 8001d3a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001d3c:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <MX_TIM6_Init+0x60>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d42:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <MX_TIM6_Init+0x60>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 40;
 8001d48:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <MX_TIM6_Init+0x60>)
 8001d4a:	2228      	movs	r2, #40	; 0x28
 8001d4c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	; (8001d88 <MX_TIM6_Init+0x60>)
 8001d50:	2280      	movs	r2, #128	; 0x80
 8001d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d54:	480c      	ldr	r0, [pc, #48]	; (8001d88 <MX_TIM6_Init+0x60>)
 8001d56:	f001 ff19 	bl	8003b8c <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8001d60:	f7ff fe50 	bl	8001a04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d64:	2320      	movs	r3, #32
 8001d66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4805      	ldr	r0, [pc, #20]	; (8001d88 <MX_TIM6_Init+0x60>)
 8001d72:	f002 fb8d 	bl	8004490 <HAL_TIMEx_MasterConfigSynchronization>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8001d7c:	f7ff fe42 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	200064e4 	.word	0x200064e4
 8001d8c:	40001000 	.word	0x40001000

08001d90 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d96:	463b      	mov	r3, r7
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <MX_TIM7_Init+0x64>)
 8001da0:	4a15      	ldr	r2, [pc, #84]	; (8001df8 <MX_TIM7_Init+0x68>)
 8001da2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1000-1;
 8001da4:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <MX_TIM7_Init+0x64>)
 8001da6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001daa:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dac:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <MX_TIM7_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 840-1;
 8001db2:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <MX_TIM7_Init+0x64>)
 8001db4:	f240 3247 	movw	r2, #839	; 0x347
 8001db8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dba:	4b0e      	ldr	r3, [pc, #56]	; (8001df4 <MX_TIM7_Init+0x64>)
 8001dbc:	2280      	movs	r2, #128	; 0x80
 8001dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001dc0:	480c      	ldr	r0, [pc, #48]	; (8001df4 <MX_TIM7_Init+0x64>)
 8001dc2:	f001 fee3 	bl	8003b8c <HAL_TIM_Base_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001dcc:	f7ff fe1a 	bl	8001a04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001dd8:	463b      	mov	r3, r7
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4805      	ldr	r0, [pc, #20]	; (8001df4 <MX_TIM7_Init+0x64>)
 8001dde:	f002 fb57 	bl	8004490 <HAL_TIMEx_MasterConfigSynchronization>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001de8:	f7ff fe0c 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	2000652c 	.word	0x2000652c
 8001df8:	40001400 	.word	0x40001400

08001dfc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a22      	ldr	r2, [pc, #136]	; (8001e94 <HAL_TIM_Base_MspInit+0x98>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d10e      	bne.n	8001e2c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	4b21      	ldr	r3, [pc, #132]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	4a20      	ldr	r2, [pc, #128]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e18:	f043 0308 	orr.w	r3, r3, #8
 8001e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1e:	4b1e      	ldr	r3, [pc, #120]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	617b      	str	r3, [r7, #20]
 8001e28:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001e2a:	e02e      	b.n	8001e8a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM6)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a1a      	ldr	r2, [pc, #104]	; (8001e9c <HAL_TIM_Base_MspInit+0xa0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d10e      	bne.n	8001e54 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b17      	ldr	r3, [pc, #92]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3e:	4a16      	ldr	r2, [pc, #88]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e40:	f043 0310 	orr.w	r3, r3, #16
 8001e44:	6413      	str	r3, [r2, #64]	; 0x40
 8001e46:	4b14      	ldr	r3, [pc, #80]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	f003 0310 	and.w	r3, r3, #16
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
}
 8001e52:	e01a      	b.n	8001e8a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM7)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a11      	ldr	r2, [pc, #68]	; (8001ea0 <HAL_TIM_Base_MspInit+0xa4>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d115      	bne.n	8001e8a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	4b0d      	ldr	r3, [pc, #52]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	4a0c      	ldr	r2, [pc, #48]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e68:	f043 0320 	orr.w	r3, r3, #32
 8001e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <HAL_TIM_Base_MspInit+0x9c>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	f003 0320 	and.w	r3, r3, #32
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2102      	movs	r1, #2
 8001e7e:	2037      	movs	r0, #55	; 0x37
 8001e80:	f000 fa01 	bl	8002286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e84:	2037      	movs	r0, #55	; 0x37
 8001e86:	f000 fa1a 	bl	80022be <HAL_NVIC_EnableIRQ>
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40000c00 	.word	0x40000c00
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40001000 	.word	0x40001000
 8001ea0:	40001400 	.word	0x40001400

08001ea4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ea8:	4b11      	ldr	r3, [pc, #68]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eaa:	4a12      	ldr	r2, [pc, #72]	; (8001ef4 <MX_USART2_UART_Init+0x50>)
 8001eac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eae:	4b10      	ldr	r3, [pc, #64]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ec2:	4b0b      	ldr	r3, [pc, #44]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eca:	220c      	movs	r2, #12
 8001ecc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ece:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed4:	4b06      	ldr	r3, [pc, #24]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eda:	4805      	ldr	r0, [pc, #20]	; (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001edc:	f002 fb68 	bl	80045b0 <HAL_UART_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ee6:	f7ff fd8d 	bl	8001a04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20006574 	.word	0x20006574
 8001ef4:	40004400 	.word	0x40004400

08001ef8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a1d      	ldr	r2, [pc, #116]	; (8001f8c <HAL_UART_MspInit+0x94>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d133      	bne.n	8001f82 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	4b1c      	ldr	r3, [pc, #112]	; (8001f90 <HAL_UART_MspInit+0x98>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	4a1b      	ldr	r2, [pc, #108]	; (8001f90 <HAL_UART_MspInit+0x98>)
 8001f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f28:	6413      	str	r3, [r2, #64]	; 0x40
 8001f2a:	4b19      	ldr	r3, [pc, #100]	; (8001f90 <HAL_UART_MspInit+0x98>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	4b15      	ldr	r3, [pc, #84]	; (8001f90 <HAL_UART_MspInit+0x98>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <HAL_UART_MspInit+0x98>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6313      	str	r3, [r2, #48]	; 0x30
 8001f46:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_UART_MspInit+0x98>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f52:	230c      	movs	r3, #12
 8001f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f56:	2302      	movs	r3, #2
 8001f58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f62:	2307      	movs	r3, #7
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f66:	f107 0314 	add.w	r3, r7, #20
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4809      	ldr	r0, [pc, #36]	; (8001f94 <HAL_UART_MspInit+0x9c>)
 8001f6e:	f001 f80f 	bl	8002f90 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2101      	movs	r1, #1
 8001f76:	2026      	movs	r0, #38	; 0x26
 8001f78:	f000 f985 	bl	8002286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f7c:	2026      	movs	r0, #38	; 0x26
 8001f7e:	f000 f99e 	bl	80022be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f82:	bf00      	nop
 8001f84:	3728      	adds	r7, #40	; 0x28
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40004400 	.word	0x40004400
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020000 	.word	0x40020000

08001f98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fd0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f9c:	480d      	ldr	r0, [pc, #52]	; (8001fd4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f9e:	490e      	ldr	r1, [pc, #56]	; (8001fd8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fa0:	4a0e      	ldr	r2, [pc, #56]	; (8001fdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fa4:	e002      	b.n	8001fac <LoopCopyDataInit>

08001fa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001faa:	3304      	adds	r3, #4

08001fac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fb0:	d3f9      	bcc.n	8001fa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fb2:	4a0b      	ldr	r2, [pc, #44]	; (8001fe0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fb4:	4c0b      	ldr	r4, [pc, #44]	; (8001fe4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb8:	e001      	b.n	8001fbe <LoopFillZerobss>

08001fba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fbc:	3204      	adds	r2, #4

08001fbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fc0:	d3fb      	bcc.n	8001fba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fc2:	f7ff fe51 	bl	8001c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fc6:	f003 fe61 	bl	8005c8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fca:	f7ff fc95 	bl	80018f8 <main>
  bx  lr    
 8001fce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fd8:	2000318c 	.word	0x2000318c
  ldr r2, =_sidata
 8001fdc:	0800aa3c 	.word	0x0800aa3c
  ldr r2, =_sbss
 8001fe0:	2000318c 	.word	0x2000318c
  ldr r4, =_ebss
 8001fe4:	200065ec 	.word	0x200065ec

08001fe8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fe8:	e7fe      	b.n	8001fe8 <ADC_IRQHandler>
	...

08001fec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ff0:	4b0e      	ldr	r3, [pc, #56]	; (800202c <HAL_Init+0x40>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	; (800202c <HAL_Init+0x40>)
 8001ff6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ffa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_Init+0x40>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0a      	ldr	r2, [pc, #40]	; (800202c <HAL_Init+0x40>)
 8002002:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002006:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002008:	4b08      	ldr	r3, [pc, #32]	; (800202c <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a07      	ldr	r2, [pc, #28]	; (800202c <HAL_Init+0x40>)
 800200e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002012:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002014:	2003      	movs	r0, #3
 8002016:	f000 f92b 	bl	8002270 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800201a:	200f      	movs	r0, #15
 800201c:	f000 f808 	bl	8002030 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002020:	f7ff fcf6 	bl	8001a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40023c00 	.word	0x40023c00

08002030 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002038:	4b12      	ldr	r3, [pc, #72]	; (8002084 <HAL_InitTick+0x54>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	4b12      	ldr	r3, [pc, #72]	; (8002088 <HAL_InitTick+0x58>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	4619      	mov	r1, r3
 8002042:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002046:	fbb3 f3f1 	udiv	r3, r3, r1
 800204a:	fbb2 f3f3 	udiv	r3, r2, r3
 800204e:	4618      	mov	r0, r3
 8002050:	f000 f943 	bl	80022da <HAL_SYSTICK_Config>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e00e      	b.n	800207c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b0f      	cmp	r3, #15
 8002062:	d80a      	bhi.n	800207a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002064:	2200      	movs	r2, #0
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	f04f 30ff 	mov.w	r0, #4294967295
 800206c:	f000 f90b 	bl	8002286 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002070:	4a06      	ldr	r2, [pc, #24]	; (800208c <HAL_InitTick+0x5c>)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	e000      	b.n	800207c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
}
 800207c:	4618      	mov	r0, r3
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20002fa4 	.word	0x20002fa4
 8002088:	20002fac 	.word	0x20002fac
 800208c:	20002fa8 	.word	0x20002fa8

08002090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002094:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_IncTick+0x20>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <HAL_IncTick+0x24>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4413      	add	r3, r2
 80020a0:	4a04      	ldr	r2, [pc, #16]	; (80020b4 <HAL_IncTick+0x24>)
 80020a2:	6013      	str	r3, [r2, #0]
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	20002fac 	.word	0x20002fac
 80020b4:	200065b8 	.word	0x200065b8

080020b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return uwTick;
 80020bc:	4b03      	ldr	r3, [pc, #12]	; (80020cc <HAL_GetTick+0x14>)
 80020be:	681b      	ldr	r3, [r3, #0]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	200065b8 	.word	0x200065b8

080020d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020e0:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <__NVIC_SetPriorityGrouping+0x44>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020ec:	4013      	ands	r3, r2
 80020ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002102:	4a04      	ldr	r2, [pc, #16]	; (8002114 <__NVIC_SetPriorityGrouping+0x44>)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	60d3      	str	r3, [r2, #12]
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <__NVIC_GetPriorityGrouping+0x18>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	0a1b      	lsrs	r3, r3, #8
 8002122:	f003 0307 	and.w	r3, r3, #7
}
 8002126:	4618      	mov	r0, r3
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800213e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002142:	2b00      	cmp	r3, #0
 8002144:	db0b      	blt.n	800215e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	f003 021f 	and.w	r2, r3, #31
 800214c:	4907      	ldr	r1, [pc, #28]	; (800216c <__NVIC_EnableIRQ+0x38>)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	095b      	lsrs	r3, r3, #5
 8002154:	2001      	movs	r0, #1
 8002156:	fa00 f202 	lsl.w	r2, r0, r2
 800215a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000e100 	.word	0xe000e100

08002170 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	6039      	str	r1, [r7, #0]
 800217a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800217c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002180:	2b00      	cmp	r3, #0
 8002182:	db0a      	blt.n	800219a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	b2da      	uxtb	r2, r3
 8002188:	490c      	ldr	r1, [pc, #48]	; (80021bc <__NVIC_SetPriority+0x4c>)
 800218a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218e:	0112      	lsls	r2, r2, #4
 8002190:	b2d2      	uxtb	r2, r2
 8002192:	440b      	add	r3, r1
 8002194:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002198:	e00a      	b.n	80021b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	b2da      	uxtb	r2, r3
 800219e:	4908      	ldr	r1, [pc, #32]	; (80021c0 <__NVIC_SetPriority+0x50>)
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	f003 030f 	and.w	r3, r3, #15
 80021a6:	3b04      	subs	r3, #4
 80021a8:	0112      	lsls	r2, r2, #4
 80021aa:	b2d2      	uxtb	r2, r2
 80021ac:	440b      	add	r3, r1
 80021ae:	761a      	strb	r2, [r3, #24]
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	e000e100 	.word	0xe000e100
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b089      	sub	sp, #36	; 0x24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	f1c3 0307 	rsb	r3, r3, #7
 80021de:	2b04      	cmp	r3, #4
 80021e0:	bf28      	it	cs
 80021e2:	2304      	movcs	r3, #4
 80021e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	3304      	adds	r3, #4
 80021ea:	2b06      	cmp	r3, #6
 80021ec:	d902      	bls.n	80021f4 <NVIC_EncodePriority+0x30>
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	3b03      	subs	r3, #3
 80021f2:	e000      	b.n	80021f6 <NVIC_EncodePriority+0x32>
 80021f4:	2300      	movs	r3, #0
 80021f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f8:	f04f 32ff 	mov.w	r2, #4294967295
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43da      	mvns	r2, r3
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	401a      	ands	r2, r3
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800220c:	f04f 31ff 	mov.w	r1, #4294967295
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
 8002216:	43d9      	mvns	r1, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800221c:	4313      	orrs	r3, r2
         );
}
 800221e:	4618      	mov	r0, r3
 8002220:	3724      	adds	r7, #36	; 0x24
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
	...

0800222c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3b01      	subs	r3, #1
 8002238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800223c:	d301      	bcc.n	8002242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800223e:	2301      	movs	r3, #1
 8002240:	e00f      	b.n	8002262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002242:	4a0a      	ldr	r2, [pc, #40]	; (800226c <SysTick_Config+0x40>)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	3b01      	subs	r3, #1
 8002248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800224a:	210f      	movs	r1, #15
 800224c:	f04f 30ff 	mov.w	r0, #4294967295
 8002250:	f7ff ff8e 	bl	8002170 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002254:	4b05      	ldr	r3, [pc, #20]	; (800226c <SysTick_Config+0x40>)
 8002256:	2200      	movs	r2, #0
 8002258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800225a:	4b04      	ldr	r3, [pc, #16]	; (800226c <SysTick_Config+0x40>)
 800225c:	2207      	movs	r2, #7
 800225e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	e000e010 	.word	0xe000e010

08002270 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff ff29 	bl	80020d0 <__NVIC_SetPriorityGrouping>
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002286:	b580      	push	{r7, lr}
 8002288:	b086      	sub	sp, #24
 800228a:	af00      	add	r7, sp, #0
 800228c:	4603      	mov	r3, r0
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	607a      	str	r2, [r7, #4]
 8002292:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002294:	2300      	movs	r3, #0
 8002296:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002298:	f7ff ff3e 	bl	8002118 <__NVIC_GetPriorityGrouping>
 800229c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	68b9      	ldr	r1, [r7, #8]
 80022a2:	6978      	ldr	r0, [r7, #20]
 80022a4:	f7ff ff8e 	bl	80021c4 <NVIC_EncodePriority>
 80022a8:	4602      	mov	r2, r0
 80022aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7ff ff5d 	bl	8002170 <__NVIC_SetPriority>
}
 80022b6:	bf00      	nop
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b082      	sub	sp, #8
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	4603      	mov	r3, r0
 80022c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff ff31 	bl	8002134 <__NVIC_EnableIRQ>
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b082      	sub	sp, #8
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff ffa2 	bl	800222c <SysTick_Config>
 80022e8:	4603      	mov	r3, r0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
	...

080022f4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b04      	cmp	r3, #4
 8002300:	d106      	bne.n	8002310 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002302:	4b09      	ldr	r3, [pc, #36]	; (8002328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a08      	ldr	r2, [pc, #32]	; (8002328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002308:	f043 0304 	orr.w	r3, r3, #4
 800230c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800230e:	e005      	b.n	800231c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002310:	4b05      	ldr	r3, [pc, #20]	; (8002328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a04      	ldr	r2, [pc, #16]	; (8002328 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002316:	f023 0304 	bic.w	r3, r3, #4
 800231a:	6013      	str	r3, [r2, #0]
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000e010 	.word	0xe000e010

0800232c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e014      	b.n	8002368 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	791b      	ldrb	r3, [r3, #4]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d105      	bne.n	8002354 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f7fe fe94 	bl	800107c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2202      	movs	r2, #2
 8002358:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
 800237c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	795b      	ldrb	r3, [r3, #5]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_DAC_Start_DMA+0x22>
 800238e:	2302      	movs	r3, #2
 8002390:	e0ab      	b.n	80024ea <HAL_DAC_Start_DMA+0x17a>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2201      	movs	r2, #1
 8002396:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2202      	movs	r2, #2
 800239c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d12f      	bne.n	8002404 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	4a52      	ldr	r2, [pc, #328]	; (80024f4 <HAL_DAC_Start_DMA+0x184>)
 80023aa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	4a51      	ldr	r2, [pc, #324]	; (80024f8 <HAL_DAC_Start_DMA+0x188>)
 80023b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	4a50      	ldr	r2, [pc, #320]	; (80024fc <HAL_DAC_Start_DMA+0x18c>)
 80023ba:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023ca:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	2b08      	cmp	r3, #8
 80023d0:	d013      	beq.n	80023fa <HAL_DAC_Start_DMA+0x8a>
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d845      	bhi.n	8002464 <HAL_DAC_Start_DMA+0xf4>
 80023d8:	6a3b      	ldr	r3, [r7, #32]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_DAC_Start_DMA+0x76>
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	2b04      	cmp	r3, #4
 80023e2:	d005      	beq.n	80023f0 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80023e4:	e03e      	b.n	8002464 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	3308      	adds	r3, #8
 80023ec:	613b      	str	r3, [r7, #16]
        break;
 80023ee:	e03c      	b.n	800246a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	330c      	adds	r3, #12
 80023f6:	613b      	str	r3, [r7, #16]
        break;
 80023f8:	e037      	b.n	800246a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	3310      	adds	r3, #16
 8002400:	613b      	str	r3, [r7, #16]
        break;
 8002402:	e032      	b.n	800246a <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	4a3d      	ldr	r2, [pc, #244]	; (8002500 <HAL_DAC_Start_DMA+0x190>)
 800240a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	4a3c      	ldr	r2, [pc, #240]	; (8002504 <HAL_DAC_Start_DMA+0x194>)
 8002412:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	4a3b      	ldr	r2, [pc, #236]	; (8002508 <HAL_DAC_Start_DMA+0x198>)
 800241a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800242a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800242c:	6a3b      	ldr	r3, [r7, #32]
 800242e:	2b08      	cmp	r3, #8
 8002430:	d013      	beq.n	800245a <HAL_DAC_Start_DMA+0xea>
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	2b08      	cmp	r3, #8
 8002436:	d817      	bhi.n	8002468 <HAL_DAC_Start_DMA+0xf8>
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_DAC_Start_DMA+0xd6>
 800243e:	6a3b      	ldr	r3, [r7, #32]
 8002440:	2b04      	cmp	r3, #4
 8002442:	d005      	beq.n	8002450 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002444:	e010      	b.n	8002468 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	3314      	adds	r3, #20
 800244c:	613b      	str	r3, [r7, #16]
        break;
 800244e:	e00c      	b.n	800246a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	3318      	adds	r3, #24
 8002456:	613b      	str	r3, [r7, #16]
        break;
 8002458:	e007      	b.n	800246a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	331c      	adds	r3, #28
 8002460:	613b      	str	r3, [r7, #16]
        break;
 8002462:	e002      	b.n	800246a <HAL_DAC_Start_DMA+0xfa>
        break;
 8002464:	bf00      	nop
 8002466:	e000      	b.n	800246a <HAL_DAC_Start_DMA+0xfa>
        break;
 8002468:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d111      	bne.n	8002494 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800247e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6898      	ldr	r0, [r3, #8]
 8002484:	6879      	ldr	r1, [r7, #4]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	f000 fa2d 	bl	80028e8 <HAL_DMA_Start_IT>
 800248e:	4603      	mov	r3, r0
 8002490:	75fb      	strb	r3, [r7, #23]
 8002492:	e010      	b.n	80024b6 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80024a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	68d8      	ldr	r0, [r3, #12]
 80024a8:	6879      	ldr	r1, [r7, #4]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	f000 fa1b 	bl	80028e8 <HAL_DMA_Start_IT>
 80024b2:	4603      	mov	r3, r0
 80024b4:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80024bc:	7dfb      	ldrb	r3, [r7, #23]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10c      	bne.n	80024dc <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6819      	ldr	r1, [r3, #0]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	2201      	movs	r2, #1
 80024d0:	409a      	lsls	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	e005      	b.n	80024e8 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	f043 0204 	orr.w	r2, r3, #4
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80024e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	08002677 	.word	0x08002677
 80024f8:	08002699 	.word	0x08002699
 80024fc:	080026b5 	.word	0x080026b5
 8002500:	0800271f 	.word	0x0800271f
 8002504:	08002741 	.word	0x08002741
 8002508:	0800275d 	.word	0x0800275d

0800250c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6819      	ldr	r1, [r3, #0]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	f003 0310 	and.w	r3, r3, #16
 8002522:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43da      	mvns	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	400a      	ands	r2, r1
 8002532:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6819      	ldr	r1, [r3, #0]
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	f003 0310 	and.w	r3, r3, #16
 8002540:	2201      	movs	r2, #1
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	400a      	ands	r2, r1
 800254e:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10d      	bne.n	8002572 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	4618      	mov	r0, r3
 800255c:	f000 fa1c 	bl	8002998 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	e00c      	b.n	800258c <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	4618      	mov	r0, r3
 8002578:	f000 fa0e 	bl	8002998 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800258a:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	795b      	ldrb	r3, [r3, #5]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_DAC_ConfigChannel+0x18>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e03c      	b.n	800266a <HAL_DAC_ConfigChannel+0x92>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2201      	movs	r2, #1
 80025f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2202      	movs	r2, #2
 80025fa:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f003 0310 	and.w	r3, r3, #16
 800260a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	43db      	mvns	r3, r3
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	4013      	ands	r3, r2
 8002618:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f003 0310 	and.w	r3, r3, #16
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6819      	ldr	r1, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f003 0310 	and.w	r3, r3, #16
 800264c:	22c0      	movs	r2, #192	; 0xc0
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	43da      	mvns	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	400a      	ands	r2, r1
 800265a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2201      	movs	r2, #1
 8002660:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	371c      	adds	r7, #28
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b084      	sub	sp, #16
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002682:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f7ff ff89 	bl	800259c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2201      	movs	r2, #1
 800268e:	711a      	strb	r2, [r3, #4]
}
 8002690:	bf00      	nop
 8002692:	3710      	adds	r7, #16
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f7ff ff82 	bl	80025b0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80026ac:	bf00      	nop
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	f043 0204 	orr.w	r2, r3, #4
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f7ff ff78 	bl	80025c4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2201      	movs	r2, #1
 80026d8:	711a      	strb	r2, [r3, #4]
}
 80026da:	bf00      	nop
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b084      	sub	sp, #16
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f7ff ffd8 	bl	80026e2 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2201      	movs	r2, #1
 8002736:	711a      	strb	r2, [r3, #4]
}
 8002738:	bf00      	nop
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800274c:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f7ff ffd1 	bl	80026f6 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002754:	bf00      	nop
 8002756:	3710      	adds	r7, #16
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002768:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	f043 0204 	orr.w	r2, r3, #4
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f7ff ffc7 	bl	800270a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2201      	movs	r2, #1
 8002780:	711a      	strb	r2, [r3, #4]
}
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002798:	f7ff fc8e 	bl	80020b8 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e099      	b.n	80028dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027c8:	e00f      	b.n	80027ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027ca:	f7ff fc75 	bl	80020b8 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b05      	cmp	r3, #5
 80027d6:	d908      	bls.n	80027ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2220      	movs	r2, #32
 80027dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2203      	movs	r2, #3
 80027e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e078      	b.n	80028dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1e8      	bne.n	80027ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	4b38      	ldr	r3, [pc, #224]	; (80028e4 <HAL_DMA_Init+0x158>)
 8002804:	4013      	ands	r3, r2
 8002806:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002816:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800282e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	4313      	orrs	r3, r2
 800283a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	2b04      	cmp	r3, #4
 8002842:	d107      	bne.n	8002854 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284c:	4313      	orrs	r3, r2
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	4313      	orrs	r3, r2
 8002852:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f023 0307 	bic.w	r3, r3, #7
 800286a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	4313      	orrs	r3, r2
 8002874:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287a:	2b04      	cmp	r3, #4
 800287c:	d117      	bne.n	80028ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	4313      	orrs	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00e      	beq.n	80028ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 fb01 	bl	8002e98 <DMA_CheckFifoParam>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2240      	movs	r2, #64	; 0x40
 80028a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80028aa:	2301      	movs	r3, #1
 80028ac:	e016      	b.n	80028dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 fab8 	bl	8002e2c <DMA_CalcBaseAndBitshift>
 80028bc:	4603      	mov	r3, r0
 80028be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028c4:	223f      	movs	r2, #63	; 0x3f
 80028c6:	409a      	lsls	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	f010803f 	.word	0xf010803f

080028e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_DMA_Start_IT+0x26>
 800290a:	2302      	movs	r3, #2
 800290c:	e040      	b.n	8002990 <HAL_DMA_Start_IT+0xa8>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d12f      	bne.n	8002982 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2202      	movs	r2, #2
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	68b9      	ldr	r1, [r7, #8]
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 fa4a 	bl	8002dd0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002940:	223f      	movs	r2, #63	; 0x3f
 8002942:	409a      	lsls	r2, r3
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 0216 	orr.w	r2, r2, #22
 8002956:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295c:	2b00      	cmp	r3, #0
 800295e:	d007      	beq.n	8002970 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0208 	orr.w	r2, r2, #8
 800296e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0201 	orr.w	r2, r2, #1
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	e005      	b.n	800298e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800298a:	2302      	movs	r3, #2
 800298c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800298e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029a6:	f7ff fb87 	bl	80020b8 <HAL_GetTick>
 80029aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d008      	beq.n	80029ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2280      	movs	r2, #128	; 0x80
 80029bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e052      	b.n	8002a70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 0216 	bic.w	r2, r2, #22
 80029d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d103      	bne.n	80029fa <HAL_DMA_Abort+0x62>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d007      	beq.n	8002a0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 0208 	bic.w	r2, r2, #8
 8002a08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0201 	bic.w	r2, r2, #1
 8002a18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a1a:	e013      	b.n	8002a44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a1c:	f7ff fb4c 	bl	80020b8 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b05      	cmp	r3, #5
 8002a28:	d90c      	bls.n	8002a44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2203      	movs	r2, #3
 8002a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e015      	b.n	8002a70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1e4      	bne.n	8002a1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	223f      	movs	r2, #63	; 0x3f
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d004      	beq.n	8002a96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2280      	movs	r2, #128	; 0x80
 8002a90:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e00c      	b.n	8002ab0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2205      	movs	r2, #5
 8002a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0201 	bic.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ac8:	4b92      	ldr	r3, [pc, #584]	; (8002d14 <HAL_DMA_IRQHandler+0x258>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a92      	ldr	r2, [pc, #584]	; (8002d18 <HAL_DMA_IRQHandler+0x25c>)
 8002ace:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad2:	0a9b      	lsrs	r3, r3, #10
 8002ad4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ada:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae6:	2208      	movs	r2, #8
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d01a      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d013      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0204 	bic.w	r2, r2, #4
 8002b0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b14:	2208      	movs	r2, #8
 8002b16:	409a      	lsls	r2, r3
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d012      	beq.n	8002b5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	409a      	lsls	r2, r3
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b56:	f043 0202 	orr.w	r2, r3, #2
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b62:	2204      	movs	r2, #4
 8002b64:	409a      	lsls	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d012      	beq.n	8002b94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00b      	beq.n	8002b94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b80:	2204      	movs	r2, #4
 8002b82:	409a      	lsls	r2, r3
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b8c:	f043 0204 	orr.w	r2, r3, #4
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b98:	2210      	movs	r2, #16
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d043      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0308 	and.w	r3, r3, #8
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d03c      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb6:	2210      	movs	r2, #16
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d018      	beq.n	8002bfe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d108      	bne.n	8002bec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d024      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
 8002bea:	e01f      	b.n	8002c2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d01b      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	4798      	blx	r3
 8002bfc:	e016      	b.n	8002c2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d107      	bne.n	8002c1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 0208 	bic.w	r2, r2, #8
 8002c1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c30:	2220      	movs	r2, #32
 8002c32:	409a      	lsls	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 808e 	beq.w	8002d5a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0310 	and.w	r3, r3, #16
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	f000 8086 	beq.w	8002d5a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c52:	2220      	movs	r2, #32
 8002c54:	409a      	lsls	r2, r3
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b05      	cmp	r3, #5
 8002c64:	d136      	bne.n	8002cd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0216 	bic.w	r2, r2, #22
 8002c74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	695a      	ldr	r2, [r3, #20]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d103      	bne.n	8002c96 <HAL_DMA_IRQHandler+0x1da>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d007      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0208 	bic.w	r2, r2, #8
 8002ca4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002caa:	223f      	movs	r2, #63	; 0x3f
 8002cac:	409a      	lsls	r2, r3
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d07d      	beq.n	8002dc6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	4798      	blx	r3
        }
        return;
 8002cd2:	e078      	b.n	8002dc6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d01c      	beq.n	8002d1c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d108      	bne.n	8002d02 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d030      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	4798      	blx	r3
 8002d00:	e02b      	b.n	8002d5a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d027      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	4798      	blx	r3
 8002d12:	e022      	b.n	8002d5a <HAL_DMA_IRQHandler+0x29e>
 8002d14:	20002fa4 	.word	0x20002fa4
 8002d18:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10f      	bne.n	8002d4a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0210 	bic.w	r2, r2, #16
 8002d38:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d032      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d022      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2205      	movs	r2, #5
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0201 	bic.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d307      	bcc.n	8002da2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1f2      	bne.n	8002d86 <HAL_DMA_IRQHandler+0x2ca>
 8002da0:	e000      	b.n	8002da4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002da2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d005      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	4798      	blx	r3
 8002dc4:	e000      	b.n	8002dc8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002dc6:	bf00      	nop
    }
  }
}
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop

08002dd0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
 8002ddc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002dec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	2b40      	cmp	r3, #64	; 0x40
 8002dfc:	d108      	bne.n	8002e10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e0e:	e007      	b.n	8002e20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	60da      	str	r2, [r3, #12]
}
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	3b10      	subs	r3, #16
 8002e3c:	4a14      	ldr	r2, [pc, #80]	; (8002e90 <DMA_CalcBaseAndBitshift+0x64>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	091b      	lsrs	r3, r3, #4
 8002e44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e46:	4a13      	ldr	r2, [pc, #76]	; (8002e94 <DMA_CalcBaseAndBitshift+0x68>)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d909      	bls.n	8002e6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e62:	f023 0303 	bic.w	r3, r3, #3
 8002e66:	1d1a      	adds	r2, r3, #4
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	659a      	str	r2, [r3, #88]	; 0x58
 8002e6c:	e007      	b.n	8002e7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e76:	f023 0303 	bic.w	r3, r3, #3
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	aaaaaaab 	.word	0xaaaaaaab
 8002e94:	0800a570 	.word	0x0800a570

08002e98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d11f      	bne.n	8002ef2 <DMA_CheckFifoParam+0x5a>
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d856      	bhi.n	8002f66 <DMA_CheckFifoParam+0xce>
 8002eb8:	a201      	add	r2, pc, #4	; (adr r2, 8002ec0 <DMA_CheckFifoParam+0x28>)
 8002eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebe:	bf00      	nop
 8002ec0:	08002ed1 	.word	0x08002ed1
 8002ec4:	08002ee3 	.word	0x08002ee3
 8002ec8:	08002ed1 	.word	0x08002ed1
 8002ecc:	08002f67 	.word	0x08002f67
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d046      	beq.n	8002f6a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ee0:	e043      	b.n	8002f6a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002eea:	d140      	bne.n	8002f6e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ef0:	e03d      	b.n	8002f6e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002efa:	d121      	bne.n	8002f40 <DMA_CheckFifoParam+0xa8>
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2b03      	cmp	r3, #3
 8002f00:	d837      	bhi.n	8002f72 <DMA_CheckFifoParam+0xda>
 8002f02:	a201      	add	r2, pc, #4	; (adr r2, 8002f08 <DMA_CheckFifoParam+0x70>)
 8002f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f08:	08002f19 	.word	0x08002f19
 8002f0c:	08002f1f 	.word	0x08002f1f
 8002f10:	08002f19 	.word	0x08002f19
 8002f14:	08002f31 	.word	0x08002f31
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f1c:	e030      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d025      	beq.n	8002f76 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f2e:	e022      	b.n	8002f76 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f34:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f38:	d11f      	bne.n	8002f7a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f3e:	e01c      	b.n	8002f7a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d903      	bls.n	8002f4e <DMA_CheckFifoParam+0xb6>
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d003      	beq.n	8002f54 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f4c:	e018      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
      break;
 8002f52:	e015      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00e      	beq.n	8002f7e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	73fb      	strb	r3, [r7, #15]
      break;
 8002f64:	e00b      	b.n	8002f7e <DMA_CheckFifoParam+0xe6>
      break;
 8002f66:	bf00      	nop
 8002f68:	e00a      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      break;
 8002f6a:	bf00      	nop
 8002f6c:	e008      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      break;
 8002f6e:	bf00      	nop
 8002f70:	e006      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      break;
 8002f72:	bf00      	nop
 8002f74:	e004      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      break;
 8002f76:	bf00      	nop
 8002f78:	e002      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f7a:	bf00      	nop
 8002f7c:	e000      	b.n	8002f80 <DMA_CheckFifoParam+0xe8>
      break;
 8002f7e:	bf00      	nop
    }
  } 
  
  return status; 
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop

08002f90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b089      	sub	sp, #36	; 0x24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	61fb      	str	r3, [r7, #28]
 8002faa:	e16b      	b.n	8003284 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fac:	2201      	movs	r2, #1
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	f040 815a 	bne.w	800327e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d005      	beq.n	8002fe2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d130      	bne.n	8003044 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	2203      	movs	r2, #3
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	fa02 f303 	lsl.w	r3, r2, r3
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003018:	2201      	movs	r2, #1
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4013      	ands	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	f003 0201 	and.w	r2, r3, #1
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4313      	orrs	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f003 0303 	and.w	r3, r3, #3
 800304c:	2b03      	cmp	r3, #3
 800304e:	d017      	beq.n	8003080 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	2203      	movs	r2, #3
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	43db      	mvns	r3, r3
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4013      	ands	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4313      	orrs	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f003 0303 	and.w	r3, r3, #3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d123      	bne.n	80030d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	08da      	lsrs	r2, r3, #3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3208      	adds	r2, #8
 8003094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003098:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	220f      	movs	r2, #15
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	691a      	ldr	r2, [r3, #16]
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	08da      	lsrs	r2, r3, #3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	3208      	adds	r2, #8
 80030ce:	69b9      	ldr	r1, [r7, #24]
 80030d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	2203      	movs	r2, #3
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	43db      	mvns	r3, r3
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	4013      	ands	r3, r2
 80030ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 0203 	and.w	r2, r3, #3
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	4313      	orrs	r3, r2
 8003100:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 80b4 	beq.w	800327e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	4b60      	ldr	r3, [pc, #384]	; (800329c <HAL_GPIO_Init+0x30c>)
 800311c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311e:	4a5f      	ldr	r2, [pc, #380]	; (800329c <HAL_GPIO_Init+0x30c>)
 8003120:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003124:	6453      	str	r3, [r2, #68]	; 0x44
 8003126:	4b5d      	ldr	r3, [pc, #372]	; (800329c <HAL_GPIO_Init+0x30c>)
 8003128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003132:	4a5b      	ldr	r2, [pc, #364]	; (80032a0 <HAL_GPIO_Init+0x310>)
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	089b      	lsrs	r3, r3, #2
 8003138:	3302      	adds	r3, #2
 800313a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	220f      	movs	r2, #15
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	43db      	mvns	r3, r3
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	4013      	ands	r3, r2
 8003154:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a52      	ldr	r2, [pc, #328]	; (80032a4 <HAL_GPIO_Init+0x314>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d02b      	beq.n	80031b6 <HAL_GPIO_Init+0x226>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a51      	ldr	r2, [pc, #324]	; (80032a8 <HAL_GPIO_Init+0x318>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d025      	beq.n	80031b2 <HAL_GPIO_Init+0x222>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a50      	ldr	r2, [pc, #320]	; (80032ac <HAL_GPIO_Init+0x31c>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d01f      	beq.n	80031ae <HAL_GPIO_Init+0x21e>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a4f      	ldr	r2, [pc, #316]	; (80032b0 <HAL_GPIO_Init+0x320>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d019      	beq.n	80031aa <HAL_GPIO_Init+0x21a>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a4e      	ldr	r2, [pc, #312]	; (80032b4 <HAL_GPIO_Init+0x324>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d013      	beq.n	80031a6 <HAL_GPIO_Init+0x216>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a4d      	ldr	r2, [pc, #308]	; (80032b8 <HAL_GPIO_Init+0x328>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d00d      	beq.n	80031a2 <HAL_GPIO_Init+0x212>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a4c      	ldr	r2, [pc, #304]	; (80032bc <HAL_GPIO_Init+0x32c>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d007      	beq.n	800319e <HAL_GPIO_Init+0x20e>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a4b      	ldr	r2, [pc, #300]	; (80032c0 <HAL_GPIO_Init+0x330>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d101      	bne.n	800319a <HAL_GPIO_Init+0x20a>
 8003196:	2307      	movs	r3, #7
 8003198:	e00e      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 800319a:	2308      	movs	r3, #8
 800319c:	e00c      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 800319e:	2306      	movs	r3, #6
 80031a0:	e00a      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 80031a2:	2305      	movs	r3, #5
 80031a4:	e008      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 80031a6:	2304      	movs	r3, #4
 80031a8:	e006      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 80031aa:	2303      	movs	r3, #3
 80031ac:	e004      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 80031ae:	2302      	movs	r3, #2
 80031b0:	e002      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <HAL_GPIO_Init+0x228>
 80031b6:	2300      	movs	r3, #0
 80031b8:	69fa      	ldr	r2, [r7, #28]
 80031ba:	f002 0203 	and.w	r2, r2, #3
 80031be:	0092      	lsls	r2, r2, #2
 80031c0:	4093      	lsls	r3, r2
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031c8:	4935      	ldr	r1, [pc, #212]	; (80032a0 <HAL_GPIO_Init+0x310>)
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	089b      	lsrs	r3, r3, #2
 80031ce:	3302      	adds	r3, #2
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031d6:	4b3b      	ldr	r3, [pc, #236]	; (80032c4 <HAL_GPIO_Init+0x334>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	43db      	mvns	r3, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4013      	ands	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031fa:	4a32      	ldr	r2, [pc, #200]	; (80032c4 <HAL_GPIO_Init+0x334>)
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003200:	4b30      	ldr	r3, [pc, #192]	; (80032c4 <HAL_GPIO_Init+0x334>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003224:	4a27      	ldr	r2, [pc, #156]	; (80032c4 <HAL_GPIO_Init+0x334>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800322a:	4b26      	ldr	r3, [pc, #152]	; (80032c4 <HAL_GPIO_Init+0x334>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	43db      	mvns	r3, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4013      	ands	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	4313      	orrs	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800324e:	4a1d      	ldr	r2, [pc, #116]	; (80032c4 <HAL_GPIO_Init+0x334>)
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003254:	4b1b      	ldr	r3, [pc, #108]	; (80032c4 <HAL_GPIO_Init+0x334>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	43db      	mvns	r3, r3
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4013      	ands	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	4313      	orrs	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003278:	4a12      	ldr	r2, [pc, #72]	; (80032c4 <HAL_GPIO_Init+0x334>)
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	3301      	adds	r3, #1
 8003282:	61fb      	str	r3, [r7, #28]
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	2b0f      	cmp	r3, #15
 8003288:	f67f ae90 	bls.w	8002fac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	3724      	adds	r7, #36	; 0x24
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	40023800 	.word	0x40023800
 80032a0:	40013800 	.word	0x40013800
 80032a4:	40020000 	.word	0x40020000
 80032a8:	40020400 	.word	0x40020400
 80032ac:	40020800 	.word	0x40020800
 80032b0:	40020c00 	.word	0x40020c00
 80032b4:	40021000 	.word	0x40021000
 80032b8:	40021400 	.word	0x40021400
 80032bc:	40021800 	.word	0x40021800
 80032c0:	40021c00 	.word	0x40021c00
 80032c4:	40013c00 	.word	0x40013c00

080032c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	460b      	mov	r3, r1
 80032d2:	807b      	strh	r3, [r7, #2]
 80032d4:	4613      	mov	r3, r2
 80032d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032d8:	787b      	ldrb	r3, [r7, #1]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d003      	beq.n	80032e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032de:	887a      	ldrh	r2, [r7, #2]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032e4:	e003      	b.n	80032ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032e6:	887b      	ldrh	r3, [r7, #2]
 80032e8:	041a      	lsls	r2, r3, #16
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	619a      	str	r2, [r3, #24]
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
	...

080032fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e264      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d075      	beq.n	8003406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800331a:	4ba3      	ldr	r3, [pc, #652]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 030c 	and.w	r3, r3, #12
 8003322:	2b04      	cmp	r3, #4
 8003324:	d00c      	beq.n	8003340 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003326:	4ba0      	ldr	r3, [pc, #640]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800332e:	2b08      	cmp	r3, #8
 8003330:	d112      	bne.n	8003358 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003332:	4b9d      	ldr	r3, [pc, #628]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800333a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800333e:	d10b      	bne.n	8003358 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003340:	4b99      	ldr	r3, [pc, #612]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d05b      	beq.n	8003404 <HAL_RCC_OscConfig+0x108>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d157      	bne.n	8003404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e23f      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003360:	d106      	bne.n	8003370 <HAL_RCC_OscConfig+0x74>
 8003362:	4b91      	ldr	r3, [pc, #580]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a90      	ldr	r2, [pc, #576]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	e01d      	b.n	80033ac <HAL_RCC_OscConfig+0xb0>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003378:	d10c      	bne.n	8003394 <HAL_RCC_OscConfig+0x98>
 800337a:	4b8b      	ldr	r3, [pc, #556]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a8a      	ldr	r2, [pc, #552]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003384:	6013      	str	r3, [r2, #0]
 8003386:	4b88      	ldr	r3, [pc, #544]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a87      	ldr	r2, [pc, #540]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800338c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003390:	6013      	str	r3, [r2, #0]
 8003392:	e00b      	b.n	80033ac <HAL_RCC_OscConfig+0xb0>
 8003394:	4b84      	ldr	r3, [pc, #528]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a83      	ldr	r2, [pc, #524]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800339a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800339e:	6013      	str	r3, [r2, #0]
 80033a0:	4b81      	ldr	r3, [pc, #516]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a80      	ldr	r2, [pc, #512]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 80033a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d013      	beq.n	80033dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b4:	f7fe fe80 	bl	80020b8 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033bc:	f7fe fe7c 	bl	80020b8 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b64      	cmp	r3, #100	; 0x64
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e204      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ce:	4b76      	ldr	r3, [pc, #472]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0f0      	beq.n	80033bc <HAL_RCC_OscConfig+0xc0>
 80033da:	e014      	b.n	8003406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033dc:	f7fe fe6c 	bl	80020b8 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033e4:	f7fe fe68 	bl	80020b8 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b64      	cmp	r3, #100	; 0x64
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e1f0      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033f6:	4b6c      	ldr	r3, [pc, #432]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f0      	bne.n	80033e4 <HAL_RCC_OscConfig+0xe8>
 8003402:	e000      	b.n	8003406 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d063      	beq.n	80034da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003412:	4b65      	ldr	r3, [pc, #404]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f003 030c 	and.w	r3, r3, #12
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00b      	beq.n	8003436 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800341e:	4b62      	ldr	r3, [pc, #392]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003426:	2b08      	cmp	r3, #8
 8003428:	d11c      	bne.n	8003464 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800342a:	4b5f      	ldr	r3, [pc, #380]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d116      	bne.n	8003464 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003436:	4b5c      	ldr	r3, [pc, #368]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d005      	beq.n	800344e <HAL_RCC_OscConfig+0x152>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d001      	beq.n	800344e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e1c4      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800344e:	4b56      	ldr	r3, [pc, #344]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	4952      	ldr	r1, [pc, #328]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800345e:	4313      	orrs	r3, r2
 8003460:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003462:	e03a      	b.n	80034da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d020      	beq.n	80034ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800346c:	4b4f      	ldr	r3, [pc, #316]	; (80035ac <HAL_RCC_OscConfig+0x2b0>)
 800346e:	2201      	movs	r2, #1
 8003470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003472:	f7fe fe21 	bl	80020b8 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800347a:	f7fe fe1d 	bl	80020b8 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e1a5      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800348c:	4b46      	ldr	r3, [pc, #280]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0f0      	beq.n	800347a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003498:	4b43      	ldr	r3, [pc, #268]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	00db      	lsls	r3, r3, #3
 80034a6:	4940      	ldr	r1, [pc, #256]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	600b      	str	r3, [r1, #0]
 80034ac:	e015      	b.n	80034da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034ae:	4b3f      	ldr	r3, [pc, #252]	; (80035ac <HAL_RCC_OscConfig+0x2b0>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b4:	f7fe fe00 	bl	80020b8 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034bc:	f7fe fdfc 	bl	80020b8 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e184      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ce:	4b36      	ldr	r3, [pc, #216]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f0      	bne.n	80034bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d030      	beq.n	8003548 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d016      	beq.n	800351c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ee:	4b30      	ldr	r3, [pc, #192]	; (80035b0 <HAL_RCC_OscConfig+0x2b4>)
 80034f0:	2201      	movs	r2, #1
 80034f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f4:	f7fe fde0 	bl	80020b8 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034fc:	f7fe fddc 	bl	80020b8 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e164      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800350e:	4b26      	ldr	r3, [pc, #152]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d0f0      	beq.n	80034fc <HAL_RCC_OscConfig+0x200>
 800351a:	e015      	b.n	8003548 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800351c:	4b24      	ldr	r3, [pc, #144]	; (80035b0 <HAL_RCC_OscConfig+0x2b4>)
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003522:	f7fe fdc9 	bl	80020b8 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003528:	e008      	b.n	800353c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800352a:	f7fe fdc5 	bl	80020b8 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e14d      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800353c:	4b1a      	ldr	r3, [pc, #104]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800353e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1f0      	bne.n	800352a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0304 	and.w	r3, r3, #4
 8003550:	2b00      	cmp	r3, #0
 8003552:	f000 80a0 	beq.w	8003696 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003556:	2300      	movs	r3, #0
 8003558:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800355a:	4b13      	ldr	r3, [pc, #76]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10f      	bne.n	8003586 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	60bb      	str	r3, [r7, #8]
 800356a:	4b0f      	ldr	r3, [pc, #60]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	4a0e      	ldr	r2, [pc, #56]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003574:	6413      	str	r3, [r2, #64]	; 0x40
 8003576:	4b0c      	ldr	r3, [pc, #48]	; (80035a8 <HAL_RCC_OscConfig+0x2ac>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800357e:	60bb      	str	r3, [r7, #8]
 8003580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003582:	2301      	movs	r3, #1
 8003584:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003586:	4b0b      	ldr	r3, [pc, #44]	; (80035b4 <HAL_RCC_OscConfig+0x2b8>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800358e:	2b00      	cmp	r3, #0
 8003590:	d121      	bne.n	80035d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003592:	4b08      	ldr	r3, [pc, #32]	; (80035b4 <HAL_RCC_OscConfig+0x2b8>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a07      	ldr	r2, [pc, #28]	; (80035b4 <HAL_RCC_OscConfig+0x2b8>)
 8003598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800359c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800359e:	f7fe fd8b 	bl	80020b8 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a4:	e011      	b.n	80035ca <HAL_RCC_OscConfig+0x2ce>
 80035a6:	bf00      	nop
 80035a8:	40023800 	.word	0x40023800
 80035ac:	42470000 	.word	0x42470000
 80035b0:	42470e80 	.word	0x42470e80
 80035b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b8:	f7fe fd7e 	bl	80020b8 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e106      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ca:	4b85      	ldr	r3, [pc, #532]	; (80037e0 <HAL_RCC_OscConfig+0x4e4>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d106      	bne.n	80035ec <HAL_RCC_OscConfig+0x2f0>
 80035de:	4b81      	ldr	r3, [pc, #516]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 80035e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e2:	4a80      	ldr	r2, [pc, #512]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	6713      	str	r3, [r2, #112]	; 0x70
 80035ea:	e01c      	b.n	8003626 <HAL_RCC_OscConfig+0x32a>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	2b05      	cmp	r3, #5
 80035f2:	d10c      	bne.n	800360e <HAL_RCC_OscConfig+0x312>
 80035f4:	4b7b      	ldr	r3, [pc, #492]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 80035f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f8:	4a7a      	ldr	r2, [pc, #488]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 80035fa:	f043 0304 	orr.w	r3, r3, #4
 80035fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003600:	4b78      	ldr	r3, [pc, #480]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003604:	4a77      	ldr	r2, [pc, #476]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003606:	f043 0301 	orr.w	r3, r3, #1
 800360a:	6713      	str	r3, [r2, #112]	; 0x70
 800360c:	e00b      	b.n	8003626 <HAL_RCC_OscConfig+0x32a>
 800360e:	4b75      	ldr	r3, [pc, #468]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003612:	4a74      	ldr	r2, [pc, #464]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003614:	f023 0301 	bic.w	r3, r3, #1
 8003618:	6713      	str	r3, [r2, #112]	; 0x70
 800361a:	4b72      	ldr	r3, [pc, #456]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 800361c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800361e:	4a71      	ldr	r2, [pc, #452]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003620:	f023 0304 	bic.w	r3, r3, #4
 8003624:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d015      	beq.n	800365a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362e:	f7fe fd43 	bl	80020b8 <HAL_GetTick>
 8003632:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003634:	e00a      	b.n	800364c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003636:	f7fe fd3f 	bl	80020b8 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	f241 3288 	movw	r2, #5000	; 0x1388
 8003644:	4293      	cmp	r3, r2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e0c5      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800364c:	4b65      	ldr	r3, [pc, #404]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 800364e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0ee      	beq.n	8003636 <HAL_RCC_OscConfig+0x33a>
 8003658:	e014      	b.n	8003684 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800365a:	f7fe fd2d 	bl	80020b8 <HAL_GetTick>
 800365e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003660:	e00a      	b.n	8003678 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003662:	f7fe fd29 	bl	80020b8 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003670:	4293      	cmp	r3, r2
 8003672:	d901      	bls.n	8003678 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e0af      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003678:	4b5a      	ldr	r3, [pc, #360]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 800367a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1ee      	bne.n	8003662 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003684:	7dfb      	ldrb	r3, [r7, #23]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d105      	bne.n	8003696 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800368a:	4b56      	ldr	r3, [pc, #344]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 800368c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368e:	4a55      	ldr	r2, [pc, #340]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003690:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003694:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	2b00      	cmp	r3, #0
 800369c:	f000 809b 	beq.w	80037d6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036a0:	4b50      	ldr	r3, [pc, #320]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f003 030c 	and.w	r3, r3, #12
 80036a8:	2b08      	cmp	r3, #8
 80036aa:	d05c      	beq.n	8003766 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d141      	bne.n	8003738 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b4:	4b4c      	ldr	r3, [pc, #304]	; (80037e8 <HAL_RCC_OscConfig+0x4ec>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ba:	f7fe fcfd 	bl	80020b8 <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036c2:	f7fe fcf9 	bl	80020b8 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e081      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d4:	4b43      	ldr	r3, [pc, #268]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1f0      	bne.n	80036c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	69da      	ldr	r2, [r3, #28]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
 80036e8:	431a      	orrs	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	019b      	lsls	r3, r3, #6
 80036f0:	431a      	orrs	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	3b01      	subs	r3, #1
 80036fa:	041b      	lsls	r3, r3, #16
 80036fc:	431a      	orrs	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003702:	061b      	lsls	r3, r3, #24
 8003704:	4937      	ldr	r1, [pc, #220]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003706:	4313      	orrs	r3, r2
 8003708:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800370a:	4b37      	ldr	r3, [pc, #220]	; (80037e8 <HAL_RCC_OscConfig+0x4ec>)
 800370c:	2201      	movs	r2, #1
 800370e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003710:	f7fe fcd2 	bl	80020b8 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003718:	f7fe fcce 	bl	80020b8 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e056      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800372a:	4b2e      	ldr	r3, [pc, #184]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0f0      	beq.n	8003718 <HAL_RCC_OscConfig+0x41c>
 8003736:	e04e      	b.n	80037d6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003738:	4b2b      	ldr	r3, [pc, #172]	; (80037e8 <HAL_RCC_OscConfig+0x4ec>)
 800373a:	2200      	movs	r2, #0
 800373c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373e:	f7fe fcbb 	bl	80020b8 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003746:	f7fe fcb7 	bl	80020b8 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e03f      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003758:	4b22      	ldr	r3, [pc, #136]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1f0      	bne.n	8003746 <HAL_RCC_OscConfig+0x44a>
 8003764:	e037      	b.n	80037d6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d101      	bne.n	8003772 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e032      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003772:	4b1c      	ldr	r3, [pc, #112]	; (80037e4 <HAL_RCC_OscConfig+0x4e8>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	2b01      	cmp	r3, #1
 800377e:	d028      	beq.n	80037d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800378a:	429a      	cmp	r2, r3
 800378c:	d121      	bne.n	80037d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003798:	429a      	cmp	r2, r3
 800379a:	d11a      	bne.n	80037d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80037a2:	4013      	ands	r3, r2
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80037a8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d111      	bne.n	80037d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b8:	085b      	lsrs	r3, r3, #1
 80037ba:	3b01      	subs	r3, #1
 80037bc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037be:	429a      	cmp	r2, r3
 80037c0:	d107      	bne.n	80037d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037cc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d001      	beq.n	80037d6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3718      	adds	r7, #24
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40007000 	.word	0x40007000
 80037e4:	40023800 	.word	0x40023800
 80037e8:	42470060 	.word	0x42470060

080037ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e0cc      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003800:	4b68      	ldr	r3, [pc, #416]	; (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	683a      	ldr	r2, [r7, #0]
 800380a:	429a      	cmp	r2, r3
 800380c:	d90c      	bls.n	8003828 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380e:	4b65      	ldr	r3, [pc, #404]	; (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	b2d2      	uxtb	r2, r2
 8003814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003816:	4b63      	ldr	r3, [pc, #396]	; (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	429a      	cmp	r2, r3
 8003822:	d001      	beq.n	8003828 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0b8      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d020      	beq.n	8003876 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003840:	4b59      	ldr	r3, [pc, #356]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	4a58      	ldr	r2, [pc, #352]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800384a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003858:	4b53      	ldr	r3, [pc, #332]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	4a52      	ldr	r2, [pc, #328]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003862:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003864:	4b50      	ldr	r3, [pc, #320]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	494d      	ldr	r1, [pc, #308]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d044      	beq.n	800390c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d107      	bne.n	800389a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388a:	4b47      	ldr	r3, [pc, #284]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d119      	bne.n	80038ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e07f      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d003      	beq.n	80038aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038a6:	2b03      	cmp	r3, #3
 80038a8:	d107      	bne.n	80038ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038aa:	4b3f      	ldr	r3, [pc, #252]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e06f      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ba:	4b3b      	ldr	r3, [pc, #236]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e067      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038ca:	4b37      	ldr	r3, [pc, #220]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f023 0203 	bic.w	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	4934      	ldr	r1, [pc, #208]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038dc:	f7fe fbec 	bl	80020b8 <HAL_GetTick>
 80038e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e2:	e00a      	b.n	80038fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e4:	f7fe fbe8 	bl	80020b8 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e04f      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fa:	4b2b      	ldr	r3, [pc, #172]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 020c 	and.w	r2, r3, #12
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	429a      	cmp	r2, r3
 800390a:	d1eb      	bne.n	80038e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800390c:	4b25      	ldr	r3, [pc, #148]	; (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	429a      	cmp	r2, r3
 8003918:	d20c      	bcs.n	8003934 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800391a:	4b22      	ldr	r3, [pc, #136]	; (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003922:	4b20      	ldr	r3, [pc, #128]	; (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d001      	beq.n	8003934 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e032      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d008      	beq.n	8003952 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003940:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	4916      	ldr	r1, [pc, #88]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800394e:	4313      	orrs	r3, r2
 8003950:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d009      	beq.n	8003972 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800395e:	4b12      	ldr	r3, [pc, #72]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	490e      	ldr	r1, [pc, #56]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800396e:	4313      	orrs	r3, r2
 8003970:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003972:	f000 f821 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8003976:	4602      	mov	r2, r0
 8003978:	4b0b      	ldr	r3, [pc, #44]	; (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	490a      	ldr	r1, [pc, #40]	; (80039ac <HAL_RCC_ClockConfig+0x1c0>)
 8003984:	5ccb      	ldrb	r3, [r1, r3]
 8003986:	fa22 f303 	lsr.w	r3, r2, r3
 800398a:	4a09      	ldr	r2, [pc, #36]	; (80039b0 <HAL_RCC_ClockConfig+0x1c4>)
 800398c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800398e:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <HAL_RCC_ClockConfig+0x1c8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe fb4c 	bl	8002030 <HAL_InitTick>

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023c00 	.word	0x40023c00
 80039a8:	40023800 	.word	0x40023800
 80039ac:	0800a558 	.word	0x0800a558
 80039b0:	20002fa4 	.word	0x20002fa4
 80039b4:	20002fa8 	.word	0x20002fa8

080039b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b8:	b5b0      	push	{r4, r5, r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80039be:	2100      	movs	r1, #0
 80039c0:	6079      	str	r1, [r7, #4]
 80039c2:	2100      	movs	r1, #0
 80039c4:	60f9      	str	r1, [r7, #12]
 80039c6:	2100      	movs	r1, #0
 80039c8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80039ca:	2100      	movs	r1, #0
 80039cc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039ce:	4952      	ldr	r1, [pc, #328]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x160>)
 80039d0:	6889      	ldr	r1, [r1, #8]
 80039d2:	f001 010c 	and.w	r1, r1, #12
 80039d6:	2908      	cmp	r1, #8
 80039d8:	d00d      	beq.n	80039f6 <HAL_RCC_GetSysClockFreq+0x3e>
 80039da:	2908      	cmp	r1, #8
 80039dc:	f200 8094 	bhi.w	8003b08 <HAL_RCC_GetSysClockFreq+0x150>
 80039e0:	2900      	cmp	r1, #0
 80039e2:	d002      	beq.n	80039ea <HAL_RCC_GetSysClockFreq+0x32>
 80039e4:	2904      	cmp	r1, #4
 80039e6:	d003      	beq.n	80039f0 <HAL_RCC_GetSysClockFreq+0x38>
 80039e8:	e08e      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039ea:	4b4c      	ldr	r3, [pc, #304]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x164>)
 80039ec:	60bb      	str	r3, [r7, #8]
       break;
 80039ee:	e08e      	b.n	8003b0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039f0:	4b4b      	ldr	r3, [pc, #300]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x168>)
 80039f2:	60bb      	str	r3, [r7, #8]
      break;
 80039f4:	e08b      	b.n	8003b0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039f6:	4948      	ldr	r1, [pc, #288]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x160>)
 80039f8:	6849      	ldr	r1, [r1, #4]
 80039fa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80039fe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a00:	4945      	ldr	r1, [pc, #276]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x160>)
 8003a02:	6849      	ldr	r1, [r1, #4]
 8003a04:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003a08:	2900      	cmp	r1, #0
 8003a0a:	d024      	beq.n	8003a56 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a0c:	4942      	ldr	r1, [pc, #264]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x160>)
 8003a0e:	6849      	ldr	r1, [r1, #4]
 8003a10:	0989      	lsrs	r1, r1, #6
 8003a12:	4608      	mov	r0, r1
 8003a14:	f04f 0100 	mov.w	r1, #0
 8003a18:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003a1c:	f04f 0500 	mov.w	r5, #0
 8003a20:	ea00 0204 	and.w	r2, r0, r4
 8003a24:	ea01 0305 	and.w	r3, r1, r5
 8003a28:	493d      	ldr	r1, [pc, #244]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x168>)
 8003a2a:	fb01 f003 	mul.w	r0, r1, r3
 8003a2e:	2100      	movs	r1, #0
 8003a30:	fb01 f102 	mul.w	r1, r1, r2
 8003a34:	1844      	adds	r4, r0, r1
 8003a36:	493a      	ldr	r1, [pc, #232]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x168>)
 8003a38:	fba2 0101 	umull	r0, r1, r2, r1
 8003a3c:	1863      	adds	r3, r4, r1
 8003a3e:	4619      	mov	r1, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	461a      	mov	r2, r3
 8003a44:	f04f 0300 	mov.w	r3, #0
 8003a48:	f7fd f91e 	bl	8000c88 <__aeabi_uldivmod>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4613      	mov	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	e04a      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a56:	4b30      	ldr	r3, [pc, #192]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x160>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	099b      	lsrs	r3, r3, #6
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	f04f 0300 	mov.w	r3, #0
 8003a62:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a66:	f04f 0100 	mov.w	r1, #0
 8003a6a:	ea02 0400 	and.w	r4, r2, r0
 8003a6e:	ea03 0501 	and.w	r5, r3, r1
 8003a72:	4620      	mov	r0, r4
 8003a74:	4629      	mov	r1, r5
 8003a76:	f04f 0200 	mov.w	r2, #0
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	014b      	lsls	r3, r1, #5
 8003a80:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a84:	0142      	lsls	r2, r0, #5
 8003a86:	4610      	mov	r0, r2
 8003a88:	4619      	mov	r1, r3
 8003a8a:	1b00      	subs	r0, r0, r4
 8003a8c:	eb61 0105 	sbc.w	r1, r1, r5
 8003a90:	f04f 0200 	mov.w	r2, #0
 8003a94:	f04f 0300 	mov.w	r3, #0
 8003a98:	018b      	lsls	r3, r1, #6
 8003a9a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a9e:	0182      	lsls	r2, r0, #6
 8003aa0:	1a12      	subs	r2, r2, r0
 8003aa2:	eb63 0301 	sbc.w	r3, r3, r1
 8003aa6:	f04f 0000 	mov.w	r0, #0
 8003aaa:	f04f 0100 	mov.w	r1, #0
 8003aae:	00d9      	lsls	r1, r3, #3
 8003ab0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ab4:	00d0      	lsls	r0, r2, #3
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	460b      	mov	r3, r1
 8003aba:	1912      	adds	r2, r2, r4
 8003abc:	eb45 0303 	adc.w	r3, r5, r3
 8003ac0:	f04f 0000 	mov.w	r0, #0
 8003ac4:	f04f 0100 	mov.w	r1, #0
 8003ac8:	0299      	lsls	r1, r3, #10
 8003aca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003ace:	0290      	lsls	r0, r2, #10
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	461a      	mov	r2, r3
 8003adc:	f04f 0300 	mov.w	r3, #0
 8003ae0:	f7fd f8d2 	bl	8000c88 <__aeabi_uldivmod>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	4613      	mov	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003aec:	4b0a      	ldr	r3, [pc, #40]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x160>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	0c1b      	lsrs	r3, r3, #16
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	3301      	adds	r3, #1
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b04:	60bb      	str	r3, [r7, #8]
      break;
 8003b06:	e002      	b.n	8003b0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b08:	4b04      	ldr	r3, [pc, #16]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x164>)
 8003b0a:	60bb      	str	r3, [r7, #8]
      break;
 8003b0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b0e:	68bb      	ldr	r3, [r7, #8]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bdb0      	pop	{r4, r5, r7, pc}
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	00f42400 	.word	0x00f42400
 8003b20:	017d7840 	.word	0x017d7840

08003b24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b28:	4b03      	ldr	r3, [pc, #12]	; (8003b38 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	20002fa4 	.word	0x20002fa4

08003b3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b40:	f7ff fff0 	bl	8003b24 <HAL_RCC_GetHCLKFreq>
 8003b44:	4602      	mov	r2, r0
 8003b46:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	0a9b      	lsrs	r3, r3, #10
 8003b4c:	f003 0307 	and.w	r3, r3, #7
 8003b50:	4903      	ldr	r1, [pc, #12]	; (8003b60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b52:	5ccb      	ldrb	r3, [r1, r3]
 8003b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40023800 	.word	0x40023800
 8003b60:	0800a568 	.word	0x0800a568

08003b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b68:	f7ff ffdc 	bl	8003b24 <HAL_RCC_GetHCLKFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	0b5b      	lsrs	r3, r3, #13
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	4903      	ldr	r1, [pc, #12]	; (8003b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	40023800 	.word	0x40023800
 8003b88:	0800a568 	.word	0x0800a568

08003b8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e041      	b.n	8003c22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d106      	bne.n	8003bb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7fe f922 	bl	8001dfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4610      	mov	r0, r2
 8003bcc:	f000 fb26 	bl	800421c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
	...

08003c2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d001      	beq.n	8003c44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e046      	b.n	8003cd2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a23      	ldr	r2, [pc, #140]	; (8003ce0 <HAL_TIM_Base_Start+0xb4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d022      	beq.n	8003c9c <HAL_TIM_Base_Start+0x70>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c5e:	d01d      	beq.n	8003c9c <HAL_TIM_Base_Start+0x70>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a1f      	ldr	r2, [pc, #124]	; (8003ce4 <HAL_TIM_Base_Start+0xb8>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d018      	beq.n	8003c9c <HAL_TIM_Base_Start+0x70>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a1e      	ldr	r2, [pc, #120]	; (8003ce8 <HAL_TIM_Base_Start+0xbc>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d013      	beq.n	8003c9c <HAL_TIM_Base_Start+0x70>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a1c      	ldr	r2, [pc, #112]	; (8003cec <HAL_TIM_Base_Start+0xc0>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d00e      	beq.n	8003c9c <HAL_TIM_Base_Start+0x70>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a1b      	ldr	r2, [pc, #108]	; (8003cf0 <HAL_TIM_Base_Start+0xc4>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d009      	beq.n	8003c9c <HAL_TIM_Base_Start+0x70>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a19      	ldr	r2, [pc, #100]	; (8003cf4 <HAL_TIM_Base_Start+0xc8>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d004      	beq.n	8003c9c <HAL_TIM_Base_Start+0x70>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a18      	ldr	r2, [pc, #96]	; (8003cf8 <HAL_TIM_Base_Start+0xcc>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d111      	bne.n	8003cc0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 0307 	and.w	r3, r3, #7
 8003ca6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2b06      	cmp	r3, #6
 8003cac:	d010      	beq.n	8003cd0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f042 0201 	orr.w	r2, r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cbe:	e007      	b.n	8003cd0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0201 	orr.w	r2, r2, #1
 8003cce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	40010000 	.word	0x40010000
 8003ce4:	40000400 	.word	0x40000400
 8003ce8:	40000800 	.word	0x40000800
 8003cec:	40000c00 	.word	0x40000c00
 8003cf0:	40010400 	.word	0x40010400
 8003cf4:	40014000 	.word	0x40014000
 8003cf8:	40001800 	.word	0x40001800

08003cfc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6a1a      	ldr	r2, [r3, #32]
 8003d0a:	f241 1311 	movw	r3, #4369	; 0x1111
 8003d0e:	4013      	ands	r3, r2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10f      	bne.n	8003d34 <HAL_TIM_Base_Stop+0x38>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6a1a      	ldr	r2, [r3, #32]
 8003d1a:	f240 4344 	movw	r3, #1092	; 0x444
 8003d1e:	4013      	ands	r3, r2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d107      	bne.n	8003d34 <HAL_TIM_Base_Stop+0x38>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
	...

08003d4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d001      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e04e      	b.n	8003e02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2202      	movs	r2, #2
 8003d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f042 0201 	orr.w	r2, r2, #1
 8003d7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a23      	ldr	r2, [pc, #140]	; (8003e10 <HAL_TIM_Base_Start_IT+0xc4>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d022      	beq.n	8003dcc <HAL_TIM_Base_Start_IT+0x80>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d8e:	d01d      	beq.n	8003dcc <HAL_TIM_Base_Start_IT+0x80>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a1f      	ldr	r2, [pc, #124]	; (8003e14 <HAL_TIM_Base_Start_IT+0xc8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d018      	beq.n	8003dcc <HAL_TIM_Base_Start_IT+0x80>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a1e      	ldr	r2, [pc, #120]	; (8003e18 <HAL_TIM_Base_Start_IT+0xcc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d013      	beq.n	8003dcc <HAL_TIM_Base_Start_IT+0x80>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a1c      	ldr	r2, [pc, #112]	; (8003e1c <HAL_TIM_Base_Start_IT+0xd0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d00e      	beq.n	8003dcc <HAL_TIM_Base_Start_IT+0x80>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a1b      	ldr	r2, [pc, #108]	; (8003e20 <HAL_TIM_Base_Start_IT+0xd4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d009      	beq.n	8003dcc <HAL_TIM_Base_Start_IT+0x80>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a19      	ldr	r2, [pc, #100]	; (8003e24 <HAL_TIM_Base_Start_IT+0xd8>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d004      	beq.n	8003dcc <HAL_TIM_Base_Start_IT+0x80>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a18      	ldr	r2, [pc, #96]	; (8003e28 <HAL_TIM_Base_Start_IT+0xdc>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d111      	bne.n	8003df0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2b06      	cmp	r3, #6
 8003ddc:	d010      	beq.n	8003e00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f042 0201 	orr.w	r2, r2, #1
 8003dec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dee:	e007      	b.n	8003e00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f042 0201 	orr.w	r2, r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3714      	adds	r7, #20
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40010000 	.word	0x40010000
 8003e14:	40000400 	.word	0x40000400
 8003e18:	40000800 	.word	0x40000800
 8003e1c:	40000c00 	.word	0x40000c00
 8003e20:	40010400 	.word	0x40010400
 8003e24:	40014000 	.word	0x40014000
 8003e28:	40001800 	.word	0x40001800

08003e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d122      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d11b      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f06f 0202 	mvn.w	r2, #2
 8003e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 f9b5 	bl	80041de <HAL_TIM_IC_CaptureCallback>
 8003e74:	e005      	b.n	8003e82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f9a7 	bl	80041ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f9b8 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d122      	bne.n	8003edc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d11b      	bne.n	8003edc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f06f 0204 	mvn.w	r2, #4
 8003eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 f98b 	bl	80041de <HAL_TIM_IC_CaptureCallback>
 8003ec8:	e005      	b.n	8003ed6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f97d 	bl	80041ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 f98e 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b08      	cmp	r3, #8
 8003ee8:	d122      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f003 0308 	and.w	r3, r3, #8
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d11b      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 0208 	mvn.w	r2, #8
 8003f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2204      	movs	r2, #4
 8003f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	f003 0303 	and.w	r3, r3, #3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f961 	bl	80041de <HAL_TIM_IC_CaptureCallback>
 8003f1c:	e005      	b.n	8003f2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f953 	bl	80041ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f964 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f003 0310 	and.w	r3, r3, #16
 8003f3a:	2b10      	cmp	r3, #16
 8003f3c:	d122      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f003 0310 	and.w	r3, r3, #16
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	d11b      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f06f 0210 	mvn.w	r2, #16
 8003f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2208      	movs	r2, #8
 8003f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f937 	bl	80041de <HAL_TIM_IC_CaptureCallback>
 8003f70:	e005      	b.n	8003f7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f929 	bl	80041ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f93a 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d10e      	bne.n	8003fb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d107      	bne.n	8003fb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f06f 0201 	mvn.w	r2, #1
 8003fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7fd fbda 	bl	8001764 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fba:	2b80      	cmp	r3, #128	; 0x80
 8003fbc:	d10e      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fc8:	2b80      	cmp	r3, #128	; 0x80
 8003fca:	d107      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fae0 	bl	800459c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe6:	2b40      	cmp	r3, #64	; 0x40
 8003fe8:	d10e      	bne.n	8004008 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff4:	2b40      	cmp	r3, #64	; 0x40
 8003ff6:	d107      	bne.n	8004008 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f8ff 	bl	8004206 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	f003 0320 	and.w	r3, r3, #32
 8004012:	2b20      	cmp	r3, #32
 8004014:	d10e      	bne.n	8004034 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f003 0320 	and.w	r3, r3, #32
 8004020:	2b20      	cmp	r3, #32
 8004022:	d107      	bne.n	8004034 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f06f 0220 	mvn.w	r2, #32
 800402c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 faaa 	bl	8004588 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004034:	bf00      	nop
 8004036:	3708      	adds	r7, #8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_TIM_ConfigClockSource+0x1c>
 8004054:	2302      	movs	r3, #2
 8004056:	e0b4      	b.n	80041c2 <HAL_TIM_ConfigClockSource+0x186>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004076:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800407e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004090:	d03e      	beq.n	8004110 <HAL_TIM_ConfigClockSource+0xd4>
 8004092:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004096:	f200 8087 	bhi.w	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 800409a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800409e:	f000 8086 	beq.w	80041ae <HAL_TIM_ConfigClockSource+0x172>
 80040a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040a6:	d87f      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040a8:	2b70      	cmp	r3, #112	; 0x70
 80040aa:	d01a      	beq.n	80040e2 <HAL_TIM_ConfigClockSource+0xa6>
 80040ac:	2b70      	cmp	r3, #112	; 0x70
 80040ae:	d87b      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040b0:	2b60      	cmp	r3, #96	; 0x60
 80040b2:	d050      	beq.n	8004156 <HAL_TIM_ConfigClockSource+0x11a>
 80040b4:	2b60      	cmp	r3, #96	; 0x60
 80040b6:	d877      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040b8:	2b50      	cmp	r3, #80	; 0x50
 80040ba:	d03c      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0xfa>
 80040bc:	2b50      	cmp	r3, #80	; 0x50
 80040be:	d873      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040c0:	2b40      	cmp	r3, #64	; 0x40
 80040c2:	d058      	beq.n	8004176 <HAL_TIM_ConfigClockSource+0x13a>
 80040c4:	2b40      	cmp	r3, #64	; 0x40
 80040c6:	d86f      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040c8:	2b30      	cmp	r3, #48	; 0x30
 80040ca:	d064      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040cc:	2b30      	cmp	r3, #48	; 0x30
 80040ce:	d86b      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d060      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	d867      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d05c      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040dc:	2b10      	cmp	r3, #16
 80040de:	d05a      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x15a>
 80040e0:	e062      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6818      	ldr	r0, [r3, #0]
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	6899      	ldr	r1, [r3, #8]
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f000 f9ad 	bl	8004450 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004104:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	609a      	str	r2, [r3, #8]
      break;
 800410e:	e04f      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6818      	ldr	r0, [r3, #0]
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	6899      	ldr	r1, [r3, #8]
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f000 f996 	bl	8004450 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004132:	609a      	str	r2, [r3, #8]
      break;
 8004134:	e03c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6818      	ldr	r0, [r3, #0]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	6859      	ldr	r1, [r3, #4]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	461a      	mov	r2, r3
 8004144:	f000 f90a 	bl	800435c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2150      	movs	r1, #80	; 0x50
 800414e:	4618      	mov	r0, r3
 8004150:	f000 f963 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 8004154:	e02c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6818      	ldr	r0, [r3, #0]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	6859      	ldr	r1, [r3, #4]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	461a      	mov	r2, r3
 8004164:	f000 f929 	bl	80043ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2160      	movs	r1, #96	; 0x60
 800416e:	4618      	mov	r0, r3
 8004170:	f000 f953 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 8004174:	e01c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6818      	ldr	r0, [r3, #0]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	6859      	ldr	r1, [r3, #4]
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	461a      	mov	r2, r3
 8004184:	f000 f8ea 	bl	800435c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2140      	movs	r1, #64	; 0x40
 800418e:	4618      	mov	r0, r3
 8004190:	f000 f943 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 8004194:	e00c      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4619      	mov	r1, r3
 80041a0:	4610      	mov	r0, r2
 80041a2:	f000 f93a 	bl	800441a <TIM_ITRx_SetConfig>
      break;
 80041a6:	e003      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	73fb      	strb	r3, [r7, #15]
      break;
 80041ac:	e000      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041ca:	b480      	push	{r7}
 80041cc:	b083      	sub	sp, #12
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041d2:	bf00      	nop
 80041d4:	370c      	adds	r7, #12
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr

080041de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041de:	b480      	push	{r7}
 80041e0:	b083      	sub	sp, #12
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b083      	sub	sp, #12
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041fa:	bf00      	nop
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004206:	b480      	push	{r7}
 8004208:	b083      	sub	sp, #12
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800420e:	bf00      	nop
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
	...

0800421c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a40      	ldr	r2, [pc, #256]	; (8004330 <TIM_Base_SetConfig+0x114>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d013      	beq.n	800425c <TIM_Base_SetConfig+0x40>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800423a:	d00f      	beq.n	800425c <TIM_Base_SetConfig+0x40>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a3d      	ldr	r2, [pc, #244]	; (8004334 <TIM_Base_SetConfig+0x118>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d00b      	beq.n	800425c <TIM_Base_SetConfig+0x40>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a3c      	ldr	r2, [pc, #240]	; (8004338 <TIM_Base_SetConfig+0x11c>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d007      	beq.n	800425c <TIM_Base_SetConfig+0x40>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a3b      	ldr	r2, [pc, #236]	; (800433c <TIM_Base_SetConfig+0x120>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d003      	beq.n	800425c <TIM_Base_SetConfig+0x40>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a3a      	ldr	r2, [pc, #232]	; (8004340 <TIM_Base_SetConfig+0x124>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d108      	bne.n	800426e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004262:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a2f      	ldr	r2, [pc, #188]	; (8004330 <TIM_Base_SetConfig+0x114>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d02b      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800427c:	d027      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a2c      	ldr	r2, [pc, #176]	; (8004334 <TIM_Base_SetConfig+0x118>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d023      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a2b      	ldr	r2, [pc, #172]	; (8004338 <TIM_Base_SetConfig+0x11c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d01f      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a2a      	ldr	r2, [pc, #168]	; (800433c <TIM_Base_SetConfig+0x120>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d01b      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a29      	ldr	r2, [pc, #164]	; (8004340 <TIM_Base_SetConfig+0x124>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d017      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a28      	ldr	r2, [pc, #160]	; (8004344 <TIM_Base_SetConfig+0x128>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d013      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a27      	ldr	r2, [pc, #156]	; (8004348 <TIM_Base_SetConfig+0x12c>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00f      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a26      	ldr	r2, [pc, #152]	; (800434c <TIM_Base_SetConfig+0x130>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00b      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a25      	ldr	r2, [pc, #148]	; (8004350 <TIM_Base_SetConfig+0x134>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d007      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a24      	ldr	r2, [pc, #144]	; (8004354 <TIM_Base_SetConfig+0x138>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d003      	beq.n	80042ce <TIM_Base_SetConfig+0xb2>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a23      	ldr	r2, [pc, #140]	; (8004358 <TIM_Base_SetConfig+0x13c>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d108      	bne.n	80042e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	4313      	orrs	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a0a      	ldr	r2, [pc, #40]	; (8004330 <TIM_Base_SetConfig+0x114>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d003      	beq.n	8004314 <TIM_Base_SetConfig+0xf8>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a0c      	ldr	r2, [pc, #48]	; (8004340 <TIM_Base_SetConfig+0x124>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d103      	bne.n	800431c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	691a      	ldr	r2, [r3, #16]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	615a      	str	r2, [r3, #20]
}
 8004322:	bf00      	nop
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	40010000 	.word	0x40010000
 8004334:	40000400 	.word	0x40000400
 8004338:	40000800 	.word	0x40000800
 800433c:	40000c00 	.word	0x40000c00
 8004340:	40010400 	.word	0x40010400
 8004344:	40014000 	.word	0x40014000
 8004348:	40014400 	.word	0x40014400
 800434c:	40014800 	.word	0x40014800
 8004350:	40001800 	.word	0x40001800
 8004354:	40001c00 	.word	0x40001c00
 8004358:	40002000 	.word	0x40002000

0800435c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800435c:	b480      	push	{r7}
 800435e:	b087      	sub	sp, #28
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a1b      	ldr	r3, [r3, #32]
 800436c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	f023 0201 	bic.w	r2, r3, #1
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004386:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	4313      	orrs	r3, r2
 8004390:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f023 030a 	bic.w	r3, r3, #10
 8004398:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	4313      	orrs	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	621a      	str	r2, [r3, #32]
}
 80043ae:	bf00      	nop
 80043b0:	371c      	adds	r7, #28
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b087      	sub	sp, #28
 80043be:	af00      	add	r7, sp, #0
 80043c0:	60f8      	str	r0, [r7, #12]
 80043c2:	60b9      	str	r1, [r7, #8]
 80043c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	f023 0210 	bic.w	r2, r3, #16
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a1b      	ldr	r3, [r3, #32]
 80043dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	031b      	lsls	r3, r3, #12
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	4313      	orrs	r3, r2
 8004400:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	621a      	str	r2, [r3, #32]
}
 800440e:	bf00      	nop
 8004410:	371c      	adds	r7, #28
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800441a:	b480      	push	{r7}
 800441c:	b085      	sub	sp, #20
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
 8004422:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004430:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004432:	683a      	ldr	r2, [r7, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	4313      	orrs	r3, r2
 8004438:	f043 0307 	orr.w	r3, r3, #7
 800443c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	609a      	str	r2, [r3, #8]
}
 8004444:	bf00      	nop
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004450:	b480      	push	{r7}
 8004452:	b087      	sub	sp, #28
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
 800445c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800446a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	021a      	lsls	r2, r3, #8
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	431a      	orrs	r2, r3
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	4313      	orrs	r3, r2
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4313      	orrs	r3, r2
 800447c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	609a      	str	r2, [r3, #8]
}
 8004484:	bf00      	nop
 8004486:	371c      	adds	r7, #28
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004490:	b480      	push	{r7}
 8004492:	b085      	sub	sp, #20
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d101      	bne.n	80044a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044a4:	2302      	movs	r3, #2
 80044a6:	e05a      	b.n	800455e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68fa      	ldr	r2, [r7, #12]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a21      	ldr	r2, [pc, #132]	; (800456c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d022      	beq.n	8004532 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f4:	d01d      	beq.n	8004532 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a1d      	ldr	r2, [pc, #116]	; (8004570 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d018      	beq.n	8004532 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a1b      	ldr	r2, [pc, #108]	; (8004574 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d013      	beq.n	8004532 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a1a      	ldr	r2, [pc, #104]	; (8004578 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00e      	beq.n	8004532 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a18      	ldr	r2, [pc, #96]	; (800457c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d009      	beq.n	8004532 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a17      	ldr	r2, [pc, #92]	; (8004580 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d004      	beq.n	8004532 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a15      	ldr	r2, [pc, #84]	; (8004584 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d10c      	bne.n	800454c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004538:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	4313      	orrs	r3, r2
 8004542:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	40010000 	.word	0x40010000
 8004570:	40000400 	.word	0x40000400
 8004574:	40000800 	.word	0x40000800
 8004578:	40000c00 	.word	0x40000c00
 800457c:	40010400 	.word	0x40010400
 8004580:	40014000 	.word	0x40014000
 8004584:	40001800 	.word	0x40001800

08004588 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e03f      	b.n	8004642 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d106      	bne.n	80045dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7fd fc8e 	bl	8001ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2224      	movs	r2, #36	; 0x24
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fcdb 	bl	8004fb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	691a      	ldr	r2, [r3, #16]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004608:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695a      	ldr	r2, [r3, #20]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004618:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68da      	ldr	r2, [r3, #12]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004628:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2220      	movs	r2, #32
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2220      	movs	r2, #32
 800463c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	60f8      	str	r0, [r7, #12]
 8004652:	60b9      	str	r1, [r7, #8]
 8004654:	4613      	mov	r3, r2
 8004656:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800465e:	b2db      	uxtb	r3, r3
 8004660:	2b20      	cmp	r3, #32
 8004662:	d11d      	bne.n	80046a0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d002      	beq.n	8004670 <HAL_UART_Receive_IT+0x26>
 800466a:	88fb      	ldrh	r3, [r7, #6]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e016      	b.n	80046a2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800467a:	2b01      	cmp	r3, #1
 800467c:	d101      	bne.n	8004682 <HAL_UART_Receive_IT+0x38>
 800467e:	2302      	movs	r3, #2
 8004680:	e00f      	b.n	80046a2 <HAL_UART_Receive_IT+0x58>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004690:	88fb      	ldrh	r3, [r7, #6]
 8004692:	461a      	mov	r2, r3
 8004694:	68b9      	ldr	r1, [r7, #8]
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 fab6 	bl	8004c08 <UART_Start_Receive_IT>
 800469c:	4603      	mov	r3, r0
 800469e:	e000      	b.n	80046a2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80046a0:	2302      	movs	r3, #2
  }
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
	...

080046ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b0ba      	sub	sp, #232	; 0xe8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80046d2:	2300      	movs	r3, #0
 80046d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80046d8:	2300      	movs	r3, #0
 80046da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80046de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046e2:	f003 030f 	and.w	r3, r3, #15
 80046e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80046ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10f      	bne.n	8004712 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046f6:	f003 0320 	and.w	r3, r3, #32
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d009      	beq.n	8004712 <HAL_UART_IRQHandler+0x66>
 80046fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b00      	cmp	r3, #0
 8004708:	d003      	beq.n	8004712 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 fb95 	bl	8004e3a <UART_Receive_IT>
      return;
 8004710:	e256      	b.n	8004bc0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004712:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 80de 	beq.w	80048d8 <HAL_UART_IRQHandler+0x22c>
 800471c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b00      	cmp	r3, #0
 8004726:	d106      	bne.n	8004736 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800472c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 80d1 	beq.w	80048d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00b      	beq.n	800475a <HAL_UART_IRQHandler+0xae>
 8004742:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800474a:	2b00      	cmp	r3, #0
 800474c:	d005      	beq.n	800475a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	f043 0201 	orr.w	r2, r3, #1
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800475a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00b      	beq.n	800477e <HAL_UART_IRQHandler+0xd2>
 8004766:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d005      	beq.n	800477e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	f043 0202 	orr.w	r2, r3, #2
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800477e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00b      	beq.n	80047a2 <HAL_UART_IRQHandler+0xf6>
 800478a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d005      	beq.n	80047a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	f043 0204 	orr.w	r2, r3, #4
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80047a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d011      	beq.n	80047d2 <HAL_UART_IRQHandler+0x126>
 80047ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047b2:	f003 0320 	and.w	r3, r3, #32
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d105      	bne.n	80047c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80047ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d005      	beq.n	80047d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ca:	f043 0208 	orr.w	r2, r3, #8
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 81ed 	beq.w	8004bb6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047e0:	f003 0320 	and.w	r3, r3, #32
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d008      	beq.n	80047fa <HAL_UART_IRQHandler+0x14e>
 80047e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047ec:	f003 0320 	and.w	r3, r3, #32
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 fb20 	bl	8004e3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004804:	2b40      	cmp	r3, #64	; 0x40
 8004806:	bf0c      	ite	eq
 8004808:	2301      	moveq	r3, #1
 800480a:	2300      	movne	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	f003 0308 	and.w	r3, r3, #8
 800481a:	2b00      	cmp	r3, #0
 800481c:	d103      	bne.n	8004826 <HAL_UART_IRQHandler+0x17a>
 800481e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004822:	2b00      	cmp	r3, #0
 8004824:	d04f      	beq.n	80048c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 fa28 	bl	8004c7c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004836:	2b40      	cmp	r3, #64	; 0x40
 8004838:	d141      	bne.n	80048be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3314      	adds	r3, #20
 8004840:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004844:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004848:	e853 3f00 	ldrex	r3, [r3]
 800484c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004850:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004854:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004858:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	3314      	adds	r3, #20
 8004862:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004866:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800486a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004872:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800487e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1d9      	bne.n	800483a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800488a:	2b00      	cmp	r3, #0
 800488c:	d013      	beq.n	80048b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004892:	4a7d      	ldr	r2, [pc, #500]	; (8004a88 <HAL_UART_IRQHandler+0x3dc>)
 8004894:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800489a:	4618      	mov	r0, r3
 800489c:	f7fe f8ec 	bl	8002a78 <HAL_DMA_Abort_IT>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d016      	beq.n	80048d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80048b0:	4610      	mov	r0, r2
 80048b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048b4:	e00e      	b.n	80048d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f990 	bl	8004bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048bc:	e00a      	b.n	80048d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f98c 	bl	8004bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048c4:	e006      	b.n	80048d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f988 	bl	8004bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80048d2:	e170      	b.n	8004bb6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d4:	bf00      	nop
    return;
 80048d6:	e16e      	b.n	8004bb6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048dc:	2b01      	cmp	r3, #1
 80048de:	f040 814a 	bne.w	8004b76 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80048e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048e6:	f003 0310 	and.w	r3, r3, #16
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	f000 8143 	beq.w	8004b76 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80048f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048f4:	f003 0310 	and.w	r3, r3, #16
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 813c 	beq.w	8004b76 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048fe:	2300      	movs	r3, #0
 8004900:	60bb      	str	r3, [r7, #8]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	60bb      	str	r3, [r7, #8]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	60bb      	str	r3, [r7, #8]
 8004912:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800491e:	2b40      	cmp	r3, #64	; 0x40
 8004920:	f040 80b4 	bne.w	8004a8c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004930:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 8140 	beq.w	8004bba <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800493e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004942:	429a      	cmp	r2, r3
 8004944:	f080 8139 	bcs.w	8004bba <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800494e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800495a:	f000 8088 	beq.w	8004a6e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	330c      	adds	r3, #12
 8004964:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004968:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800496c:	e853 3f00 	ldrex	r3, [r3]
 8004970:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004974:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004978:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800497c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	330c      	adds	r3, #12
 8004986:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800498a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800498e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004992:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004996:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800499a:	e841 2300 	strex	r3, r2, [r1]
 800499e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80049a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1d9      	bne.n	800495e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	3314      	adds	r3, #20
 80049b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049b4:	e853 3f00 	ldrex	r3, [r3]
 80049b8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80049ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049bc:	f023 0301 	bic.w	r3, r3, #1
 80049c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	3314      	adds	r3, #20
 80049ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80049ce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80049d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80049d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80049da:	e841 2300 	strex	r3, r2, [r1]
 80049de:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80049e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1e1      	bne.n	80049aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	3314      	adds	r3, #20
 80049ec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049f0:	e853 3f00 	ldrex	r3, [r3]
 80049f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80049f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3314      	adds	r3, #20
 8004a06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004a0a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004a0c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004a10:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004a12:	e841 2300 	strex	r3, r2, [r1]
 8004a16:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004a18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1e3      	bne.n	80049e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	330c      	adds	r3, #12
 8004a32:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a36:	e853 3f00 	ldrex	r3, [r3]
 8004a3a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004a3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a3e:	f023 0310 	bic.w	r3, r3, #16
 8004a42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	330c      	adds	r3, #12
 8004a4c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004a50:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a52:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a54:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a58:	e841 2300 	strex	r3, r2, [r1]
 8004a5c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1e3      	bne.n	8004a2c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fd ff95 	bl	8002998 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f8b6 	bl	8004bf0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a84:	e099      	b.n	8004bba <HAL_UART_IRQHandler+0x50e>
 8004a86:	bf00      	nop
 8004a88:	08004d43 	.word	0x08004d43
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f000 808b 	beq.w	8004bbe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004aa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 8086 	beq.w	8004bbe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	330c      	adds	r3, #12
 8004ab8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004abc:	e853 3f00 	ldrex	r3, [r3]
 8004ac0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ac4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ac8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	330c      	adds	r3, #12
 8004ad2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004ad6:	647a      	str	r2, [r7, #68]	; 0x44
 8004ad8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004adc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e3      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3314      	adds	r3, #20
 8004af0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	623b      	str	r3, [r7, #32]
   return(result);
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	f023 0301 	bic.w	r3, r3, #1
 8004b00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	3314      	adds	r3, #20
 8004b0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004b0e:	633a      	str	r2, [r7, #48]	; 0x30
 8004b10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e3      	bne.n	8004aea <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2220      	movs	r2, #32
 8004b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	330c      	adds	r3, #12
 8004b36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	e853 3f00 	ldrex	r3, [r3]
 8004b3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0310 	bic.w	r3, r3, #16
 8004b46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	330c      	adds	r3, #12
 8004b50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004b54:	61fa      	str	r2, [r7, #28]
 8004b56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b58:	69b9      	ldr	r1, [r7, #24]
 8004b5a:	69fa      	ldr	r2, [r7, #28]
 8004b5c:	e841 2300 	strex	r3, r2, [r1]
 8004b60:	617b      	str	r3, [r7, #20]
   return(result);
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1e3      	bne.n	8004b30 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f83e 	bl	8004bf0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b74:	e023      	b.n	8004bbe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d009      	beq.n	8004b96 <HAL_UART_IRQHandler+0x4ea>
 8004b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f8eb 	bl	8004d6a <UART_Transmit_IT>
    return;
 8004b94:	e014      	b.n	8004bc0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00e      	beq.n	8004bc0 <HAL_UART_IRQHandler+0x514>
 8004ba2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d008      	beq.n	8004bc0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f92b 	bl	8004e0a <UART_EndTransmit_IT>
    return;
 8004bb4:	e004      	b.n	8004bc0 <HAL_UART_IRQHandler+0x514>
    return;
 8004bb6:	bf00      	nop
 8004bb8:	e002      	b.n	8004bc0 <HAL_UART_IRQHandler+0x514>
      return;
 8004bba:	bf00      	nop
 8004bbc:	e000      	b.n	8004bc0 <HAL_UART_IRQHandler+0x514>
      return;
 8004bbe:	bf00      	nop
  }
}
 8004bc0:	37e8      	adds	r7, #232	; 0xe8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop

08004bc8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bfc:	bf00      	nop
 8004bfe:	370c      	adds	r7, #12
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	4613      	mov	r3, r2
 8004c14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	68ba      	ldr	r2, [r7, #8]
 8004c1a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	88fa      	ldrh	r2, [r7, #6]
 8004c20:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	88fa      	ldrh	r2, [r7, #6]
 8004c26:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2222      	movs	r2, #34	; 0x22
 8004c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c4c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	695a      	ldr	r2, [r3, #20]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0201 	orr.w	r2, r2, #1
 8004c5c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68da      	ldr	r2, [r3, #12]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 0220 	orr.w	r2, r2, #32
 8004c6c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3714      	adds	r7, #20
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b095      	sub	sp, #84	; 0x54
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	330c      	adds	r3, #12
 8004c8a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8e:	e853 3f00 	ldrex	r3, [r3]
 8004c92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	330c      	adds	r3, #12
 8004ca2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ca4:	643a      	str	r2, [r7, #64]	; 0x40
 8004ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004caa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004cac:	e841 2300 	strex	r3, r2, [r1]
 8004cb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e5      	bne.n	8004c84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	3314      	adds	r3, #20
 8004cbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	e853 3f00 	ldrex	r3, [r3]
 8004cc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	f023 0301 	bic.w	r3, r3, #1
 8004cce:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	3314      	adds	r3, #20
 8004cd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cd8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ce0:	e841 2300 	strex	r3, r2, [r1]
 8004ce4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1e5      	bne.n	8004cb8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d119      	bne.n	8004d28 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	330c      	adds	r3, #12
 8004cfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	e853 3f00 	ldrex	r3, [r3]
 8004d02:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f023 0310 	bic.w	r3, r3, #16
 8004d0a:	647b      	str	r3, [r7, #68]	; 0x44
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	330c      	adds	r3, #12
 8004d12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d14:	61ba      	str	r2, [r7, #24]
 8004d16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d18:	6979      	ldr	r1, [r7, #20]
 8004d1a:	69ba      	ldr	r2, [r7, #24]
 8004d1c:	e841 2300 	strex	r3, r2, [r1]
 8004d20:	613b      	str	r3, [r7, #16]
   return(result);
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1e5      	bne.n	8004cf4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d36:	bf00      	nop
 8004d38:	3754      	adds	r7, #84	; 0x54
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b084      	sub	sp, #16
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f7ff ff3d 	bl	8004bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d62:	bf00      	nop
 8004d64:	3710      	adds	r7, #16
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b085      	sub	sp, #20
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b21      	cmp	r3, #33	; 0x21
 8004d7c:	d13e      	bne.n	8004dfc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d86:	d114      	bne.n	8004db2 <UART_Transmit_IT+0x48>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d110      	bne.n	8004db2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	881b      	ldrh	r3, [r3, #0]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004da4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	1c9a      	adds	r2, r3, #2
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	621a      	str	r2, [r3, #32]
 8004db0:	e008      	b.n	8004dc4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	1c59      	adds	r1, r3, #1
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6211      	str	r1, [r2, #32]
 8004dbc:	781a      	ldrb	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10f      	bne.n	8004df8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68da      	ldr	r2, [r3, #12]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004de6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68da      	ldr	r2, [r3, #12]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004df6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	e000      	b.n	8004dfe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004dfc:	2302      	movs	r3, #2
  }
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b082      	sub	sp, #8
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68da      	ldr	r2, [r3, #12]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2220      	movs	r2, #32
 8004e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7ff fecc 	bl	8004bc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b08c      	sub	sp, #48	; 0x30
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b22      	cmp	r3, #34	; 0x22
 8004e4c:	f040 80ab 	bne.w	8004fa6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e58:	d117      	bne.n	8004e8a <UART_Receive_IT+0x50>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d113      	bne.n	8004e8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e62:	2300      	movs	r3, #0
 8004e64:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e82:	1c9a      	adds	r2, r3, #2
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	629a      	str	r2, [r3, #40]	; 0x28
 8004e88:	e026      	b.n	8004ed8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e9c:	d007      	beq.n	8004eae <UART_Receive_IT+0x74>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10a      	bne.n	8004ebc <UART_Receive_IT+0x82>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d106      	bne.n	8004ebc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb8:	701a      	strb	r2, [r3, #0]
 8004eba:	e008      	b.n	8004ece <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ec8:	b2da      	uxtb	r2, r3
 8004eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ecc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed2:	1c5a      	adds	r2, r3, #1
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d15a      	bne.n	8004fa2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f022 0220 	bic.w	r2, r2, #32
 8004efa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68da      	ldr	r2, [r3, #12]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	695a      	ldr	r2, [r3, #20]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0201 	bic.w	r2, r2, #1
 8004f1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d135      	bne.n	8004f98 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	330c      	adds	r3, #12
 8004f38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	e853 3f00 	ldrex	r3, [r3]
 8004f40:	613b      	str	r3, [r7, #16]
   return(result);
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	f023 0310 	bic.w	r3, r3, #16
 8004f48:	627b      	str	r3, [r7, #36]	; 0x24
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	330c      	adds	r3, #12
 8004f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f52:	623a      	str	r2, [r7, #32]
 8004f54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f56:	69f9      	ldr	r1, [r7, #28]
 8004f58:	6a3a      	ldr	r2, [r7, #32]
 8004f5a:	e841 2300 	strex	r3, r2, [r1]
 8004f5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1e5      	bne.n	8004f32 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0310 	and.w	r3, r3, #16
 8004f70:	2b10      	cmp	r3, #16
 8004f72:	d10a      	bne.n	8004f8a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f8e:	4619      	mov	r1, r3
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f7ff fe2d 	bl	8004bf0 <HAL_UARTEx_RxEventCallback>
 8004f96:	e002      	b.n	8004f9e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 fd45 	bl	8005a28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	e002      	b.n	8004fa8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	e000      	b.n	8004fa8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004fa6:	2302      	movs	r3, #2
  }
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3730      	adds	r7, #48	; 0x30
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	b09f      	sub	sp, #124	; 0x7c
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fc6:	68d9      	ldr	r1, [r3, #12]
 8004fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	ea40 0301 	orr.w	r3, r0, r1
 8004fd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004fd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fd4:	689a      	ldr	r2, [r3, #8]
 8004fd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004ff4:	f021 010c 	bic.w	r1, r1, #12
 8004ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ffe:	430b      	orrs	r3, r1
 8005000:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800500c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800500e:	6999      	ldr	r1, [r3, #24]
 8005010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	ea40 0301 	orr.w	r3, r0, r1
 8005018:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800501a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	4bc5      	ldr	r3, [pc, #788]	; (8005334 <UART_SetConfig+0x384>)
 8005020:	429a      	cmp	r2, r3
 8005022:	d004      	beq.n	800502e <UART_SetConfig+0x7e>
 8005024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	4bc3      	ldr	r3, [pc, #780]	; (8005338 <UART_SetConfig+0x388>)
 800502a:	429a      	cmp	r2, r3
 800502c:	d103      	bne.n	8005036 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800502e:	f7fe fd99 	bl	8003b64 <HAL_RCC_GetPCLK2Freq>
 8005032:	6778      	str	r0, [r7, #116]	; 0x74
 8005034:	e002      	b.n	800503c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005036:	f7fe fd81 	bl	8003b3c <HAL_RCC_GetPCLK1Freq>
 800503a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800503c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800503e:	69db      	ldr	r3, [r3, #28]
 8005040:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005044:	f040 80b6 	bne.w	80051b4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800504a:	461c      	mov	r4, r3
 800504c:	f04f 0500 	mov.w	r5, #0
 8005050:	4622      	mov	r2, r4
 8005052:	462b      	mov	r3, r5
 8005054:	1891      	adds	r1, r2, r2
 8005056:	6439      	str	r1, [r7, #64]	; 0x40
 8005058:	415b      	adcs	r3, r3
 800505a:	647b      	str	r3, [r7, #68]	; 0x44
 800505c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005060:	1912      	adds	r2, r2, r4
 8005062:	eb45 0303 	adc.w	r3, r5, r3
 8005066:	f04f 0000 	mov.w	r0, #0
 800506a:	f04f 0100 	mov.w	r1, #0
 800506e:	00d9      	lsls	r1, r3, #3
 8005070:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005074:	00d0      	lsls	r0, r2, #3
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	1911      	adds	r1, r2, r4
 800507c:	6639      	str	r1, [r7, #96]	; 0x60
 800507e:	416b      	adcs	r3, r5
 8005080:	667b      	str	r3, [r7, #100]	; 0x64
 8005082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	461a      	mov	r2, r3
 8005088:	f04f 0300 	mov.w	r3, #0
 800508c:	1891      	adds	r1, r2, r2
 800508e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005090:	415b      	adcs	r3, r3
 8005092:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005094:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005098:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800509c:	f7fb fdf4 	bl	8000c88 <__aeabi_uldivmod>
 80050a0:	4602      	mov	r2, r0
 80050a2:	460b      	mov	r3, r1
 80050a4:	4ba5      	ldr	r3, [pc, #660]	; (800533c <UART_SetConfig+0x38c>)
 80050a6:	fba3 2302 	umull	r2, r3, r3, r2
 80050aa:	095b      	lsrs	r3, r3, #5
 80050ac:	011e      	lsls	r6, r3, #4
 80050ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050b0:	461c      	mov	r4, r3
 80050b2:	f04f 0500 	mov.w	r5, #0
 80050b6:	4622      	mov	r2, r4
 80050b8:	462b      	mov	r3, r5
 80050ba:	1891      	adds	r1, r2, r2
 80050bc:	6339      	str	r1, [r7, #48]	; 0x30
 80050be:	415b      	adcs	r3, r3
 80050c0:	637b      	str	r3, [r7, #52]	; 0x34
 80050c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80050c6:	1912      	adds	r2, r2, r4
 80050c8:	eb45 0303 	adc.w	r3, r5, r3
 80050cc:	f04f 0000 	mov.w	r0, #0
 80050d0:	f04f 0100 	mov.w	r1, #0
 80050d4:	00d9      	lsls	r1, r3, #3
 80050d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050da:	00d0      	lsls	r0, r2, #3
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	1911      	adds	r1, r2, r4
 80050e2:	65b9      	str	r1, [r7, #88]	; 0x58
 80050e4:	416b      	adcs	r3, r5
 80050e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	461a      	mov	r2, r3
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	1891      	adds	r1, r2, r2
 80050f4:	62b9      	str	r1, [r7, #40]	; 0x28
 80050f6:	415b      	adcs	r3, r3
 80050f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050fe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005102:	f7fb fdc1 	bl	8000c88 <__aeabi_uldivmod>
 8005106:	4602      	mov	r2, r0
 8005108:	460b      	mov	r3, r1
 800510a:	4b8c      	ldr	r3, [pc, #560]	; (800533c <UART_SetConfig+0x38c>)
 800510c:	fba3 1302 	umull	r1, r3, r3, r2
 8005110:	095b      	lsrs	r3, r3, #5
 8005112:	2164      	movs	r1, #100	; 0x64
 8005114:	fb01 f303 	mul.w	r3, r1, r3
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	00db      	lsls	r3, r3, #3
 800511c:	3332      	adds	r3, #50	; 0x32
 800511e:	4a87      	ldr	r2, [pc, #540]	; (800533c <UART_SetConfig+0x38c>)
 8005120:	fba2 2303 	umull	r2, r3, r2, r3
 8005124:	095b      	lsrs	r3, r3, #5
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800512c:	441e      	add	r6, r3
 800512e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005130:	4618      	mov	r0, r3
 8005132:	f04f 0100 	mov.w	r1, #0
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	1894      	adds	r4, r2, r2
 800513c:	623c      	str	r4, [r7, #32]
 800513e:	415b      	adcs	r3, r3
 8005140:	627b      	str	r3, [r7, #36]	; 0x24
 8005142:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005146:	1812      	adds	r2, r2, r0
 8005148:	eb41 0303 	adc.w	r3, r1, r3
 800514c:	f04f 0400 	mov.w	r4, #0
 8005150:	f04f 0500 	mov.w	r5, #0
 8005154:	00dd      	lsls	r5, r3, #3
 8005156:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800515a:	00d4      	lsls	r4, r2, #3
 800515c:	4622      	mov	r2, r4
 800515e:	462b      	mov	r3, r5
 8005160:	1814      	adds	r4, r2, r0
 8005162:	653c      	str	r4, [r7, #80]	; 0x50
 8005164:	414b      	adcs	r3, r1
 8005166:	657b      	str	r3, [r7, #84]	; 0x54
 8005168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	461a      	mov	r2, r3
 800516e:	f04f 0300 	mov.w	r3, #0
 8005172:	1891      	adds	r1, r2, r2
 8005174:	61b9      	str	r1, [r7, #24]
 8005176:	415b      	adcs	r3, r3
 8005178:	61fb      	str	r3, [r7, #28]
 800517a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800517e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005182:	f7fb fd81 	bl	8000c88 <__aeabi_uldivmod>
 8005186:	4602      	mov	r2, r0
 8005188:	460b      	mov	r3, r1
 800518a:	4b6c      	ldr	r3, [pc, #432]	; (800533c <UART_SetConfig+0x38c>)
 800518c:	fba3 1302 	umull	r1, r3, r3, r2
 8005190:	095b      	lsrs	r3, r3, #5
 8005192:	2164      	movs	r1, #100	; 0x64
 8005194:	fb01 f303 	mul.w	r3, r1, r3
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	3332      	adds	r3, #50	; 0x32
 800519e:	4a67      	ldr	r2, [pc, #412]	; (800533c <UART_SetConfig+0x38c>)
 80051a0:	fba2 2303 	umull	r2, r3, r2, r3
 80051a4:	095b      	lsrs	r3, r3, #5
 80051a6:	f003 0207 	and.w	r2, r3, #7
 80051aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4432      	add	r2, r6
 80051b0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051b2:	e0b9      	b.n	8005328 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051b6:	461c      	mov	r4, r3
 80051b8:	f04f 0500 	mov.w	r5, #0
 80051bc:	4622      	mov	r2, r4
 80051be:	462b      	mov	r3, r5
 80051c0:	1891      	adds	r1, r2, r2
 80051c2:	6139      	str	r1, [r7, #16]
 80051c4:	415b      	adcs	r3, r3
 80051c6:	617b      	str	r3, [r7, #20]
 80051c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80051cc:	1912      	adds	r2, r2, r4
 80051ce:	eb45 0303 	adc.w	r3, r5, r3
 80051d2:	f04f 0000 	mov.w	r0, #0
 80051d6:	f04f 0100 	mov.w	r1, #0
 80051da:	00d9      	lsls	r1, r3, #3
 80051dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051e0:	00d0      	lsls	r0, r2, #3
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	eb12 0804 	adds.w	r8, r2, r4
 80051ea:	eb43 0905 	adc.w	r9, r3, r5
 80051ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f04f 0100 	mov.w	r1, #0
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	008b      	lsls	r3, r1, #2
 8005202:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005206:	0082      	lsls	r2, r0, #2
 8005208:	4640      	mov	r0, r8
 800520a:	4649      	mov	r1, r9
 800520c:	f7fb fd3c 	bl	8000c88 <__aeabi_uldivmod>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4b49      	ldr	r3, [pc, #292]	; (800533c <UART_SetConfig+0x38c>)
 8005216:	fba3 2302 	umull	r2, r3, r3, r2
 800521a:	095b      	lsrs	r3, r3, #5
 800521c:	011e      	lsls	r6, r3, #4
 800521e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005220:	4618      	mov	r0, r3
 8005222:	f04f 0100 	mov.w	r1, #0
 8005226:	4602      	mov	r2, r0
 8005228:	460b      	mov	r3, r1
 800522a:	1894      	adds	r4, r2, r2
 800522c:	60bc      	str	r4, [r7, #8]
 800522e:	415b      	adcs	r3, r3
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005236:	1812      	adds	r2, r2, r0
 8005238:	eb41 0303 	adc.w	r3, r1, r3
 800523c:	f04f 0400 	mov.w	r4, #0
 8005240:	f04f 0500 	mov.w	r5, #0
 8005244:	00dd      	lsls	r5, r3, #3
 8005246:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800524a:	00d4      	lsls	r4, r2, #3
 800524c:	4622      	mov	r2, r4
 800524e:	462b      	mov	r3, r5
 8005250:	1814      	adds	r4, r2, r0
 8005252:	64bc      	str	r4, [r7, #72]	; 0x48
 8005254:	414b      	adcs	r3, r1
 8005256:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005258:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	4618      	mov	r0, r3
 800525e:	f04f 0100 	mov.w	r1, #0
 8005262:	f04f 0200 	mov.w	r2, #0
 8005266:	f04f 0300 	mov.w	r3, #0
 800526a:	008b      	lsls	r3, r1, #2
 800526c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005270:	0082      	lsls	r2, r0, #2
 8005272:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005276:	f7fb fd07 	bl	8000c88 <__aeabi_uldivmod>
 800527a:	4602      	mov	r2, r0
 800527c:	460b      	mov	r3, r1
 800527e:	4b2f      	ldr	r3, [pc, #188]	; (800533c <UART_SetConfig+0x38c>)
 8005280:	fba3 1302 	umull	r1, r3, r3, r2
 8005284:	095b      	lsrs	r3, r3, #5
 8005286:	2164      	movs	r1, #100	; 0x64
 8005288:	fb01 f303 	mul.w	r3, r1, r3
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	011b      	lsls	r3, r3, #4
 8005290:	3332      	adds	r3, #50	; 0x32
 8005292:	4a2a      	ldr	r2, [pc, #168]	; (800533c <UART_SetConfig+0x38c>)
 8005294:	fba2 2303 	umull	r2, r3, r2, r3
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800529e:	441e      	add	r6, r3
 80052a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052a2:	4618      	mov	r0, r3
 80052a4:	f04f 0100 	mov.w	r1, #0
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	1894      	adds	r4, r2, r2
 80052ae:	603c      	str	r4, [r7, #0]
 80052b0:	415b      	adcs	r3, r3
 80052b2:	607b      	str	r3, [r7, #4]
 80052b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052b8:	1812      	adds	r2, r2, r0
 80052ba:	eb41 0303 	adc.w	r3, r1, r3
 80052be:	f04f 0400 	mov.w	r4, #0
 80052c2:	f04f 0500 	mov.w	r5, #0
 80052c6:	00dd      	lsls	r5, r3, #3
 80052c8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80052cc:	00d4      	lsls	r4, r2, #3
 80052ce:	4622      	mov	r2, r4
 80052d0:	462b      	mov	r3, r5
 80052d2:	eb12 0a00 	adds.w	sl, r2, r0
 80052d6:	eb43 0b01 	adc.w	fp, r3, r1
 80052da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	4618      	mov	r0, r3
 80052e0:	f04f 0100 	mov.w	r1, #0
 80052e4:	f04f 0200 	mov.w	r2, #0
 80052e8:	f04f 0300 	mov.w	r3, #0
 80052ec:	008b      	lsls	r3, r1, #2
 80052ee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80052f2:	0082      	lsls	r2, r0, #2
 80052f4:	4650      	mov	r0, sl
 80052f6:	4659      	mov	r1, fp
 80052f8:	f7fb fcc6 	bl	8000c88 <__aeabi_uldivmod>
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	4b0e      	ldr	r3, [pc, #56]	; (800533c <UART_SetConfig+0x38c>)
 8005302:	fba3 1302 	umull	r1, r3, r3, r2
 8005306:	095b      	lsrs	r3, r3, #5
 8005308:	2164      	movs	r1, #100	; 0x64
 800530a:	fb01 f303 	mul.w	r3, r1, r3
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	3332      	adds	r3, #50	; 0x32
 8005314:	4a09      	ldr	r2, [pc, #36]	; (800533c <UART_SetConfig+0x38c>)
 8005316:	fba2 2303 	umull	r2, r3, r2, r3
 800531a:	095b      	lsrs	r3, r3, #5
 800531c:	f003 020f 	and.w	r2, r3, #15
 8005320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4432      	add	r2, r6
 8005326:	609a      	str	r2, [r3, #8]
}
 8005328:	bf00      	nop
 800532a:	377c      	adds	r7, #124	; 0x7c
 800532c:	46bd      	mov	sp, r7
 800532e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005332:	bf00      	nop
 8005334:	40011000 	.word	0x40011000
 8005338:	40011400 	.word	0x40011400
 800533c:	51eb851f 	.word	0x51eb851f

08005340 <ProcessMessage>:
volatile int32 step=101;
volatile int32 amplitude=100;
uint8 cmd_buffer[CMD_MAX_SIZE];//
 
void ProcessMessage( PCTRL_MSG msg, uint16 size)
{
 8005340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005342:	b08d      	sub	sp, #52	; 0x34
 8005344:	af04      	add	r7, sp, #16
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	460b      	mov	r3, r1
 800534a:	817b      	strh	r3, [r7, #10]
	uint8 cmd_type = msg->cmd_type;//
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	785b      	ldrb	r3, [r3, #1]
 8005350:	77fb      	strb	r3, [r7, #31]
	uint8 ctrl_msg = msg->ctrl_msg;   //
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	789b      	ldrb	r3, [r3, #2]
 8005356:	77bb      	strb	r3, [r7, #30]
	uint8 control_type = msg->control_type;//
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	79db      	ldrb	r3, [r3, #7]
 800535c:	777b      	strb	r3, [r7, #29]
	uint16 screen_id = PTR2U16(&msg->screen_id);//ID
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	3303      	adds	r3, #3
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	021b      	lsls	r3, r3, #8
 8005366:	b21a      	sxth	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	3303      	adds	r3, #3
 800536c:	3301      	adds	r3, #1
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	b21b      	sxth	r3, r3
 8005372:	4313      	orrs	r3, r2
 8005374:	b21b      	sxth	r3, r3
 8005376:	837b      	strh	r3, [r7, #26]
	uint16 control_id = PTR2U16(&msg->control_id);//ID
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	3305      	adds	r3, #5
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	021b      	lsls	r3, r3, #8
 8005380:	b21a      	sxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	3305      	adds	r3, #5
 8005386:	3301      	adds	r3, #1
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	b21b      	sxth	r3, r3
 800538c:	4313      	orrs	r3, r2
 800538e:	b21b      	sxth	r3, r3
 8005390:	833b      	strh	r3, [r7, #24]
	uint32 value = PTR2U32(msg->param);//
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	7a1b      	ldrb	r3, [r3, #8]
 8005396:	061a      	lsls	r2, r3, #24
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	7a5b      	ldrb	r3, [r3, #9]
 800539c:	041b      	lsls	r3, r3, #16
 800539e:	431a      	orrs	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	7a9b      	ldrb	r3, [r3, #10]
 80053a4:	021b      	lsls	r3, r3, #8
 80053a6:	4313      	orrs	r3, r2
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	7ad2      	ldrb	r2, [r2, #11]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	617b      	str	r3, [r7, #20]

	switch(cmd_type)
 80053b0:	7ffb      	ldrb	r3, [r7, #31]
 80053b2:	2bf7      	cmp	r3, #247	; 0xf7
 80053b4:	d063      	beq.n	800547e <ProcessMessage+0x13e>
 80053b6:	2bf7      	cmp	r3, #247	; 0xf7
 80053b8:	f300 80e6 	bgt.w	8005588 <ProcessMessage+0x248>
 80053bc:	2b0f      	cmp	r3, #15
 80053be:	dc27      	bgt.n	8005410 <ProcessMessage+0xd0>
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f340 80e1 	ble.w	8005588 <ProcessMessage+0x248>
 80053c6:	3b01      	subs	r3, #1
 80053c8:	2b0e      	cmp	r3, #14
 80053ca:	f200 80dd 	bhi.w	8005588 <ProcessMessage+0x248>
 80053ce:	a201      	add	r2, pc, #4	; (adr r2, 80053d4 <ProcessMessage+0x94>)
 80053d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d4:	08005417 	.word	0x08005417
 80053d8:	08005589 	.word	0x08005589
 80053dc:	08005417 	.word	0x08005417
 80053e0:	08005589 	.word	0x08005589
 80053e4:	08005589 	.word	0x08005589
 80053e8:	08005589 	.word	0x08005589
 80053ec:	08005589 	.word	0x08005589
 80053f0:	08005589 	.word	0x08005589
 80053f4:	08005589 	.word	0x08005589
 80053f8:	08005589 	.word	0x08005589
 80053fc:	0800545f 	.word	0x0800545f
 8005400:	0800544b 	.word	0x0800544b
 8005404:	08005455 	.word	0x08005455
 8005408:	08005589 	.word	0x08005589
 800540c:	08005471 	.word	0x08005471
 8005410:	2bb1      	cmp	r3, #177	; 0xb1
 8005412:	d04f      	beq.n	80054b4 <ProcessMessage+0x174>
				}
			}			
		}
		break;
	default:
		break;
 8005414:	e0b8      	b.n	8005588 <ProcessMessage+0x248>
		NotifyTouchXY(cmd_buffer[1],PTR2U16(cmd_buffer+2),PTR2U16(cmd_buffer+4),NULL);
 8005416:	4b5f      	ldr	r3, [pc, #380]	; (8005594 <ProcessMessage+0x254>)
 8005418:	7858      	ldrb	r0, [r3, #1]
 800541a:	4b5e      	ldr	r3, [pc, #376]	; (8005594 <ProcessMessage+0x254>)
 800541c:	789b      	ldrb	r3, [r3, #2]
 800541e:	021b      	lsls	r3, r3, #8
 8005420:	b21a      	sxth	r2, r3
 8005422:	4b5c      	ldr	r3, [pc, #368]	; (8005594 <ProcessMessage+0x254>)
 8005424:	78db      	ldrb	r3, [r3, #3]
 8005426:	b21b      	sxth	r3, r3
 8005428:	4313      	orrs	r3, r2
 800542a:	b21b      	sxth	r3, r3
 800542c:	b299      	uxth	r1, r3
 800542e:	4b59      	ldr	r3, [pc, #356]	; (8005594 <ProcessMessage+0x254>)
 8005430:	791b      	ldrb	r3, [r3, #4]
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	b21a      	sxth	r2, r3
 8005436:	4b57      	ldr	r3, [pc, #348]	; (8005594 <ProcessMessage+0x254>)
 8005438:	795b      	ldrb	r3, [r3, #5]
 800543a:	b21b      	sxth	r3, r3
 800543c:	4313      	orrs	r3, r2
 800543e:	b21b      	sxth	r3, r3
 8005440:	b29a      	uxth	r2, r3
 8005442:	2300      	movs	r3, #0
 8005444:	f000 f8b6 	bl	80055b4 <NotifyTouchXY>
		break;	
 8005448:	e09f      	b.n	800558a <ProcessMessage+0x24a>
		NotifyWriteFlash(1,NULL);
 800544a:	2100      	movs	r1, #0
 800544c:	2001      	movs	r0, #1
 800544e:	f000 f9c3 	bl	80057d8 <NotifyWriteFlash>
		break;
 8005452:	e09a      	b.n	800558a <ProcessMessage+0x24a>
		NotifyWriteFlash(0,NULL);
 8005454:	2100      	movs	r1, #0
 8005456:	2000      	movs	r0, #0
 8005458:	f000 f9be 	bl	80057d8 <NotifyWriteFlash>
		break;
 800545c:	e095      	b.n	800558a <ProcessMessage+0x24a>
		NotifyReadFlash(1,cmd_buffer+2,size-6,NULL);//
 800545e:	494e      	ldr	r1, [pc, #312]	; (8005598 <ProcessMessage+0x258>)
 8005460:	897b      	ldrh	r3, [r7, #10]
 8005462:	3b06      	subs	r3, #6
 8005464:	b29a      	uxth	r2, r3
 8005466:	2300      	movs	r3, #0
 8005468:	2001      	movs	r0, #1
 800546a:	f000 f9a6 	bl	80057ba <NotifyReadFlash>
		break;
 800546e:	e08c      	b.n	800558a <ProcessMessage+0x24a>
		NotifyReadFlash(0,0,0,NULL);
 8005470:	2300      	movs	r3, #0
 8005472:	2200      	movs	r2, #0
 8005474:	2100      	movs	r1, #0
 8005476:	2000      	movs	r0, #0
 8005478:	f000 f99f 	bl	80057ba <NotifyReadFlash>
		break;
 800547c:	e085      	b.n	800558a <ProcessMessage+0x24a>
		NotifyReadRTC(cmd_buffer[1],cmd_buffer[2],cmd_buffer[3],cmd_buffer[4],cmd_buffer[5],cmd_buffer[6],cmd_buffer[7],NULL);
 800547e:	4b45      	ldr	r3, [pc, #276]	; (8005594 <ProcessMessage+0x254>)
 8005480:	7858      	ldrb	r0, [r3, #1]
 8005482:	4b44      	ldr	r3, [pc, #272]	; (8005594 <ProcessMessage+0x254>)
 8005484:	789c      	ldrb	r4, [r3, #2]
 8005486:	4b43      	ldr	r3, [pc, #268]	; (8005594 <ProcessMessage+0x254>)
 8005488:	78dd      	ldrb	r5, [r3, #3]
 800548a:	4b42      	ldr	r3, [pc, #264]	; (8005594 <ProcessMessage+0x254>)
 800548c:	791e      	ldrb	r6, [r3, #4]
 800548e:	4b41      	ldr	r3, [pc, #260]	; (8005594 <ProcessMessage+0x254>)
 8005490:	795b      	ldrb	r3, [r3, #5]
 8005492:	607b      	str	r3, [r7, #4]
 8005494:	4a3f      	ldr	r2, [pc, #252]	; (8005594 <ProcessMessage+0x254>)
 8005496:	7992      	ldrb	r2, [r2, #6]
 8005498:	493e      	ldr	r1, [pc, #248]	; (8005594 <ProcessMessage+0x254>)
 800549a:	79c9      	ldrb	r1, [r1, #7]
 800549c:	2300      	movs	r3, #0
 800549e:	9303      	str	r3, [sp, #12]
 80054a0:	9102      	str	r1, [sp, #8]
 80054a2:	9201      	str	r2, [sp, #4]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	4633      	mov	r3, r6
 80054aa:	462a      	mov	r2, r5
 80054ac:	4621      	mov	r1, r4
 80054ae:	f000 f99f 	bl	80057f0 <NotifyReadRTC>
		break;
 80054b2:	e06a      	b.n	800558a <ProcessMessage+0x24a>
			if(ctrl_msg==MSG_GET_CURRENT_SCREEN)//ID
 80054b4:	7fbb      	ldrb	r3, [r7, #30]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d105      	bne.n	80054c6 <ProcessMessage+0x186>
				NotifyScreen(screen_id,NULL);
 80054ba:	8b7b      	ldrh	r3, [r7, #26]
 80054bc:	2100      	movs	r1, #0
 80054be:	4618      	mov	r0, r3
 80054c0:	f000 f86c 	bl	800559c <NotifyScreen>
		break;
 80054c4:	e061      	b.n	800558a <ProcessMessage+0x24a>
				switch(control_type)
 80054c6:	7f7b      	ldrb	r3, [r7, #29]
 80054c8:	3b10      	subs	r3, #16
 80054ca:	2b0b      	cmp	r3, #11
 80054cc:	d85a      	bhi.n	8005584 <ProcessMessage+0x244>
 80054ce:	a201      	add	r2, pc, #4	; (adr r2, 80054d4 <ProcessMessage+0x194>)
 80054d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d4:	08005505 	.word	0x08005505
 80054d8:	08005515 	.word	0x08005515
 80054dc:	08005527 	.word	0x08005527
 80054e0:	08005535 	.word	0x08005535
 80054e4:	08005543 	.word	0x08005543
 80054e8:	08005585 	.word	0x08005585
 80054ec:	08005585 	.word	0x08005585
 80054f0:	08005577 	.word	0x08005577
 80054f4:	08005585 	.word	0x08005585
 80054f8:	08005585 	.word	0x08005585
 80054fc:	08005551 	.word	0x08005551
 8005500:	08005567 	.word	0x08005567
					NotifyButton(screen_id,control_id,msg->param[0],NULL);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	7a1a      	ldrb	r2, [r3, #8]
 8005508:	8b39      	ldrh	r1, [r7, #24]
 800550a:	8b78      	ldrh	r0, [r7, #26]
 800550c:	2300      	movs	r3, #0
 800550e:	f000 f861 	bl	80055d4 <NotifyButton>
					break;
 8005512:	e038      	b.n	8005586 <ProcessMessage+0x246>
					NotifyText(screen_id,control_id,msg->param,NULL);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f103 0208 	add.w	r2, r3, #8
 800551a:	8b39      	ldrh	r1, [r7, #24]
 800551c:	8b78      	ldrh	r0, [r7, #26]
 800551e:	2300      	movs	r3, #0
 8005520:	f000 f89a 	bl	8005658 <NotifyText>
					break;
 8005524:	e02f      	b.n	8005586 <ProcessMessage+0x246>
					NotifyProgress(screen_id,control_id,value,NULL);
 8005526:	8b39      	ldrh	r1, [r7, #24]
 8005528:	8b78      	ldrh	r0, [r7, #26]
 800552a:	2300      	movs	r3, #0
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	f000 f8e5 	bl	80056fc <NotifyProgress>
					break;
 8005532:	e028      	b.n	8005586 <ProcessMessage+0x246>
					NotifySlider(screen_id,control_id,value,NULL);
 8005534:	8b39      	ldrh	r1, [r7, #24]
 8005536:	8b78      	ldrh	r0, [r7, #26]
 8005538:	2300      	movs	r3, #0
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	f000 f8ed 	bl	800571a <NotifySlider>
					break;
 8005540:	e021      	b.n	8005586 <ProcessMessage+0x246>
					NotifyMeter(screen_id,control_id,value,NULL);
 8005542:	8b39      	ldrh	r1, [r7, #24]
 8005544:	8b78      	ldrh	r0, [r7, #26]
 8005546:	2300      	movs	r3, #0
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	f000 f8f5 	bl	8005738 <NotifyMeter>
					break;
 800554e:	e01a      	b.n	8005586 <ProcessMessage+0x246>
					NotifyMenu(screen_id,control_id,msg->param[0],msg->param[1],NULL);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	7a1a      	ldrb	r2, [r3, #8]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	7a5b      	ldrb	r3, [r3, #9]
 8005558:	8b39      	ldrh	r1, [r7, #24]
 800555a:	8b78      	ldrh	r0, [r7, #26]
 800555c:	2400      	movs	r4, #0
 800555e:	9400      	str	r4, [sp, #0]
 8005560:	f000 f8f9 	bl	8005756 <NotifyMenu>
					break;
 8005564:	e00f      	b.n	8005586 <ProcessMessage+0x246>
					NotifySelector(screen_id,control_id,msg->param[0],NULL);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	7a1a      	ldrb	r2, [r3, #8]
 800556a:	8b39      	ldrh	r1, [r7, #24]
 800556c:	8b78      	ldrh	r0, [r7, #26]
 800556e:	2300      	movs	r3, #0
 8005570:	f000 f905 	bl	800577e <NotifySelector>
					break;
 8005574:	e007      	b.n	8005586 <ProcessMessage+0x246>
					NotifyTimer(screen_id,control_id,NULL);
 8005576:	8b39      	ldrh	r1, [r7, #24]
 8005578:	8b7b      	ldrh	r3, [r7, #26]
 800557a:	2200      	movs	r2, #0
 800557c:	4618      	mov	r0, r3
 800557e:	f000 f90e 	bl	800579e <NotifyTimer>
					break;
 8005582:	e000      	b.n	8005586 <ProcessMessage+0x246>
					break;
 8005584:	bf00      	nop
		break;
 8005586:	e000      	b.n	800558a <ProcessMessage+0x24a>
		break;
 8005588:	bf00      	nop
	}
}
 800558a:	bf00      	nop
 800558c:	3724      	adds	r7, #36	; 0x24
 800558e:	46bd      	mov	sp, r7
 8005590:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005592:	bf00      	nop
 8005594:	200065bc 	.word	0x200065bc
 8005598:	200065be 	.word	0x200065be

0800559c <NotifyScreen>:
 *  \brief  
 *  \details  (GetScreen)
 *  \param screen_id ID
 */
void NotifyScreen(uint16 screen_id,void* userdata)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	4603      	mov	r3, r0
 80055a4:	6039      	str	r1, [r7, #0]
 80055a6:	80fb      	strh	r3, [r7, #6]
   
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <NotifyTouchXY>:
 *  \param press 13
 *  \param x x
 *  \param y y
 */
void NotifyTouchXY(uint8 press,uint16 x,uint16 y,void* userdata)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	607b      	str	r3, [r7, #4]
 80055bc:	4603      	mov	r3, r0
 80055be:	73fb      	strb	r3, [r7, #15]
 80055c0:	460b      	mov	r3, r1
 80055c2:	81bb      	strh	r3, [r7, #12]
 80055c4:	4613      	mov	r3, r2
 80055c6:	817b      	strh	r3, [r7, #10]
	
}
 80055c8:	bf00      	nop
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <NotifyButton>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param state 01
 */
void NotifyButton(uint16 screen_id, uint16 control_id, uint8  state,void* userdata)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	607b      	str	r3, [r7, #4]
 80055dc:	4603      	mov	r3, r0
 80055de:	81fb      	strh	r3, [r7, #14]
 80055e0:	460b      	mov	r3, r1
 80055e2:	81bb      	strh	r3, [r7, #12]
 80055e4:	4613      	mov	r3, r2
 80055e6:	72fb      	strb	r3, [r7, #11]
	if(screen_id==0 && control_id==6){				//
 80055e8:	89fb      	ldrh	r3, [r7, #14]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d10d      	bne.n	800560a <NotifyButton+0x36>
 80055ee:	89bb      	ldrh	r3, [r7, #12]
 80055f0:	2b06      	cmp	r3, #6
 80055f2:	d10a      	bne.n	800560a <NotifyButton+0x36>
		LED0 = !LED0;
 80055f4:	4b17      	ldr	r3, [pc, #92]	; (8005654 <NotifyButton+0x80>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	bf0c      	ite	eq
 80055fc:	2301      	moveq	r3, #1
 80055fe:	2300      	movne	r3, #0
 8005600:	b2da      	uxtb	r2, r3
 8005602:	4b14      	ldr	r3, [pc, #80]	; (8005654 <NotifyButton+0x80>)
 8005604:	601a      	str	r2, [r3, #0]
		sweepFrequencyOn();
 8005606:	f7fc f87b 	bl	8001700 <sweepFrequencyOn>
	}
	if(screen_id==0 && control_id== 24){			//
 800560a:	89fb      	ldrh	r3, [r7, #14]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d10d      	bne.n	800562c <NotifyButton+0x58>
 8005610:	89bb      	ldrh	r3, [r7, #12]
 8005612:	2b18      	cmp	r3, #24
 8005614:	d10a      	bne.n	800562c <NotifyButton+0x58>
		LED0 = !LED0;
 8005616:	4b0f      	ldr	r3, [pc, #60]	; (8005654 <NotifyButton+0x80>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2b00      	cmp	r3, #0
 800561c:	bf0c      	ite	eq
 800561e:	2301      	moveq	r3, #1
 8005620:	2300      	movne	r3, #0
 8005622:	b2da      	uxtb	r2, r3
 8005624:	4b0b      	ldr	r3, [pc, #44]	; (8005654 <NotifyButton+0x80>)
 8005626:	601a      	str	r2, [r3, #0]
		sweepFrequencyOff();
 8005628:	f7fc f88c 	bl	8001744 <sweepFrequencyOff>
	}
	if(screen_id==0 && control_id==22){				//
 800562c:	89fb      	ldrh	r3, [r7, #14]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d10b      	bne.n	800564a <NotifyButton+0x76>
 8005632:	89bb      	ldrh	r3, [r7, #12]
 8005634:	2b16      	cmp	r3, #22
 8005636:	d108      	bne.n	800564a <NotifyButton+0x76>
		LED0 = !LED0;
 8005638:	4b06      	ldr	r3, [pc, #24]	; (8005654 <NotifyButton+0x80>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2b00      	cmp	r3, #0
 800563e:	bf0c      	ite	eq
 8005640:	2301      	moveq	r3, #1
 8005642:	2300      	movne	r3, #0
 8005644:	b2da      	uxtb	r2, r3
 8005646:	4b03      	ldr	r3, [pc, #12]	; (8005654 <NotifyButton+0x80>)
 8005648:	601a      	str	r2, [r3, #0]
	}
}
 800564a:	bf00      	nop
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	424302b4 	.word	0x424302b4

08005658 <NotifyText>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param str 
 */
void NotifyText(uint16 screen_id, uint16 control_id, uint8 *str,void* userdata)
{ 
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	60ba      	str	r2, [r7, #8]
 8005660:	607b      	str	r3, [r7, #4]
 8005662:	4603      	mov	r3, r0
 8005664:	81fb      	strh	r3, [r7, #14]
 8005666:	460b      	mov	r3, r1
 8005668:	81bb      	strh	r3, [r7, #12]
	if(screen_id == 0 && control_id == 1){		//
 800566a:	89fb      	ldrh	r3, [r7, #14]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d111      	bne.n	8005694 <NotifyText+0x3c>
 8005670:	89bb      	ldrh	r3, [r7, #12]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d10e      	bne.n	8005694 <NotifyText+0x3c>
		step = atol((char*)str);
 8005676:	68b8      	ldr	r0, [r7, #8]
 8005678:	f000 fafe 	bl	8005c78 <atol>
 800567c:	4603      	mov	r3, r0
 800567e:	4a1c      	ldr	r2, [pc, #112]	; (80056f0 <NotifyText+0x98>)
 8005680:	6013      	str	r3, [r2, #0]
		LED0 = !LED0;
 8005682:	4b1c      	ldr	r3, [pc, #112]	; (80056f4 <NotifyText+0x9c>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	bf0c      	ite	eq
 800568a:	2301      	moveq	r3, #1
 800568c:	2300      	movne	r3, #0
 800568e:	b2da      	uxtb	r2, r3
 8005690:	4b18      	ldr	r3, [pc, #96]	; (80056f4 <NotifyText+0x9c>)
 8005692:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0 && control_id == 13){		//
 8005694:	89fb      	ldrh	r3, [r7, #14]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d111      	bne.n	80056be <NotifyText+0x66>
 800569a:	89bb      	ldrh	r3, [r7, #12]
 800569c:	2b0d      	cmp	r3, #13
 800569e:	d10e      	bne.n	80056be <NotifyText+0x66>
		amplitude = atol((char*)str);
 80056a0:	68b8      	ldr	r0, [r7, #8]
 80056a2:	f000 fae9 	bl	8005c78 <atol>
 80056a6:	4603      	mov	r3, r0
 80056a8:	4a13      	ldr	r2, [pc, #76]	; (80056f8 <NotifyText+0xa0>)
 80056aa:	6013      	str	r3, [r2, #0]
		LED0 = !LED0;
 80056ac:	4b11      	ldr	r3, [pc, #68]	; (80056f4 <NotifyText+0x9c>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	bf0c      	ite	eq
 80056b4:	2301      	moveq	r3, #1
 80056b6:	2300      	movne	r3, #0
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	4b0e      	ldr	r3, [pc, #56]	; (80056f4 <NotifyText+0x9c>)
 80056bc:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0 && control_id == 25){		//
 80056be:	89fb      	ldrh	r3, [r7, #14]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d111      	bne.n	80056e8 <NotifyText+0x90>
 80056c4:	89bb      	ldrh	r3, [r7, #12]
 80056c6:	2b19      	cmp	r3, #25
 80056c8:	d10e      	bne.n	80056e8 <NotifyText+0x90>
		amplitude = atol((char*)str);
 80056ca:	68b8      	ldr	r0, [r7, #8]
 80056cc:	f000 fad4 	bl	8005c78 <atol>
 80056d0:	4603      	mov	r3, r0
 80056d2:	4a09      	ldr	r2, [pc, #36]	; (80056f8 <NotifyText+0xa0>)
 80056d4:	6013      	str	r3, [r2, #0]
		LED0 = !LED0;
 80056d6:	4b07      	ldr	r3, [pc, #28]	; (80056f4 <NotifyText+0x9c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	bf0c      	ite	eq
 80056de:	2301      	moveq	r3, #1
 80056e0:	2300      	movne	r3, #0
 80056e2:	b2da      	uxtb	r2, r3
 80056e4:	4b03      	ldr	r3, [pc, #12]	; (80056f4 <NotifyText+0x9c>)
 80056e6:	601a      	str	r2, [r3, #0]
	}
}
 80056e8:	bf00      	nop
 80056ea:	3710      	adds	r7, #16
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	20002fb0 	.word	0x20002fb0
 80056f4:	424302b4 	.word	0x424302b4
 80056f8:	20002fb4 	.word	0x20002fb4

080056fc <NotifyProgress>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyProgress(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	60ba      	str	r2, [r7, #8]
 8005704:	607b      	str	r3, [r7, #4]
 8005706:	4603      	mov	r3, r0
 8005708:	81fb      	strh	r3, [r7, #14]
 800570a:	460b      	mov	r3, r1
 800570c:	81bb      	strh	r3, [r7, #12]
	
}
 800570e:	bf00      	nop
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <NotifySlider>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifySlider(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 800571a:	b480      	push	{r7}
 800571c:	b085      	sub	sp, #20
 800571e:	af00      	add	r7, sp, #0
 8005720:	60ba      	str	r2, [r7, #8]
 8005722:	607b      	str	r3, [r7, #4]
 8005724:	4603      	mov	r3, r0
 8005726:	81fb      	strh	r3, [r7, #14]
 8005728:	460b      	mov	r3, r1
 800572a:	81bb      	strh	r3, [r7, #12]
	
}
 800572c:	bf00      	nop
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <NotifyMeter>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyMeter(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	60ba      	str	r2, [r7, #8]
 8005740:	607b      	str	r3, [r7, #4]
 8005742:	4603      	mov	r3, r0
 8005744:	81fb      	strh	r3, [r7, #14]
 8005746:	460b      	mov	r3, r1
 8005748:	81bb      	strh	r3, [r7, #12]
	
}
 800574a:	bf00      	nop
 800574c:	3714      	adds	r7, #20
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr

08005756 <NotifyMenu>:
 *  \param control_id ID
 *  \param item 
 *  \param state 01
 */
void NotifyMenu(uint16 screen_id, uint16 control_id, uint8  item, uint8  state,void* userdata)
{
 8005756:	b490      	push	{r4, r7}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0
 800575c:	4604      	mov	r4, r0
 800575e:	4608      	mov	r0, r1
 8005760:	4611      	mov	r1, r2
 8005762:	461a      	mov	r2, r3
 8005764:	4623      	mov	r3, r4
 8005766:	80fb      	strh	r3, [r7, #6]
 8005768:	4603      	mov	r3, r0
 800576a:	80bb      	strh	r3, [r7, #4]
 800576c:	460b      	mov	r3, r1
 800576e:	70fb      	strb	r3, [r7, #3]
 8005770:	4613      	mov	r3, r2
 8005772:	70bb      	strb	r3, [r7, #2]
	
}
 8005774:	bf00      	nop
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bc90      	pop	{r4, r7}
 800577c:	4770      	bx	lr

0800577e <NotifySelector>:
 *  \param control_id ID
 *  \param item 
 */

void NotifySelector(uint16 screen_id, uint16 control_id, uint8  item,void* userdata)
{
 800577e:	b480      	push	{r7}
 8005780:	b085      	sub	sp, #20
 8005782:	af00      	add	r7, sp, #0
 8005784:	607b      	str	r3, [r7, #4]
 8005786:	4603      	mov	r3, r0
 8005788:	81fb      	strh	r3, [r7, #14]
 800578a:	460b      	mov	r3, r1
 800578c:	81bb      	strh	r3, [r7, #12]
 800578e:	4613      	mov	r3, r2
 8005790:	72fb      	strb	r3, [r7, #11]

}
 8005792:	bf00      	nop
 8005794:	3714      	adds	r7, #20
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr

0800579e <NotifyTimer>:
 *  \brief  
 *  \param screen_id ID
 *  \param control_id ID
 */
void NotifyTimer(uint16 screen_id, uint16 control_id,void* userdata)
{
 800579e:	b480      	push	{r7}
 80057a0:	b083      	sub	sp, #12
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	4603      	mov	r3, r0
 80057a6:	603a      	str	r2, [r7, #0]
 80057a8:	80fb      	strh	r3, [r7, #6]
 80057aa:	460b      	mov	r3, r1
 80057ac:	80bb      	strh	r3, [r7, #4]
	
}
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <NotifyReadFlash>:
 *  \param status 01
 *  \param _data 
 *  \param length 
 */
void NotifyReadFlash(uint8 status,uint8 *_data,uint16 length,void* userdata)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b085      	sub	sp, #20
 80057be:	af00      	add	r7, sp, #0
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607b      	str	r3, [r7, #4]
 80057c4:	4603      	mov	r3, r0
 80057c6:	73fb      	strb	r3, [r7, #15]
 80057c8:	4613      	mov	r3, r2
 80057ca:	81bb      	strh	r3, [r7, #12]
	
}
 80057cc:	bf00      	nop
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <NotifyWriteFlash>:
/*! 
 *  \brief  FLASH
 *  \param status 01
 */
void NotifyWriteFlash(uint8 status,void* userdata)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	4603      	mov	r3, r0
 80057e0:	6039      	str	r1, [r7, #0]
 80057e2:	71fb      	strb	r3, [r7, #7]
	
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <NotifyReadRTC>:
 *  \param hour BCD
 *  \param minute BCD
 *  \param second BCD
 */
void NotifyReadRTC(uint8 year,uint8 month,uint8 week,uint8 day,uint8 hour,uint8 minute,uint8 second,void* userdata)
{
 80057f0:	b490      	push	{r4, r7}
 80057f2:	b082      	sub	sp, #8
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	4611      	mov	r1, r2
 80057fc:	461a      	mov	r2, r3
 80057fe:	4623      	mov	r3, r4
 8005800:	71fb      	strb	r3, [r7, #7]
 8005802:	4603      	mov	r3, r0
 8005804:	71bb      	strb	r3, [r7, #6]
 8005806:	460b      	mov	r3, r1
 8005808:	717b      	strb	r3, [r7, #5]
 800580a:	4613      	mov	r3, r2
 800580c:	713b      	strb	r3, [r7, #4]
    
}
 800580e:	bf00      	nop
 8005810:	3708      	adds	r7, #8
 8005812:	46bd      	mov	sp, r7
 8005814:	bc90      	pop	{r4, r7}
 8005816:	4770      	bx	lr

08005818 <queue_reset>:
QUEUE que = {0,0,0};   //
static uint32 cmd_state = 0;  //
static qsize cmd_pos = 0;  //

void queue_reset()
{
 8005818:	b480      	push	{r7}
 800581a:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 800581c:	4b08      	ldr	r3, [pc, #32]	; (8005840 <queue_reset+0x28>)
 800581e:	2200      	movs	r2, #0
 8005820:	805a      	strh	r2, [r3, #2]
 8005822:	4b07      	ldr	r3, [pc, #28]	; (8005840 <queue_reset+0x28>)
 8005824:	885a      	ldrh	r2, [r3, #2]
 8005826:	4b06      	ldr	r3, [pc, #24]	; (8005840 <queue_reset+0x28>)
 8005828:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 800582a:	4b06      	ldr	r3, [pc, #24]	; (8005844 <queue_reset+0x2c>)
 800582c:	2200      	movs	r2, #0
 800582e:	601a      	str	r2, [r3, #0]
 8005830:	4b05      	ldr	r3, [pc, #20]	; (8005848 <queue_reset+0x30>)
 8005832:	2200      	movs	r2, #0
 8005834:	801a      	strh	r2, [r3, #0]
}
 8005836:	bf00      	nop
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	200031b4 	.word	0x200031b4
 8005844:	200033b8 	.word	0x200033b8
 8005848:	200033bc 	.word	0x200033bc

0800584c <queue_push>:

void queue_push(qdata _data)
{
 800584c:	b480      	push	{r7}
 800584e:	b085      	sub	sp, #20
 8005850:	af00      	add	r7, sp, #0
 8005852:	4603      	mov	r3, r0
 8005854:	71fb      	strb	r3, [r7, #7]
	qsize pos = (que._head+1)%QUEUE_MAX_SIZE;
 8005856:	4b10      	ldr	r3, [pc, #64]	; (8005898 <queue_push+0x4c>)
 8005858:	881b      	ldrh	r3, [r3, #0]
 800585a:	3301      	adds	r3, #1
 800585c:	425a      	negs	r2, r3
 800585e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005862:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005866:	bf58      	it	pl
 8005868:	4253      	negpl	r3, r2
 800586a:	81fb      	strh	r3, [r7, #14]
	if(pos!=que._tail)//
 800586c:	4b0a      	ldr	r3, [pc, #40]	; (8005898 <queue_push+0x4c>)
 800586e:	885b      	ldrh	r3, [r3, #2]
 8005870:	89fa      	ldrh	r2, [r7, #14]
 8005872:	429a      	cmp	r2, r3
 8005874:	d009      	beq.n	800588a <queue_push+0x3e>
	{
		que._data[que._head] = _data;
 8005876:	4b08      	ldr	r3, [pc, #32]	; (8005898 <queue_push+0x4c>)
 8005878:	881b      	ldrh	r3, [r3, #0]
 800587a:	461a      	mov	r2, r3
 800587c:	4b06      	ldr	r3, [pc, #24]	; (8005898 <queue_push+0x4c>)
 800587e:	4413      	add	r3, r2
 8005880:	79fa      	ldrb	r2, [r7, #7]
 8005882:	711a      	strb	r2, [r3, #4]
		que._head = pos;
 8005884:	4a04      	ldr	r2, [pc, #16]	; (8005898 <queue_push+0x4c>)
 8005886:	89fb      	ldrh	r3, [r7, #14]
 8005888:	8013      	strh	r3, [r2, #0]
	}
}
 800588a:	bf00      	nop
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	200031b4 	.word	0x200031b4

0800589c <queue_pop>:

//
static void queue_pop(qdata* _data)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
	if(que._tail!=que._head)//
 80058a4:	4b10      	ldr	r3, [pc, #64]	; (80058e8 <queue_pop+0x4c>)
 80058a6:	885a      	ldrh	r2, [r3, #2]
 80058a8:	4b0f      	ldr	r3, [pc, #60]	; (80058e8 <queue_pop+0x4c>)
 80058aa:	881b      	ldrh	r3, [r3, #0]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d014      	beq.n	80058da <queue_pop+0x3e>
	{
		*_data = que._data[que._tail];
 80058b0:	4b0d      	ldr	r3, [pc, #52]	; (80058e8 <queue_pop+0x4c>)
 80058b2:	885b      	ldrh	r3, [r3, #2]
 80058b4:	461a      	mov	r2, r3
 80058b6:	4b0c      	ldr	r3, [pc, #48]	; (80058e8 <queue_pop+0x4c>)
 80058b8:	4413      	add	r3, r2
 80058ba:	791a      	ldrb	r2, [r3, #4]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	701a      	strb	r2, [r3, #0]
		que._tail = (que._tail+1)%QUEUE_MAX_SIZE;
 80058c0:	4b09      	ldr	r3, [pc, #36]	; (80058e8 <queue_pop+0x4c>)
 80058c2:	885b      	ldrh	r3, [r3, #2]
 80058c4:	3301      	adds	r3, #1
 80058c6:	425a      	negs	r2, r3
 80058c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058d0:	bf58      	it	pl
 80058d2:	4253      	negpl	r3, r2
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	4b04      	ldr	r3, [pc, #16]	; (80058e8 <queue_pop+0x4c>)
 80058d8:	805a      	strh	r2, [r3, #2]
	}
}
 80058da:	bf00      	nop
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	200031b4 	.word	0x200031b4

080058ec <queue_size>:

//,                    ,
static qsize queue_size()
{
 80058ec:	b480      	push	{r7}
 80058ee:	af00      	add	r7, sp, #0
	return ((que._head+QUEUE_MAX_SIZE-que._tail)%QUEUE_MAX_SIZE);
 80058f0:	4b09      	ldr	r3, [pc, #36]	; (8005918 <queue_size+0x2c>)
 80058f2:	881b      	ldrh	r3, [r3, #0]
 80058f4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80058f8:	4a07      	ldr	r2, [pc, #28]	; (8005918 <queue_size+0x2c>)
 80058fa:	8852      	ldrh	r2, [r2, #2]
 80058fc:	1a9b      	subs	r3, r3, r2
 80058fe:	425a      	negs	r2, r3
 8005900:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005904:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005908:	bf58      	it	pl
 800590a:	4253      	negpl	r3, r2
 800590c:	b29b      	uxth	r3, r3
}
 800590e:	4618      	mov	r0, r3
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	200031b4 	.word	0x200031b4

0800591c <queue_find_cmd>:

qsize queue_find_cmd(qdata *buffer,qsize buf_len)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	807b      	strh	r3, [r7, #2]
	qsize cmd_size = 0;
 8005928:	2300      	movs	r3, #0
 800592a:	81fb      	strh	r3, [r7, #14]
	qdata _data = 0;
 800592c:	2300      	movs	r3, #0
 800592e:	737b      	strb	r3, [r7, #13]
	while(queue_size()>0)
 8005930:	e034      	b.n	800599c <queue_find_cmd+0x80>
	{
		//
		queue_pop(&_data);
 8005932:	f107 030d 	add.w	r3, r7, #13
 8005936:	4618      	mov	r0, r3
 8005938:	f7ff ffb0 	bl	800589c <queue_pop>

		if(cmd_pos==0&&_data!=CMD_HEAD)//
 800593c:	4b1c      	ldr	r3, [pc, #112]	; (80059b0 <queue_find_cmd+0x94>)
 800593e:	881b      	ldrh	r3, [r3, #0]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d103      	bne.n	800594c <queue_find_cmd+0x30>
 8005944:	7b7b      	ldrb	r3, [r7, #13]
 8005946:	2bee      	cmp	r3, #238	; 0xee
 8005948:	d000      	beq.n	800594c <queue_find_cmd+0x30>
		    continue;
 800594a:	e027      	b.n	800599c <queue_find_cmd+0x80>

		if(cmd_pos<buf_len)//
 800594c:	4b18      	ldr	r3, [pc, #96]	; (80059b0 <queue_find_cmd+0x94>)
 800594e:	881b      	ldrh	r3, [r3, #0]
 8005950:	887a      	ldrh	r2, [r7, #2]
 8005952:	429a      	cmp	r2, r3
 8005954:	d90a      	bls.n	800596c <queue_find_cmd+0x50>
			buffer[cmd_pos++] = _data;
 8005956:	4b16      	ldr	r3, [pc, #88]	; (80059b0 <queue_find_cmd+0x94>)
 8005958:	881b      	ldrh	r3, [r3, #0]
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	b291      	uxth	r1, r2
 800595e:	4a14      	ldr	r2, [pc, #80]	; (80059b0 <queue_find_cmd+0x94>)
 8005960:	8011      	strh	r1, [r2, #0]
 8005962:	461a      	mov	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4413      	add	r3, r2
 8005968:	7b7a      	ldrb	r2, [r7, #13]
 800596a:	701a      	strb	r2, [r3, #0]

		cmd_state = ((cmd_state<<8)|_data);//432
 800596c:	4b11      	ldr	r3, [pc, #68]	; (80059b4 <queue_find_cmd+0x98>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	021b      	lsls	r3, r3, #8
 8005972:	7b7a      	ldrb	r2, [r7, #13]
 8005974:	4313      	orrs	r3, r2
 8005976:	4a0f      	ldr	r2, [pc, #60]	; (80059b4 <queue_find_cmd+0x98>)
 8005978:	6013      	str	r3, [r2, #0]

		//4
		if(cmd_state==CMD_TAIL)
 800597a:	4b0e      	ldr	r3, [pc, #56]	; (80059b4 <queue_find_cmd+0x98>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f46f 3240 	mvn.w	r2, #196608	; 0x30000
 8005982:	4293      	cmp	r3, r2
 8005984:	d10a      	bne.n	800599c <queue_find_cmd+0x80>
		{
			cmd_size = cmd_pos; //
 8005986:	4b0a      	ldr	r3, [pc, #40]	; (80059b0 <queue_find_cmd+0x94>)
 8005988:	881b      	ldrh	r3, [r3, #0]
 800598a:	81fb      	strh	r3, [r7, #14]
			cmd_state = 0;  //
 800598c:	4b09      	ldr	r3, [pc, #36]	; (80059b4 <queue_find_cmd+0x98>)
 800598e:	2200      	movs	r2, #0
 8005990:	601a      	str	r2, [r3, #0]
			cmd_pos = 0; //
 8005992:	4b07      	ldr	r3, [pc, #28]	; (80059b0 <queue_find_cmd+0x94>)
 8005994:	2200      	movs	r2, #0
 8005996:	801a      	strh	r2, [r3, #0]
				return 0;

			cmd_size -= 2;//CRC162
#endif

			return cmd_size;
 8005998:	89fb      	ldrh	r3, [r7, #14]
 800599a:	e005      	b.n	80059a8 <queue_find_cmd+0x8c>
	while(queue_size()>0)
 800599c:	f7ff ffa6 	bl	80058ec <queue_size>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1c5      	bne.n	8005932 <queue_find_cmd+0x16>
		}
	}

	return 0;//
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3710      	adds	r7, #16
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	200033bc 	.word	0x200033bc
 80059b4:	200033b8 	.word	0x200033b8

080059b8 <TFT_Init>:
#define R_UART_	USART2

unsigned char buffer[1];

void TFT_Init(void)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));//
 80059bc:	2201      	movs	r2, #1
 80059be:	4904      	ldr	r1, [pc, #16]	; (80059d0 <TFT_Init+0x18>)
 80059c0:	4804      	ldr	r0, [pc, #16]	; (80059d4 <TFT_Init+0x1c>)
 80059c2:	f7fe fe42 	bl	800464a <HAL_UART_Receive_IT>
    queue_reset();
 80059c6:	f7ff ff27 	bl	8005818 <queue_reset>
}
 80059ca:	bf00      	nop
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	200065d8 	.word	0x200065d8
 80059d4:	20006574 	.word	0x20006574

080059d8 <Param_Update>:
void Param_Update(void) //
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
	qsize size;
    size = queue_find_cmd(cmd_buffer,CMD_MAX_SIZE);
 80059de:	2119      	movs	r1, #25
 80059e0:	4808      	ldr	r0, [pc, #32]	; (8005a04 <Param_Update+0x2c>)
 80059e2:	f7ff ff9b 	bl	800591c <queue_find_cmd>
 80059e6:	4603      	mov	r3, r0
 80059e8:	80fb      	strh	r3, [r7, #6]
    if(size)
 80059ea:	88fb      	ldrh	r3, [r7, #6]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d004      	beq.n	80059fa <Param_Update+0x22>
    {
        ProcessMessage((PCTRL_MSG)cmd_buffer, size);//
 80059f0:	88fb      	ldrh	r3, [r7, #6]
 80059f2:	4619      	mov	r1, r3
 80059f4:	4803      	ldr	r0, [pc, #12]	; (8005a04 <Param_Update+0x2c>)
 80059f6:	f7ff fca3 	bl	8005340 <ProcessMessage>
    }
}
 80059fa:	bf00      	nop
 80059fc:	3708      	adds	r7, #8
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	200065bc 	.word	0x200065bc

08005a08 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8005a0c:	4804      	ldr	r0, [pc, #16]	; (8005a20 <USART2_IRQHandler+0x18>)
 8005a0e:	f7fe fe4d 	bl	80046ac <HAL_UART_IRQHandler>
	HAL_UART_Receive_IT(&huart2, buffer,sizeof(buffer));  //
 8005a12:	2201      	movs	r2, #1
 8005a14:	4903      	ldr	r1, [pc, #12]	; (8005a24 <USART2_IRQHandler+0x1c>)
 8005a16:	4802      	ldr	r0, [pc, #8]	; (8005a20 <USART2_IRQHandler+0x18>)
 8005a18:	f7fe fe17 	bl	800464a <HAL_UART_Receive_IT>
}
 8005a1c:	bf00      	nop
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	20006574 	.word	0x20006574
 8005a24:	200065d8 	.word	0x200065d8

08005a28 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)   //
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
	u8 rec;
	if(huart->Instance==USART2)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a08      	ldr	r2, [pc, #32]	; (8005a58 <HAL_UART_RxCpltCallback+0x30>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d10a      	bne.n	8005a50 <HAL_UART_RxCpltCallback+0x28>
	{
		rec=*((huart->pRxBuffPtr)-1); //
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005a42:	73fb      	strb	r3, [r7, #15]
		queue_push(rec);//
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7ff ff00 	bl	800584c <queue_push>
        Param_Update();//
 8005a4c:	f7ff ffc4 	bl	80059d8 <Param_Update>
	}
}
 8005a50:	bf00      	nop
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40004400 	.word	0x40004400

08005a5c <arm_sub_f32>:
 8005a5c:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8005a60:	b4f0      	push	{r4, r5, r6, r7}
 8005a62:	d033      	beq.n	8005acc <arm_sub_f32+0x70>
 8005a64:	f100 0610 	add.w	r6, r0, #16
 8005a68:	f101 0510 	add.w	r5, r1, #16
 8005a6c:	f102 0410 	add.w	r4, r2, #16
 8005a70:	4667      	mov	r7, ip
 8005a72:	ed15 7a04 	vldr	s14, [r5, #-16]
 8005a76:	ed56 7a04 	vldr	s15, [r6, #-16]
 8005a7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a7e:	3f01      	subs	r7, #1
 8005a80:	ed44 7a04 	vstr	s15, [r4, #-16]
 8005a84:	ed15 7a03 	vldr	s14, [r5, #-12]
 8005a88:	ed56 7a03 	vldr	s15, [r6, #-12]
 8005a8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a90:	f106 0610 	add.w	r6, r6, #16
 8005a94:	ed44 7a03 	vstr	s15, [r4, #-12]
 8005a98:	ed15 7a02 	vldr	s14, [r5, #-8]
 8005a9c:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8005aa0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005aa4:	f105 0510 	add.w	r5, r5, #16
 8005aa8:	ed44 7a02 	vstr	s15, [r4, #-8]
 8005aac:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8005ab0:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8005ab4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ab8:	f104 0410 	add.w	r4, r4, #16
 8005abc:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8005ac0:	d1d7      	bne.n	8005a72 <arm_sub_f32+0x16>
 8005ac2:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8005ac6:	4420      	add	r0, r4
 8005ac8:	4421      	add	r1, r4
 8005aca:	4422      	add	r2, r4
 8005acc:	f013 0303 	ands.w	r3, r3, #3
 8005ad0:	d01b      	beq.n	8005b0a <arm_sub_f32+0xae>
 8005ad2:	edd0 7a00 	vldr	s15, [r0]
 8005ad6:	ed91 7a00 	vldr	s14, [r1]
 8005ada:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	edc2 7a00 	vstr	s15, [r2]
 8005ae4:	d011      	beq.n	8005b0a <arm_sub_f32+0xae>
 8005ae6:	edd0 7a01 	vldr	s15, [r0, #4]
 8005aea:	ed91 7a01 	vldr	s14, [r1, #4]
 8005aee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	edc2 7a01 	vstr	s15, [r2, #4]
 8005af8:	d007      	beq.n	8005b0a <arm_sub_f32+0xae>
 8005afa:	edd0 7a02 	vldr	s15, [r0, #8]
 8005afe:	ed91 7a02 	vldr	s14, [r1, #8]
 8005b02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b06:	edc2 7a02 	vstr	s15, [r2, #8]
 8005b0a:	bcf0      	pop	{r4, r5, r6, r7}
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop

08005b10 <arm_mult_f32>:
 8005b10:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8005b14:	b4f0      	push	{r4, r5, r6, r7}
 8005b16:	d033      	beq.n	8005b80 <arm_mult_f32+0x70>
 8005b18:	f100 0610 	add.w	r6, r0, #16
 8005b1c:	f101 0510 	add.w	r5, r1, #16
 8005b20:	f102 0410 	add.w	r4, r2, #16
 8005b24:	4667      	mov	r7, ip
 8005b26:	ed15 7a04 	vldr	s14, [r5, #-16]
 8005b2a:	ed56 7a04 	vldr	s15, [r6, #-16]
 8005b2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b32:	3f01      	subs	r7, #1
 8005b34:	ed44 7a04 	vstr	s15, [r4, #-16]
 8005b38:	ed15 7a03 	vldr	s14, [r5, #-12]
 8005b3c:	ed56 7a03 	vldr	s15, [r6, #-12]
 8005b40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b44:	f106 0610 	add.w	r6, r6, #16
 8005b48:	ed44 7a03 	vstr	s15, [r4, #-12]
 8005b4c:	ed15 7a02 	vldr	s14, [r5, #-8]
 8005b50:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8005b54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b58:	f105 0510 	add.w	r5, r5, #16
 8005b5c:	ed44 7a02 	vstr	s15, [r4, #-8]
 8005b60:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8005b64:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8005b68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b6c:	f104 0410 	add.w	r4, r4, #16
 8005b70:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8005b74:	d1d7      	bne.n	8005b26 <arm_mult_f32+0x16>
 8005b76:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8005b7a:	4420      	add	r0, r4
 8005b7c:	4421      	add	r1, r4
 8005b7e:	4422      	add	r2, r4
 8005b80:	f013 0303 	ands.w	r3, r3, #3
 8005b84:	d01b      	beq.n	8005bbe <arm_mult_f32+0xae>
 8005b86:	edd1 7a00 	vldr	s15, [r1]
 8005b8a:	ed90 7a00 	vldr	s14, [r0]
 8005b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b92:	3b01      	subs	r3, #1
 8005b94:	edc2 7a00 	vstr	s15, [r2]
 8005b98:	d011      	beq.n	8005bbe <arm_mult_f32+0xae>
 8005b9a:	edd0 7a01 	vldr	s15, [r0, #4]
 8005b9e:	ed91 7a01 	vldr	s14, [r1, #4]
 8005ba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	edc2 7a01 	vstr	s15, [r2, #4]
 8005bac:	d007      	beq.n	8005bbe <arm_mult_f32+0xae>
 8005bae:	edd0 7a02 	vldr	s15, [r0, #8]
 8005bb2:	ed91 7a02 	vldr	s14, [r1, #8]
 8005bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005bba:	edc2 7a02 	vstr	s15, [r2, #8]
 8005bbe:	bcf0      	pop	{r4, r5, r6, r7}
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop

08005bc4 <arm_add_f32>:
 8005bc4:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8005bc8:	b4f0      	push	{r4, r5, r6, r7}
 8005bca:	d033      	beq.n	8005c34 <arm_add_f32+0x70>
 8005bcc:	f100 0610 	add.w	r6, r0, #16
 8005bd0:	f101 0510 	add.w	r5, r1, #16
 8005bd4:	f102 0410 	add.w	r4, r2, #16
 8005bd8:	4667      	mov	r7, ip
 8005bda:	ed15 7a04 	vldr	s14, [r5, #-16]
 8005bde:	ed56 7a04 	vldr	s15, [r6, #-16]
 8005be2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005be6:	3f01      	subs	r7, #1
 8005be8:	ed44 7a04 	vstr	s15, [r4, #-16]
 8005bec:	ed15 7a03 	vldr	s14, [r5, #-12]
 8005bf0:	ed56 7a03 	vldr	s15, [r6, #-12]
 8005bf4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005bf8:	f106 0610 	add.w	r6, r6, #16
 8005bfc:	ed44 7a03 	vstr	s15, [r4, #-12]
 8005c00:	ed15 7a02 	vldr	s14, [r5, #-8]
 8005c04:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8005c08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c0c:	f105 0510 	add.w	r5, r5, #16
 8005c10:	ed44 7a02 	vstr	s15, [r4, #-8]
 8005c14:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8005c18:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8005c1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c20:	f104 0410 	add.w	r4, r4, #16
 8005c24:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8005c28:	d1d7      	bne.n	8005bda <arm_add_f32+0x16>
 8005c2a:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8005c2e:	4420      	add	r0, r4
 8005c30:	4421      	add	r1, r4
 8005c32:	4422      	add	r2, r4
 8005c34:	f013 0303 	ands.w	r3, r3, #3
 8005c38:	d01b      	beq.n	8005c72 <arm_add_f32+0xae>
 8005c3a:	edd1 7a00 	vldr	s15, [r1]
 8005c3e:	ed90 7a00 	vldr	s14, [r0]
 8005c42:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c46:	3b01      	subs	r3, #1
 8005c48:	edc2 7a00 	vstr	s15, [r2]
 8005c4c:	d011      	beq.n	8005c72 <arm_add_f32+0xae>
 8005c4e:	edd0 7a01 	vldr	s15, [r0, #4]
 8005c52:	ed91 7a01 	vldr	s14, [r1, #4]
 8005c56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	edc2 7a01 	vstr	s15, [r2, #4]
 8005c60:	d007      	beq.n	8005c72 <arm_add_f32+0xae>
 8005c62:	edd0 7a02 	vldr	s15, [r0, #8]
 8005c66:	ed91 7a02 	vldr	s14, [r1, #8]
 8005c6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c6e:	edc2 7a02 	vstr	s15, [r2, #8]
 8005c72:	bcf0      	pop	{r4, r5, r6, r7}
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop

08005c78 <atol>:
 8005c78:	220a      	movs	r2, #10
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	f001 bd86 	b.w	800778c <strtol>

08005c80 <__errno>:
 8005c80:	4b01      	ldr	r3, [pc, #4]	; (8005c88 <__errno+0x8>)
 8005c82:	6818      	ldr	r0, [r3, #0]
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	20002fb8 	.word	0x20002fb8

08005c8c <__libc_init_array>:
 8005c8c:	b570      	push	{r4, r5, r6, lr}
 8005c8e:	4d0d      	ldr	r5, [pc, #52]	; (8005cc4 <__libc_init_array+0x38>)
 8005c90:	4c0d      	ldr	r4, [pc, #52]	; (8005cc8 <__libc_init_array+0x3c>)
 8005c92:	1b64      	subs	r4, r4, r5
 8005c94:	10a4      	asrs	r4, r4, #2
 8005c96:	2600      	movs	r6, #0
 8005c98:	42a6      	cmp	r6, r4
 8005c9a:	d109      	bne.n	8005cb0 <__libc_init_array+0x24>
 8005c9c:	4d0b      	ldr	r5, [pc, #44]	; (8005ccc <__libc_init_array+0x40>)
 8005c9e:	4c0c      	ldr	r4, [pc, #48]	; (8005cd0 <__libc_init_array+0x44>)
 8005ca0:	f004 fc4e 	bl	800a540 <_init>
 8005ca4:	1b64      	subs	r4, r4, r5
 8005ca6:	10a4      	asrs	r4, r4, #2
 8005ca8:	2600      	movs	r6, #0
 8005caa:	42a6      	cmp	r6, r4
 8005cac:	d105      	bne.n	8005cba <__libc_init_array+0x2e>
 8005cae:	bd70      	pop	{r4, r5, r6, pc}
 8005cb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb4:	4798      	blx	r3
 8005cb6:	3601      	adds	r6, #1
 8005cb8:	e7ee      	b.n	8005c98 <__libc_init_array+0xc>
 8005cba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cbe:	4798      	blx	r3
 8005cc0:	3601      	adds	r6, #1
 8005cc2:	e7f2      	b.n	8005caa <__libc_init_array+0x1e>
 8005cc4:	0800aa34 	.word	0x0800aa34
 8005cc8:	0800aa34 	.word	0x0800aa34
 8005ccc:	0800aa34 	.word	0x0800aa34
 8005cd0:	0800aa38 	.word	0x0800aa38

08005cd4 <memset>:
 8005cd4:	4402      	add	r2, r0
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d100      	bne.n	8005cde <memset+0xa>
 8005cdc:	4770      	bx	lr
 8005cde:	f803 1b01 	strb.w	r1, [r3], #1
 8005ce2:	e7f9      	b.n	8005cd8 <memset+0x4>

08005ce4 <__cvt>:
 8005ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ce8:	ec55 4b10 	vmov	r4, r5, d0
 8005cec:	2d00      	cmp	r5, #0
 8005cee:	460e      	mov	r6, r1
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	462b      	mov	r3, r5
 8005cf4:	bfbb      	ittet	lt
 8005cf6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005cfa:	461d      	movlt	r5, r3
 8005cfc:	2300      	movge	r3, #0
 8005cfe:	232d      	movlt	r3, #45	; 0x2d
 8005d00:	700b      	strb	r3, [r1, #0]
 8005d02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d08:	4691      	mov	r9, r2
 8005d0a:	f023 0820 	bic.w	r8, r3, #32
 8005d0e:	bfbc      	itt	lt
 8005d10:	4622      	movlt	r2, r4
 8005d12:	4614      	movlt	r4, r2
 8005d14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d18:	d005      	beq.n	8005d26 <__cvt+0x42>
 8005d1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d1e:	d100      	bne.n	8005d22 <__cvt+0x3e>
 8005d20:	3601      	adds	r6, #1
 8005d22:	2102      	movs	r1, #2
 8005d24:	e000      	b.n	8005d28 <__cvt+0x44>
 8005d26:	2103      	movs	r1, #3
 8005d28:	ab03      	add	r3, sp, #12
 8005d2a:	9301      	str	r3, [sp, #4]
 8005d2c:	ab02      	add	r3, sp, #8
 8005d2e:	9300      	str	r3, [sp, #0]
 8005d30:	ec45 4b10 	vmov	d0, r4, r5
 8005d34:	4653      	mov	r3, sl
 8005d36:	4632      	mov	r2, r6
 8005d38:	f001 fdbe 	bl	80078b8 <_dtoa_r>
 8005d3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d40:	4607      	mov	r7, r0
 8005d42:	d102      	bne.n	8005d4a <__cvt+0x66>
 8005d44:	f019 0f01 	tst.w	r9, #1
 8005d48:	d022      	beq.n	8005d90 <__cvt+0xac>
 8005d4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d4e:	eb07 0906 	add.w	r9, r7, r6
 8005d52:	d110      	bne.n	8005d76 <__cvt+0x92>
 8005d54:	783b      	ldrb	r3, [r7, #0]
 8005d56:	2b30      	cmp	r3, #48	; 0x30
 8005d58:	d10a      	bne.n	8005d70 <__cvt+0x8c>
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4620      	mov	r0, r4
 8005d60:	4629      	mov	r1, r5
 8005d62:	f7fa feb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d66:	b918      	cbnz	r0, 8005d70 <__cvt+0x8c>
 8005d68:	f1c6 0601 	rsb	r6, r6, #1
 8005d6c:	f8ca 6000 	str.w	r6, [sl]
 8005d70:	f8da 3000 	ldr.w	r3, [sl]
 8005d74:	4499      	add	r9, r3
 8005d76:	2200      	movs	r2, #0
 8005d78:	2300      	movs	r3, #0
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	4629      	mov	r1, r5
 8005d7e:	f7fa fea3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d82:	b108      	cbz	r0, 8005d88 <__cvt+0xa4>
 8005d84:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d88:	2230      	movs	r2, #48	; 0x30
 8005d8a:	9b03      	ldr	r3, [sp, #12]
 8005d8c:	454b      	cmp	r3, r9
 8005d8e:	d307      	bcc.n	8005da0 <__cvt+0xbc>
 8005d90:	9b03      	ldr	r3, [sp, #12]
 8005d92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d94:	1bdb      	subs	r3, r3, r7
 8005d96:	4638      	mov	r0, r7
 8005d98:	6013      	str	r3, [r2, #0]
 8005d9a:	b004      	add	sp, #16
 8005d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da0:	1c59      	adds	r1, r3, #1
 8005da2:	9103      	str	r1, [sp, #12]
 8005da4:	701a      	strb	r2, [r3, #0]
 8005da6:	e7f0      	b.n	8005d8a <__cvt+0xa6>

08005da8 <__exponent>:
 8005da8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005daa:	4603      	mov	r3, r0
 8005dac:	2900      	cmp	r1, #0
 8005dae:	bfb8      	it	lt
 8005db0:	4249      	neglt	r1, r1
 8005db2:	f803 2b02 	strb.w	r2, [r3], #2
 8005db6:	bfb4      	ite	lt
 8005db8:	222d      	movlt	r2, #45	; 0x2d
 8005dba:	222b      	movge	r2, #43	; 0x2b
 8005dbc:	2909      	cmp	r1, #9
 8005dbe:	7042      	strb	r2, [r0, #1]
 8005dc0:	dd2a      	ble.n	8005e18 <__exponent+0x70>
 8005dc2:	f10d 0407 	add.w	r4, sp, #7
 8005dc6:	46a4      	mov	ip, r4
 8005dc8:	270a      	movs	r7, #10
 8005dca:	46a6      	mov	lr, r4
 8005dcc:	460a      	mov	r2, r1
 8005dce:	fb91 f6f7 	sdiv	r6, r1, r7
 8005dd2:	fb07 1516 	mls	r5, r7, r6, r1
 8005dd6:	3530      	adds	r5, #48	; 0x30
 8005dd8:	2a63      	cmp	r2, #99	; 0x63
 8005dda:	f104 34ff 	add.w	r4, r4, #4294967295
 8005dde:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005de2:	4631      	mov	r1, r6
 8005de4:	dcf1      	bgt.n	8005dca <__exponent+0x22>
 8005de6:	3130      	adds	r1, #48	; 0x30
 8005de8:	f1ae 0502 	sub.w	r5, lr, #2
 8005dec:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005df0:	1c44      	adds	r4, r0, #1
 8005df2:	4629      	mov	r1, r5
 8005df4:	4561      	cmp	r1, ip
 8005df6:	d30a      	bcc.n	8005e0e <__exponent+0x66>
 8005df8:	f10d 0209 	add.w	r2, sp, #9
 8005dfc:	eba2 020e 	sub.w	r2, r2, lr
 8005e00:	4565      	cmp	r5, ip
 8005e02:	bf88      	it	hi
 8005e04:	2200      	movhi	r2, #0
 8005e06:	4413      	add	r3, r2
 8005e08:	1a18      	subs	r0, r3, r0
 8005e0a:	b003      	add	sp, #12
 8005e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e12:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005e16:	e7ed      	b.n	8005df4 <__exponent+0x4c>
 8005e18:	2330      	movs	r3, #48	; 0x30
 8005e1a:	3130      	adds	r1, #48	; 0x30
 8005e1c:	7083      	strb	r3, [r0, #2]
 8005e1e:	70c1      	strb	r1, [r0, #3]
 8005e20:	1d03      	adds	r3, r0, #4
 8005e22:	e7f1      	b.n	8005e08 <__exponent+0x60>

08005e24 <_printf_float>:
 8005e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e28:	ed2d 8b02 	vpush	{d8}
 8005e2c:	b08d      	sub	sp, #52	; 0x34
 8005e2e:	460c      	mov	r4, r1
 8005e30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e34:	4616      	mov	r6, r2
 8005e36:	461f      	mov	r7, r3
 8005e38:	4605      	mov	r5, r0
 8005e3a:	f002 fe99 	bl	8008b70 <_localeconv_r>
 8005e3e:	f8d0 a000 	ldr.w	sl, [r0]
 8005e42:	4650      	mov	r0, sl
 8005e44:	f7fa f9c4 	bl	80001d0 <strlen>
 8005e48:	2300      	movs	r3, #0
 8005e4a:	930a      	str	r3, [sp, #40]	; 0x28
 8005e4c:	6823      	ldr	r3, [r4, #0]
 8005e4e:	9305      	str	r3, [sp, #20]
 8005e50:	f8d8 3000 	ldr.w	r3, [r8]
 8005e54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e58:	3307      	adds	r3, #7
 8005e5a:	f023 0307 	bic.w	r3, r3, #7
 8005e5e:	f103 0208 	add.w	r2, r3, #8
 8005e62:	f8c8 2000 	str.w	r2, [r8]
 8005e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e76:	9307      	str	r3, [sp, #28]
 8005e78:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e7c:	ee08 0a10 	vmov	s16, r0
 8005e80:	4b9f      	ldr	r3, [pc, #636]	; (8006100 <_printf_float+0x2dc>)
 8005e82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e86:	f04f 32ff 	mov.w	r2, #4294967295
 8005e8a:	f7fa fe4f 	bl	8000b2c <__aeabi_dcmpun>
 8005e8e:	bb88      	cbnz	r0, 8005ef4 <_printf_float+0xd0>
 8005e90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e94:	4b9a      	ldr	r3, [pc, #616]	; (8006100 <_printf_float+0x2dc>)
 8005e96:	f04f 32ff 	mov.w	r2, #4294967295
 8005e9a:	f7fa fe29 	bl	8000af0 <__aeabi_dcmple>
 8005e9e:	bb48      	cbnz	r0, 8005ef4 <_printf_float+0xd0>
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	4640      	mov	r0, r8
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	f7fa fe18 	bl	8000adc <__aeabi_dcmplt>
 8005eac:	b110      	cbz	r0, 8005eb4 <_printf_float+0x90>
 8005eae:	232d      	movs	r3, #45	; 0x2d
 8005eb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005eb4:	4b93      	ldr	r3, [pc, #588]	; (8006104 <_printf_float+0x2e0>)
 8005eb6:	4894      	ldr	r0, [pc, #592]	; (8006108 <_printf_float+0x2e4>)
 8005eb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ebc:	bf94      	ite	ls
 8005ebe:	4698      	movls	r8, r3
 8005ec0:	4680      	movhi	r8, r0
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	6123      	str	r3, [r4, #16]
 8005ec6:	9b05      	ldr	r3, [sp, #20]
 8005ec8:	f023 0204 	bic.w	r2, r3, #4
 8005ecc:	6022      	str	r2, [r4, #0]
 8005ece:	f04f 0900 	mov.w	r9, #0
 8005ed2:	9700      	str	r7, [sp, #0]
 8005ed4:	4633      	mov	r3, r6
 8005ed6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ed8:	4621      	mov	r1, r4
 8005eda:	4628      	mov	r0, r5
 8005edc:	f000 f9d8 	bl	8006290 <_printf_common>
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	f040 8090 	bne.w	8006006 <_printf_float+0x1e2>
 8005ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eea:	b00d      	add	sp, #52	; 0x34
 8005eec:	ecbd 8b02 	vpop	{d8}
 8005ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef4:	4642      	mov	r2, r8
 8005ef6:	464b      	mov	r3, r9
 8005ef8:	4640      	mov	r0, r8
 8005efa:	4649      	mov	r1, r9
 8005efc:	f7fa fe16 	bl	8000b2c <__aeabi_dcmpun>
 8005f00:	b140      	cbz	r0, 8005f14 <_printf_float+0xf0>
 8005f02:	464b      	mov	r3, r9
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	bfbc      	itt	lt
 8005f08:	232d      	movlt	r3, #45	; 0x2d
 8005f0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f0e:	487f      	ldr	r0, [pc, #508]	; (800610c <_printf_float+0x2e8>)
 8005f10:	4b7f      	ldr	r3, [pc, #508]	; (8006110 <_printf_float+0x2ec>)
 8005f12:	e7d1      	b.n	8005eb8 <_printf_float+0x94>
 8005f14:	6863      	ldr	r3, [r4, #4]
 8005f16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f1a:	9206      	str	r2, [sp, #24]
 8005f1c:	1c5a      	adds	r2, r3, #1
 8005f1e:	d13f      	bne.n	8005fa0 <_printf_float+0x17c>
 8005f20:	2306      	movs	r3, #6
 8005f22:	6063      	str	r3, [r4, #4]
 8005f24:	9b05      	ldr	r3, [sp, #20]
 8005f26:	6861      	ldr	r1, [r4, #4]
 8005f28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	9303      	str	r3, [sp, #12]
 8005f30:	ab0a      	add	r3, sp, #40	; 0x28
 8005f32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f36:	ab09      	add	r3, sp, #36	; 0x24
 8005f38:	ec49 8b10 	vmov	d0, r8, r9
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	6022      	str	r2, [r4, #0]
 8005f40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f44:	4628      	mov	r0, r5
 8005f46:	f7ff fecd 	bl	8005ce4 <__cvt>
 8005f4a:	9b06      	ldr	r3, [sp, #24]
 8005f4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f4e:	2b47      	cmp	r3, #71	; 0x47
 8005f50:	4680      	mov	r8, r0
 8005f52:	d108      	bne.n	8005f66 <_printf_float+0x142>
 8005f54:	1cc8      	adds	r0, r1, #3
 8005f56:	db02      	blt.n	8005f5e <_printf_float+0x13a>
 8005f58:	6863      	ldr	r3, [r4, #4]
 8005f5a:	4299      	cmp	r1, r3
 8005f5c:	dd41      	ble.n	8005fe2 <_printf_float+0x1be>
 8005f5e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005f62:	fa5f fb8b 	uxtb.w	fp, fp
 8005f66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f6a:	d820      	bhi.n	8005fae <_printf_float+0x18a>
 8005f6c:	3901      	subs	r1, #1
 8005f6e:	465a      	mov	r2, fp
 8005f70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f74:	9109      	str	r1, [sp, #36]	; 0x24
 8005f76:	f7ff ff17 	bl	8005da8 <__exponent>
 8005f7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f7c:	1813      	adds	r3, r2, r0
 8005f7e:	2a01      	cmp	r2, #1
 8005f80:	4681      	mov	r9, r0
 8005f82:	6123      	str	r3, [r4, #16]
 8005f84:	dc02      	bgt.n	8005f8c <_printf_float+0x168>
 8005f86:	6822      	ldr	r2, [r4, #0]
 8005f88:	07d2      	lsls	r2, r2, #31
 8005f8a:	d501      	bpl.n	8005f90 <_printf_float+0x16c>
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	6123      	str	r3, [r4, #16]
 8005f90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d09c      	beq.n	8005ed2 <_printf_float+0xae>
 8005f98:	232d      	movs	r3, #45	; 0x2d
 8005f9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f9e:	e798      	b.n	8005ed2 <_printf_float+0xae>
 8005fa0:	9a06      	ldr	r2, [sp, #24]
 8005fa2:	2a47      	cmp	r2, #71	; 0x47
 8005fa4:	d1be      	bne.n	8005f24 <_printf_float+0x100>
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d1bc      	bne.n	8005f24 <_printf_float+0x100>
 8005faa:	2301      	movs	r3, #1
 8005fac:	e7b9      	b.n	8005f22 <_printf_float+0xfe>
 8005fae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005fb2:	d118      	bne.n	8005fe6 <_printf_float+0x1c2>
 8005fb4:	2900      	cmp	r1, #0
 8005fb6:	6863      	ldr	r3, [r4, #4]
 8005fb8:	dd0b      	ble.n	8005fd2 <_printf_float+0x1ae>
 8005fba:	6121      	str	r1, [r4, #16]
 8005fbc:	b913      	cbnz	r3, 8005fc4 <_printf_float+0x1a0>
 8005fbe:	6822      	ldr	r2, [r4, #0]
 8005fc0:	07d0      	lsls	r0, r2, #31
 8005fc2:	d502      	bpl.n	8005fca <_printf_float+0x1a6>
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	440b      	add	r3, r1
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	65a1      	str	r1, [r4, #88]	; 0x58
 8005fcc:	f04f 0900 	mov.w	r9, #0
 8005fd0:	e7de      	b.n	8005f90 <_printf_float+0x16c>
 8005fd2:	b913      	cbnz	r3, 8005fda <_printf_float+0x1b6>
 8005fd4:	6822      	ldr	r2, [r4, #0]
 8005fd6:	07d2      	lsls	r2, r2, #31
 8005fd8:	d501      	bpl.n	8005fde <_printf_float+0x1ba>
 8005fda:	3302      	adds	r3, #2
 8005fdc:	e7f4      	b.n	8005fc8 <_printf_float+0x1a4>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e7f2      	b.n	8005fc8 <_printf_float+0x1a4>
 8005fe2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe8:	4299      	cmp	r1, r3
 8005fea:	db05      	blt.n	8005ff8 <_printf_float+0x1d4>
 8005fec:	6823      	ldr	r3, [r4, #0]
 8005fee:	6121      	str	r1, [r4, #16]
 8005ff0:	07d8      	lsls	r0, r3, #31
 8005ff2:	d5ea      	bpl.n	8005fca <_printf_float+0x1a6>
 8005ff4:	1c4b      	adds	r3, r1, #1
 8005ff6:	e7e7      	b.n	8005fc8 <_printf_float+0x1a4>
 8005ff8:	2900      	cmp	r1, #0
 8005ffa:	bfd4      	ite	le
 8005ffc:	f1c1 0202 	rsble	r2, r1, #2
 8006000:	2201      	movgt	r2, #1
 8006002:	4413      	add	r3, r2
 8006004:	e7e0      	b.n	8005fc8 <_printf_float+0x1a4>
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	055a      	lsls	r2, r3, #21
 800600a:	d407      	bmi.n	800601c <_printf_float+0x1f8>
 800600c:	6923      	ldr	r3, [r4, #16]
 800600e:	4642      	mov	r2, r8
 8006010:	4631      	mov	r1, r6
 8006012:	4628      	mov	r0, r5
 8006014:	47b8      	blx	r7
 8006016:	3001      	adds	r0, #1
 8006018:	d12c      	bne.n	8006074 <_printf_float+0x250>
 800601a:	e764      	b.n	8005ee6 <_printf_float+0xc2>
 800601c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006020:	f240 80e0 	bls.w	80061e4 <_printf_float+0x3c0>
 8006024:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006028:	2200      	movs	r2, #0
 800602a:	2300      	movs	r3, #0
 800602c:	f7fa fd4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006030:	2800      	cmp	r0, #0
 8006032:	d034      	beq.n	800609e <_printf_float+0x27a>
 8006034:	4a37      	ldr	r2, [pc, #220]	; (8006114 <_printf_float+0x2f0>)
 8006036:	2301      	movs	r3, #1
 8006038:	4631      	mov	r1, r6
 800603a:	4628      	mov	r0, r5
 800603c:	47b8      	blx	r7
 800603e:	3001      	adds	r0, #1
 8006040:	f43f af51 	beq.w	8005ee6 <_printf_float+0xc2>
 8006044:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006048:	429a      	cmp	r2, r3
 800604a:	db02      	blt.n	8006052 <_printf_float+0x22e>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	07d8      	lsls	r0, r3, #31
 8006050:	d510      	bpl.n	8006074 <_printf_float+0x250>
 8006052:	ee18 3a10 	vmov	r3, s16
 8006056:	4652      	mov	r2, sl
 8006058:	4631      	mov	r1, r6
 800605a:	4628      	mov	r0, r5
 800605c:	47b8      	blx	r7
 800605e:	3001      	adds	r0, #1
 8006060:	f43f af41 	beq.w	8005ee6 <_printf_float+0xc2>
 8006064:	f04f 0800 	mov.w	r8, #0
 8006068:	f104 091a 	add.w	r9, r4, #26
 800606c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800606e:	3b01      	subs	r3, #1
 8006070:	4543      	cmp	r3, r8
 8006072:	dc09      	bgt.n	8006088 <_printf_float+0x264>
 8006074:	6823      	ldr	r3, [r4, #0]
 8006076:	079b      	lsls	r3, r3, #30
 8006078:	f100 8105 	bmi.w	8006286 <_printf_float+0x462>
 800607c:	68e0      	ldr	r0, [r4, #12]
 800607e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006080:	4298      	cmp	r0, r3
 8006082:	bfb8      	it	lt
 8006084:	4618      	movlt	r0, r3
 8006086:	e730      	b.n	8005eea <_printf_float+0xc6>
 8006088:	2301      	movs	r3, #1
 800608a:	464a      	mov	r2, r9
 800608c:	4631      	mov	r1, r6
 800608e:	4628      	mov	r0, r5
 8006090:	47b8      	blx	r7
 8006092:	3001      	adds	r0, #1
 8006094:	f43f af27 	beq.w	8005ee6 <_printf_float+0xc2>
 8006098:	f108 0801 	add.w	r8, r8, #1
 800609c:	e7e6      	b.n	800606c <_printf_float+0x248>
 800609e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	dc39      	bgt.n	8006118 <_printf_float+0x2f4>
 80060a4:	4a1b      	ldr	r2, [pc, #108]	; (8006114 <_printf_float+0x2f0>)
 80060a6:	2301      	movs	r3, #1
 80060a8:	4631      	mov	r1, r6
 80060aa:	4628      	mov	r0, r5
 80060ac:	47b8      	blx	r7
 80060ae:	3001      	adds	r0, #1
 80060b0:	f43f af19 	beq.w	8005ee6 <_printf_float+0xc2>
 80060b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060b8:	4313      	orrs	r3, r2
 80060ba:	d102      	bne.n	80060c2 <_printf_float+0x29e>
 80060bc:	6823      	ldr	r3, [r4, #0]
 80060be:	07d9      	lsls	r1, r3, #31
 80060c0:	d5d8      	bpl.n	8006074 <_printf_float+0x250>
 80060c2:	ee18 3a10 	vmov	r3, s16
 80060c6:	4652      	mov	r2, sl
 80060c8:	4631      	mov	r1, r6
 80060ca:	4628      	mov	r0, r5
 80060cc:	47b8      	blx	r7
 80060ce:	3001      	adds	r0, #1
 80060d0:	f43f af09 	beq.w	8005ee6 <_printf_float+0xc2>
 80060d4:	f04f 0900 	mov.w	r9, #0
 80060d8:	f104 0a1a 	add.w	sl, r4, #26
 80060dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060de:	425b      	negs	r3, r3
 80060e0:	454b      	cmp	r3, r9
 80060e2:	dc01      	bgt.n	80060e8 <_printf_float+0x2c4>
 80060e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060e6:	e792      	b.n	800600e <_printf_float+0x1ea>
 80060e8:	2301      	movs	r3, #1
 80060ea:	4652      	mov	r2, sl
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b8      	blx	r7
 80060f2:	3001      	adds	r0, #1
 80060f4:	f43f aef7 	beq.w	8005ee6 <_printf_float+0xc2>
 80060f8:	f109 0901 	add.w	r9, r9, #1
 80060fc:	e7ee      	b.n	80060dc <_printf_float+0x2b8>
 80060fe:	bf00      	nop
 8006100:	7fefffff 	.word	0x7fefffff
 8006104:	0800a57c 	.word	0x0800a57c
 8006108:	0800a580 	.word	0x0800a580
 800610c:	0800a588 	.word	0x0800a588
 8006110:	0800a584 	.word	0x0800a584
 8006114:	0800a58c 	.word	0x0800a58c
 8006118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800611a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800611c:	429a      	cmp	r2, r3
 800611e:	bfa8      	it	ge
 8006120:	461a      	movge	r2, r3
 8006122:	2a00      	cmp	r2, #0
 8006124:	4691      	mov	r9, r2
 8006126:	dc37      	bgt.n	8006198 <_printf_float+0x374>
 8006128:	f04f 0b00 	mov.w	fp, #0
 800612c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006130:	f104 021a 	add.w	r2, r4, #26
 8006134:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006136:	9305      	str	r3, [sp, #20]
 8006138:	eba3 0309 	sub.w	r3, r3, r9
 800613c:	455b      	cmp	r3, fp
 800613e:	dc33      	bgt.n	80061a8 <_printf_float+0x384>
 8006140:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006144:	429a      	cmp	r2, r3
 8006146:	db3b      	blt.n	80061c0 <_printf_float+0x39c>
 8006148:	6823      	ldr	r3, [r4, #0]
 800614a:	07da      	lsls	r2, r3, #31
 800614c:	d438      	bmi.n	80061c0 <_printf_float+0x39c>
 800614e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006150:	9b05      	ldr	r3, [sp, #20]
 8006152:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	eba2 0901 	sub.w	r9, r2, r1
 800615a:	4599      	cmp	r9, r3
 800615c:	bfa8      	it	ge
 800615e:	4699      	movge	r9, r3
 8006160:	f1b9 0f00 	cmp.w	r9, #0
 8006164:	dc35      	bgt.n	80061d2 <_printf_float+0x3ae>
 8006166:	f04f 0800 	mov.w	r8, #0
 800616a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800616e:	f104 0a1a 	add.w	sl, r4, #26
 8006172:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006176:	1a9b      	subs	r3, r3, r2
 8006178:	eba3 0309 	sub.w	r3, r3, r9
 800617c:	4543      	cmp	r3, r8
 800617e:	f77f af79 	ble.w	8006074 <_printf_float+0x250>
 8006182:	2301      	movs	r3, #1
 8006184:	4652      	mov	r2, sl
 8006186:	4631      	mov	r1, r6
 8006188:	4628      	mov	r0, r5
 800618a:	47b8      	blx	r7
 800618c:	3001      	adds	r0, #1
 800618e:	f43f aeaa 	beq.w	8005ee6 <_printf_float+0xc2>
 8006192:	f108 0801 	add.w	r8, r8, #1
 8006196:	e7ec      	b.n	8006172 <_printf_float+0x34e>
 8006198:	4613      	mov	r3, r2
 800619a:	4631      	mov	r1, r6
 800619c:	4642      	mov	r2, r8
 800619e:	4628      	mov	r0, r5
 80061a0:	47b8      	blx	r7
 80061a2:	3001      	adds	r0, #1
 80061a4:	d1c0      	bne.n	8006128 <_printf_float+0x304>
 80061a6:	e69e      	b.n	8005ee6 <_printf_float+0xc2>
 80061a8:	2301      	movs	r3, #1
 80061aa:	4631      	mov	r1, r6
 80061ac:	4628      	mov	r0, r5
 80061ae:	9205      	str	r2, [sp, #20]
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f ae97 	beq.w	8005ee6 <_printf_float+0xc2>
 80061b8:	9a05      	ldr	r2, [sp, #20]
 80061ba:	f10b 0b01 	add.w	fp, fp, #1
 80061be:	e7b9      	b.n	8006134 <_printf_float+0x310>
 80061c0:	ee18 3a10 	vmov	r3, s16
 80061c4:	4652      	mov	r2, sl
 80061c6:	4631      	mov	r1, r6
 80061c8:	4628      	mov	r0, r5
 80061ca:	47b8      	blx	r7
 80061cc:	3001      	adds	r0, #1
 80061ce:	d1be      	bne.n	800614e <_printf_float+0x32a>
 80061d0:	e689      	b.n	8005ee6 <_printf_float+0xc2>
 80061d2:	9a05      	ldr	r2, [sp, #20]
 80061d4:	464b      	mov	r3, r9
 80061d6:	4442      	add	r2, r8
 80061d8:	4631      	mov	r1, r6
 80061da:	4628      	mov	r0, r5
 80061dc:	47b8      	blx	r7
 80061de:	3001      	adds	r0, #1
 80061e0:	d1c1      	bne.n	8006166 <_printf_float+0x342>
 80061e2:	e680      	b.n	8005ee6 <_printf_float+0xc2>
 80061e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061e6:	2a01      	cmp	r2, #1
 80061e8:	dc01      	bgt.n	80061ee <_printf_float+0x3ca>
 80061ea:	07db      	lsls	r3, r3, #31
 80061ec:	d538      	bpl.n	8006260 <_printf_float+0x43c>
 80061ee:	2301      	movs	r3, #1
 80061f0:	4642      	mov	r2, r8
 80061f2:	4631      	mov	r1, r6
 80061f4:	4628      	mov	r0, r5
 80061f6:	47b8      	blx	r7
 80061f8:	3001      	adds	r0, #1
 80061fa:	f43f ae74 	beq.w	8005ee6 <_printf_float+0xc2>
 80061fe:	ee18 3a10 	vmov	r3, s16
 8006202:	4652      	mov	r2, sl
 8006204:	4631      	mov	r1, r6
 8006206:	4628      	mov	r0, r5
 8006208:	47b8      	blx	r7
 800620a:	3001      	adds	r0, #1
 800620c:	f43f ae6b 	beq.w	8005ee6 <_printf_float+0xc2>
 8006210:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006214:	2200      	movs	r2, #0
 8006216:	2300      	movs	r3, #0
 8006218:	f7fa fc56 	bl	8000ac8 <__aeabi_dcmpeq>
 800621c:	b9d8      	cbnz	r0, 8006256 <_printf_float+0x432>
 800621e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006220:	f108 0201 	add.w	r2, r8, #1
 8006224:	3b01      	subs	r3, #1
 8006226:	4631      	mov	r1, r6
 8006228:	4628      	mov	r0, r5
 800622a:	47b8      	blx	r7
 800622c:	3001      	adds	r0, #1
 800622e:	d10e      	bne.n	800624e <_printf_float+0x42a>
 8006230:	e659      	b.n	8005ee6 <_printf_float+0xc2>
 8006232:	2301      	movs	r3, #1
 8006234:	4652      	mov	r2, sl
 8006236:	4631      	mov	r1, r6
 8006238:	4628      	mov	r0, r5
 800623a:	47b8      	blx	r7
 800623c:	3001      	adds	r0, #1
 800623e:	f43f ae52 	beq.w	8005ee6 <_printf_float+0xc2>
 8006242:	f108 0801 	add.w	r8, r8, #1
 8006246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006248:	3b01      	subs	r3, #1
 800624a:	4543      	cmp	r3, r8
 800624c:	dcf1      	bgt.n	8006232 <_printf_float+0x40e>
 800624e:	464b      	mov	r3, r9
 8006250:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006254:	e6dc      	b.n	8006010 <_printf_float+0x1ec>
 8006256:	f04f 0800 	mov.w	r8, #0
 800625a:	f104 0a1a 	add.w	sl, r4, #26
 800625e:	e7f2      	b.n	8006246 <_printf_float+0x422>
 8006260:	2301      	movs	r3, #1
 8006262:	4642      	mov	r2, r8
 8006264:	e7df      	b.n	8006226 <_printf_float+0x402>
 8006266:	2301      	movs	r3, #1
 8006268:	464a      	mov	r2, r9
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	f43f ae38 	beq.w	8005ee6 <_printf_float+0xc2>
 8006276:	f108 0801 	add.w	r8, r8, #1
 800627a:	68e3      	ldr	r3, [r4, #12]
 800627c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800627e:	1a5b      	subs	r3, r3, r1
 8006280:	4543      	cmp	r3, r8
 8006282:	dcf0      	bgt.n	8006266 <_printf_float+0x442>
 8006284:	e6fa      	b.n	800607c <_printf_float+0x258>
 8006286:	f04f 0800 	mov.w	r8, #0
 800628a:	f104 0919 	add.w	r9, r4, #25
 800628e:	e7f4      	b.n	800627a <_printf_float+0x456>

08006290 <_printf_common>:
 8006290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006294:	4616      	mov	r6, r2
 8006296:	4699      	mov	r9, r3
 8006298:	688a      	ldr	r2, [r1, #8]
 800629a:	690b      	ldr	r3, [r1, #16]
 800629c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062a0:	4293      	cmp	r3, r2
 80062a2:	bfb8      	it	lt
 80062a4:	4613      	movlt	r3, r2
 80062a6:	6033      	str	r3, [r6, #0]
 80062a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062ac:	4607      	mov	r7, r0
 80062ae:	460c      	mov	r4, r1
 80062b0:	b10a      	cbz	r2, 80062b6 <_printf_common+0x26>
 80062b2:	3301      	adds	r3, #1
 80062b4:	6033      	str	r3, [r6, #0]
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	0699      	lsls	r1, r3, #26
 80062ba:	bf42      	ittt	mi
 80062bc:	6833      	ldrmi	r3, [r6, #0]
 80062be:	3302      	addmi	r3, #2
 80062c0:	6033      	strmi	r3, [r6, #0]
 80062c2:	6825      	ldr	r5, [r4, #0]
 80062c4:	f015 0506 	ands.w	r5, r5, #6
 80062c8:	d106      	bne.n	80062d8 <_printf_common+0x48>
 80062ca:	f104 0a19 	add.w	sl, r4, #25
 80062ce:	68e3      	ldr	r3, [r4, #12]
 80062d0:	6832      	ldr	r2, [r6, #0]
 80062d2:	1a9b      	subs	r3, r3, r2
 80062d4:	42ab      	cmp	r3, r5
 80062d6:	dc26      	bgt.n	8006326 <_printf_common+0x96>
 80062d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062dc:	1e13      	subs	r3, r2, #0
 80062de:	6822      	ldr	r2, [r4, #0]
 80062e0:	bf18      	it	ne
 80062e2:	2301      	movne	r3, #1
 80062e4:	0692      	lsls	r2, r2, #26
 80062e6:	d42b      	bmi.n	8006340 <_printf_common+0xb0>
 80062e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062ec:	4649      	mov	r1, r9
 80062ee:	4638      	mov	r0, r7
 80062f0:	47c0      	blx	r8
 80062f2:	3001      	adds	r0, #1
 80062f4:	d01e      	beq.n	8006334 <_printf_common+0xa4>
 80062f6:	6823      	ldr	r3, [r4, #0]
 80062f8:	68e5      	ldr	r5, [r4, #12]
 80062fa:	6832      	ldr	r2, [r6, #0]
 80062fc:	f003 0306 	and.w	r3, r3, #6
 8006300:	2b04      	cmp	r3, #4
 8006302:	bf08      	it	eq
 8006304:	1aad      	subeq	r5, r5, r2
 8006306:	68a3      	ldr	r3, [r4, #8]
 8006308:	6922      	ldr	r2, [r4, #16]
 800630a:	bf0c      	ite	eq
 800630c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006310:	2500      	movne	r5, #0
 8006312:	4293      	cmp	r3, r2
 8006314:	bfc4      	itt	gt
 8006316:	1a9b      	subgt	r3, r3, r2
 8006318:	18ed      	addgt	r5, r5, r3
 800631a:	2600      	movs	r6, #0
 800631c:	341a      	adds	r4, #26
 800631e:	42b5      	cmp	r5, r6
 8006320:	d11a      	bne.n	8006358 <_printf_common+0xc8>
 8006322:	2000      	movs	r0, #0
 8006324:	e008      	b.n	8006338 <_printf_common+0xa8>
 8006326:	2301      	movs	r3, #1
 8006328:	4652      	mov	r2, sl
 800632a:	4649      	mov	r1, r9
 800632c:	4638      	mov	r0, r7
 800632e:	47c0      	blx	r8
 8006330:	3001      	adds	r0, #1
 8006332:	d103      	bne.n	800633c <_printf_common+0xac>
 8006334:	f04f 30ff 	mov.w	r0, #4294967295
 8006338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800633c:	3501      	adds	r5, #1
 800633e:	e7c6      	b.n	80062ce <_printf_common+0x3e>
 8006340:	18e1      	adds	r1, r4, r3
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	2030      	movs	r0, #48	; 0x30
 8006346:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800634a:	4422      	add	r2, r4
 800634c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006350:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006354:	3302      	adds	r3, #2
 8006356:	e7c7      	b.n	80062e8 <_printf_common+0x58>
 8006358:	2301      	movs	r3, #1
 800635a:	4622      	mov	r2, r4
 800635c:	4649      	mov	r1, r9
 800635e:	4638      	mov	r0, r7
 8006360:	47c0      	blx	r8
 8006362:	3001      	adds	r0, #1
 8006364:	d0e6      	beq.n	8006334 <_printf_common+0xa4>
 8006366:	3601      	adds	r6, #1
 8006368:	e7d9      	b.n	800631e <_printf_common+0x8e>
	...

0800636c <_printf_i>:
 800636c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006370:	460c      	mov	r4, r1
 8006372:	4691      	mov	r9, r2
 8006374:	7e27      	ldrb	r7, [r4, #24]
 8006376:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006378:	2f78      	cmp	r7, #120	; 0x78
 800637a:	4680      	mov	r8, r0
 800637c:	469a      	mov	sl, r3
 800637e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006382:	d807      	bhi.n	8006394 <_printf_i+0x28>
 8006384:	2f62      	cmp	r7, #98	; 0x62
 8006386:	d80a      	bhi.n	800639e <_printf_i+0x32>
 8006388:	2f00      	cmp	r7, #0
 800638a:	f000 80d8 	beq.w	800653e <_printf_i+0x1d2>
 800638e:	2f58      	cmp	r7, #88	; 0x58
 8006390:	f000 80a3 	beq.w	80064da <_printf_i+0x16e>
 8006394:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006398:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800639c:	e03a      	b.n	8006414 <_printf_i+0xa8>
 800639e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063a2:	2b15      	cmp	r3, #21
 80063a4:	d8f6      	bhi.n	8006394 <_printf_i+0x28>
 80063a6:	a001      	add	r0, pc, #4	; (adr r0, 80063ac <_printf_i+0x40>)
 80063a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80063ac:	08006405 	.word	0x08006405
 80063b0:	08006419 	.word	0x08006419
 80063b4:	08006395 	.word	0x08006395
 80063b8:	08006395 	.word	0x08006395
 80063bc:	08006395 	.word	0x08006395
 80063c0:	08006395 	.word	0x08006395
 80063c4:	08006419 	.word	0x08006419
 80063c8:	08006395 	.word	0x08006395
 80063cc:	08006395 	.word	0x08006395
 80063d0:	08006395 	.word	0x08006395
 80063d4:	08006395 	.word	0x08006395
 80063d8:	08006525 	.word	0x08006525
 80063dc:	08006449 	.word	0x08006449
 80063e0:	08006507 	.word	0x08006507
 80063e4:	08006395 	.word	0x08006395
 80063e8:	08006395 	.word	0x08006395
 80063ec:	08006547 	.word	0x08006547
 80063f0:	08006395 	.word	0x08006395
 80063f4:	08006449 	.word	0x08006449
 80063f8:	08006395 	.word	0x08006395
 80063fc:	08006395 	.word	0x08006395
 8006400:	0800650f 	.word	0x0800650f
 8006404:	680b      	ldr	r3, [r1, #0]
 8006406:	1d1a      	adds	r2, r3, #4
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	600a      	str	r2, [r1, #0]
 800640c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006410:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006414:	2301      	movs	r3, #1
 8006416:	e0a3      	b.n	8006560 <_printf_i+0x1f4>
 8006418:	6825      	ldr	r5, [r4, #0]
 800641a:	6808      	ldr	r0, [r1, #0]
 800641c:	062e      	lsls	r6, r5, #24
 800641e:	f100 0304 	add.w	r3, r0, #4
 8006422:	d50a      	bpl.n	800643a <_printf_i+0xce>
 8006424:	6805      	ldr	r5, [r0, #0]
 8006426:	600b      	str	r3, [r1, #0]
 8006428:	2d00      	cmp	r5, #0
 800642a:	da03      	bge.n	8006434 <_printf_i+0xc8>
 800642c:	232d      	movs	r3, #45	; 0x2d
 800642e:	426d      	negs	r5, r5
 8006430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006434:	485e      	ldr	r0, [pc, #376]	; (80065b0 <_printf_i+0x244>)
 8006436:	230a      	movs	r3, #10
 8006438:	e019      	b.n	800646e <_printf_i+0x102>
 800643a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800643e:	6805      	ldr	r5, [r0, #0]
 8006440:	600b      	str	r3, [r1, #0]
 8006442:	bf18      	it	ne
 8006444:	b22d      	sxthne	r5, r5
 8006446:	e7ef      	b.n	8006428 <_printf_i+0xbc>
 8006448:	680b      	ldr	r3, [r1, #0]
 800644a:	6825      	ldr	r5, [r4, #0]
 800644c:	1d18      	adds	r0, r3, #4
 800644e:	6008      	str	r0, [r1, #0]
 8006450:	0628      	lsls	r0, r5, #24
 8006452:	d501      	bpl.n	8006458 <_printf_i+0xec>
 8006454:	681d      	ldr	r5, [r3, #0]
 8006456:	e002      	b.n	800645e <_printf_i+0xf2>
 8006458:	0669      	lsls	r1, r5, #25
 800645a:	d5fb      	bpl.n	8006454 <_printf_i+0xe8>
 800645c:	881d      	ldrh	r5, [r3, #0]
 800645e:	4854      	ldr	r0, [pc, #336]	; (80065b0 <_printf_i+0x244>)
 8006460:	2f6f      	cmp	r7, #111	; 0x6f
 8006462:	bf0c      	ite	eq
 8006464:	2308      	moveq	r3, #8
 8006466:	230a      	movne	r3, #10
 8006468:	2100      	movs	r1, #0
 800646a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800646e:	6866      	ldr	r6, [r4, #4]
 8006470:	60a6      	str	r6, [r4, #8]
 8006472:	2e00      	cmp	r6, #0
 8006474:	bfa2      	ittt	ge
 8006476:	6821      	ldrge	r1, [r4, #0]
 8006478:	f021 0104 	bicge.w	r1, r1, #4
 800647c:	6021      	strge	r1, [r4, #0]
 800647e:	b90d      	cbnz	r5, 8006484 <_printf_i+0x118>
 8006480:	2e00      	cmp	r6, #0
 8006482:	d04d      	beq.n	8006520 <_printf_i+0x1b4>
 8006484:	4616      	mov	r6, r2
 8006486:	fbb5 f1f3 	udiv	r1, r5, r3
 800648a:	fb03 5711 	mls	r7, r3, r1, r5
 800648e:	5dc7      	ldrb	r7, [r0, r7]
 8006490:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006494:	462f      	mov	r7, r5
 8006496:	42bb      	cmp	r3, r7
 8006498:	460d      	mov	r5, r1
 800649a:	d9f4      	bls.n	8006486 <_printf_i+0x11a>
 800649c:	2b08      	cmp	r3, #8
 800649e:	d10b      	bne.n	80064b8 <_printf_i+0x14c>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	07df      	lsls	r7, r3, #31
 80064a4:	d508      	bpl.n	80064b8 <_printf_i+0x14c>
 80064a6:	6923      	ldr	r3, [r4, #16]
 80064a8:	6861      	ldr	r1, [r4, #4]
 80064aa:	4299      	cmp	r1, r3
 80064ac:	bfde      	ittt	le
 80064ae:	2330      	movle	r3, #48	; 0x30
 80064b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064b8:	1b92      	subs	r2, r2, r6
 80064ba:	6122      	str	r2, [r4, #16]
 80064bc:	f8cd a000 	str.w	sl, [sp]
 80064c0:	464b      	mov	r3, r9
 80064c2:	aa03      	add	r2, sp, #12
 80064c4:	4621      	mov	r1, r4
 80064c6:	4640      	mov	r0, r8
 80064c8:	f7ff fee2 	bl	8006290 <_printf_common>
 80064cc:	3001      	adds	r0, #1
 80064ce:	d14c      	bne.n	800656a <_printf_i+0x1fe>
 80064d0:	f04f 30ff 	mov.w	r0, #4294967295
 80064d4:	b004      	add	sp, #16
 80064d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064da:	4835      	ldr	r0, [pc, #212]	; (80065b0 <_printf_i+0x244>)
 80064dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80064e0:	6823      	ldr	r3, [r4, #0]
 80064e2:	680e      	ldr	r6, [r1, #0]
 80064e4:	061f      	lsls	r7, r3, #24
 80064e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80064ea:	600e      	str	r6, [r1, #0]
 80064ec:	d514      	bpl.n	8006518 <_printf_i+0x1ac>
 80064ee:	07d9      	lsls	r1, r3, #31
 80064f0:	bf44      	itt	mi
 80064f2:	f043 0320 	orrmi.w	r3, r3, #32
 80064f6:	6023      	strmi	r3, [r4, #0]
 80064f8:	b91d      	cbnz	r5, 8006502 <_printf_i+0x196>
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	f023 0320 	bic.w	r3, r3, #32
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	2310      	movs	r3, #16
 8006504:	e7b0      	b.n	8006468 <_printf_i+0xfc>
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	f043 0320 	orr.w	r3, r3, #32
 800650c:	6023      	str	r3, [r4, #0]
 800650e:	2378      	movs	r3, #120	; 0x78
 8006510:	4828      	ldr	r0, [pc, #160]	; (80065b4 <_printf_i+0x248>)
 8006512:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006516:	e7e3      	b.n	80064e0 <_printf_i+0x174>
 8006518:	065e      	lsls	r6, r3, #25
 800651a:	bf48      	it	mi
 800651c:	b2ad      	uxthmi	r5, r5
 800651e:	e7e6      	b.n	80064ee <_printf_i+0x182>
 8006520:	4616      	mov	r6, r2
 8006522:	e7bb      	b.n	800649c <_printf_i+0x130>
 8006524:	680b      	ldr	r3, [r1, #0]
 8006526:	6826      	ldr	r6, [r4, #0]
 8006528:	6960      	ldr	r0, [r4, #20]
 800652a:	1d1d      	adds	r5, r3, #4
 800652c:	600d      	str	r5, [r1, #0]
 800652e:	0635      	lsls	r5, r6, #24
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	d501      	bpl.n	8006538 <_printf_i+0x1cc>
 8006534:	6018      	str	r0, [r3, #0]
 8006536:	e002      	b.n	800653e <_printf_i+0x1d2>
 8006538:	0671      	lsls	r1, r6, #25
 800653a:	d5fb      	bpl.n	8006534 <_printf_i+0x1c8>
 800653c:	8018      	strh	r0, [r3, #0]
 800653e:	2300      	movs	r3, #0
 8006540:	6123      	str	r3, [r4, #16]
 8006542:	4616      	mov	r6, r2
 8006544:	e7ba      	b.n	80064bc <_printf_i+0x150>
 8006546:	680b      	ldr	r3, [r1, #0]
 8006548:	1d1a      	adds	r2, r3, #4
 800654a:	600a      	str	r2, [r1, #0]
 800654c:	681e      	ldr	r6, [r3, #0]
 800654e:	6862      	ldr	r2, [r4, #4]
 8006550:	2100      	movs	r1, #0
 8006552:	4630      	mov	r0, r6
 8006554:	f7f9 fe44 	bl	80001e0 <memchr>
 8006558:	b108      	cbz	r0, 800655e <_printf_i+0x1f2>
 800655a:	1b80      	subs	r0, r0, r6
 800655c:	6060      	str	r0, [r4, #4]
 800655e:	6863      	ldr	r3, [r4, #4]
 8006560:	6123      	str	r3, [r4, #16]
 8006562:	2300      	movs	r3, #0
 8006564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006568:	e7a8      	b.n	80064bc <_printf_i+0x150>
 800656a:	6923      	ldr	r3, [r4, #16]
 800656c:	4632      	mov	r2, r6
 800656e:	4649      	mov	r1, r9
 8006570:	4640      	mov	r0, r8
 8006572:	47d0      	blx	sl
 8006574:	3001      	adds	r0, #1
 8006576:	d0ab      	beq.n	80064d0 <_printf_i+0x164>
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	079b      	lsls	r3, r3, #30
 800657c:	d413      	bmi.n	80065a6 <_printf_i+0x23a>
 800657e:	68e0      	ldr	r0, [r4, #12]
 8006580:	9b03      	ldr	r3, [sp, #12]
 8006582:	4298      	cmp	r0, r3
 8006584:	bfb8      	it	lt
 8006586:	4618      	movlt	r0, r3
 8006588:	e7a4      	b.n	80064d4 <_printf_i+0x168>
 800658a:	2301      	movs	r3, #1
 800658c:	4632      	mov	r2, r6
 800658e:	4649      	mov	r1, r9
 8006590:	4640      	mov	r0, r8
 8006592:	47d0      	blx	sl
 8006594:	3001      	adds	r0, #1
 8006596:	d09b      	beq.n	80064d0 <_printf_i+0x164>
 8006598:	3501      	adds	r5, #1
 800659a:	68e3      	ldr	r3, [r4, #12]
 800659c:	9903      	ldr	r1, [sp, #12]
 800659e:	1a5b      	subs	r3, r3, r1
 80065a0:	42ab      	cmp	r3, r5
 80065a2:	dcf2      	bgt.n	800658a <_printf_i+0x21e>
 80065a4:	e7eb      	b.n	800657e <_printf_i+0x212>
 80065a6:	2500      	movs	r5, #0
 80065a8:	f104 0619 	add.w	r6, r4, #25
 80065ac:	e7f5      	b.n	800659a <_printf_i+0x22e>
 80065ae:	bf00      	nop
 80065b0:	0800a58e 	.word	0x0800a58e
 80065b4:	0800a59f 	.word	0x0800a59f

080065b8 <_scanf_float>:
 80065b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065bc:	b087      	sub	sp, #28
 80065be:	4617      	mov	r7, r2
 80065c0:	9303      	str	r3, [sp, #12]
 80065c2:	688b      	ldr	r3, [r1, #8]
 80065c4:	1e5a      	subs	r2, r3, #1
 80065c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80065ca:	bf83      	ittte	hi
 80065cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80065d0:	195b      	addhi	r3, r3, r5
 80065d2:	9302      	strhi	r3, [sp, #8]
 80065d4:	2300      	movls	r3, #0
 80065d6:	bf86      	itte	hi
 80065d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80065dc:	608b      	strhi	r3, [r1, #8]
 80065de:	9302      	strls	r3, [sp, #8]
 80065e0:	680b      	ldr	r3, [r1, #0]
 80065e2:	468b      	mov	fp, r1
 80065e4:	2500      	movs	r5, #0
 80065e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80065ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80065ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80065f2:	4680      	mov	r8, r0
 80065f4:	460c      	mov	r4, r1
 80065f6:	465e      	mov	r6, fp
 80065f8:	46aa      	mov	sl, r5
 80065fa:	46a9      	mov	r9, r5
 80065fc:	9501      	str	r5, [sp, #4]
 80065fe:	68a2      	ldr	r2, [r4, #8]
 8006600:	b152      	cbz	r2, 8006618 <_scanf_float+0x60>
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	2b4e      	cmp	r3, #78	; 0x4e
 8006608:	d864      	bhi.n	80066d4 <_scanf_float+0x11c>
 800660a:	2b40      	cmp	r3, #64	; 0x40
 800660c:	d83c      	bhi.n	8006688 <_scanf_float+0xd0>
 800660e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006612:	b2c8      	uxtb	r0, r1
 8006614:	280e      	cmp	r0, #14
 8006616:	d93a      	bls.n	800668e <_scanf_float+0xd6>
 8006618:	f1b9 0f00 	cmp.w	r9, #0
 800661c:	d003      	beq.n	8006626 <_scanf_float+0x6e>
 800661e:	6823      	ldr	r3, [r4, #0]
 8006620:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	f10a 3aff 	add.w	sl, sl, #4294967295
 800662a:	f1ba 0f01 	cmp.w	sl, #1
 800662e:	f200 8113 	bhi.w	8006858 <_scanf_float+0x2a0>
 8006632:	455e      	cmp	r6, fp
 8006634:	f200 8105 	bhi.w	8006842 <_scanf_float+0x28a>
 8006638:	2501      	movs	r5, #1
 800663a:	4628      	mov	r0, r5
 800663c:	b007      	add	sp, #28
 800663e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006642:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006646:	2a0d      	cmp	r2, #13
 8006648:	d8e6      	bhi.n	8006618 <_scanf_float+0x60>
 800664a:	a101      	add	r1, pc, #4	; (adr r1, 8006650 <_scanf_float+0x98>)
 800664c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006650:	0800678f 	.word	0x0800678f
 8006654:	08006619 	.word	0x08006619
 8006658:	08006619 	.word	0x08006619
 800665c:	08006619 	.word	0x08006619
 8006660:	080067ef 	.word	0x080067ef
 8006664:	080067c7 	.word	0x080067c7
 8006668:	08006619 	.word	0x08006619
 800666c:	08006619 	.word	0x08006619
 8006670:	0800679d 	.word	0x0800679d
 8006674:	08006619 	.word	0x08006619
 8006678:	08006619 	.word	0x08006619
 800667c:	08006619 	.word	0x08006619
 8006680:	08006619 	.word	0x08006619
 8006684:	08006755 	.word	0x08006755
 8006688:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800668c:	e7db      	b.n	8006646 <_scanf_float+0x8e>
 800668e:	290e      	cmp	r1, #14
 8006690:	d8c2      	bhi.n	8006618 <_scanf_float+0x60>
 8006692:	a001      	add	r0, pc, #4	; (adr r0, 8006698 <_scanf_float+0xe0>)
 8006694:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006698:	08006747 	.word	0x08006747
 800669c:	08006619 	.word	0x08006619
 80066a0:	08006747 	.word	0x08006747
 80066a4:	080067db 	.word	0x080067db
 80066a8:	08006619 	.word	0x08006619
 80066ac:	080066f5 	.word	0x080066f5
 80066b0:	08006731 	.word	0x08006731
 80066b4:	08006731 	.word	0x08006731
 80066b8:	08006731 	.word	0x08006731
 80066bc:	08006731 	.word	0x08006731
 80066c0:	08006731 	.word	0x08006731
 80066c4:	08006731 	.word	0x08006731
 80066c8:	08006731 	.word	0x08006731
 80066cc:	08006731 	.word	0x08006731
 80066d0:	08006731 	.word	0x08006731
 80066d4:	2b6e      	cmp	r3, #110	; 0x6e
 80066d6:	d809      	bhi.n	80066ec <_scanf_float+0x134>
 80066d8:	2b60      	cmp	r3, #96	; 0x60
 80066da:	d8b2      	bhi.n	8006642 <_scanf_float+0x8a>
 80066dc:	2b54      	cmp	r3, #84	; 0x54
 80066de:	d077      	beq.n	80067d0 <_scanf_float+0x218>
 80066e0:	2b59      	cmp	r3, #89	; 0x59
 80066e2:	d199      	bne.n	8006618 <_scanf_float+0x60>
 80066e4:	2d07      	cmp	r5, #7
 80066e6:	d197      	bne.n	8006618 <_scanf_float+0x60>
 80066e8:	2508      	movs	r5, #8
 80066ea:	e029      	b.n	8006740 <_scanf_float+0x188>
 80066ec:	2b74      	cmp	r3, #116	; 0x74
 80066ee:	d06f      	beq.n	80067d0 <_scanf_float+0x218>
 80066f0:	2b79      	cmp	r3, #121	; 0x79
 80066f2:	e7f6      	b.n	80066e2 <_scanf_float+0x12a>
 80066f4:	6821      	ldr	r1, [r4, #0]
 80066f6:	05c8      	lsls	r0, r1, #23
 80066f8:	d51a      	bpl.n	8006730 <_scanf_float+0x178>
 80066fa:	9b02      	ldr	r3, [sp, #8]
 80066fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006700:	6021      	str	r1, [r4, #0]
 8006702:	f109 0901 	add.w	r9, r9, #1
 8006706:	b11b      	cbz	r3, 8006710 <_scanf_float+0x158>
 8006708:	3b01      	subs	r3, #1
 800670a:	3201      	adds	r2, #1
 800670c:	9302      	str	r3, [sp, #8]
 800670e:	60a2      	str	r2, [r4, #8]
 8006710:	68a3      	ldr	r3, [r4, #8]
 8006712:	3b01      	subs	r3, #1
 8006714:	60a3      	str	r3, [r4, #8]
 8006716:	6923      	ldr	r3, [r4, #16]
 8006718:	3301      	adds	r3, #1
 800671a:	6123      	str	r3, [r4, #16]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	3b01      	subs	r3, #1
 8006720:	2b00      	cmp	r3, #0
 8006722:	607b      	str	r3, [r7, #4]
 8006724:	f340 8084 	ble.w	8006830 <_scanf_float+0x278>
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	3301      	adds	r3, #1
 800672c:	603b      	str	r3, [r7, #0]
 800672e:	e766      	b.n	80065fe <_scanf_float+0x46>
 8006730:	eb1a 0f05 	cmn.w	sl, r5
 8006734:	f47f af70 	bne.w	8006618 <_scanf_float+0x60>
 8006738:	6822      	ldr	r2, [r4, #0]
 800673a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800673e:	6022      	str	r2, [r4, #0]
 8006740:	f806 3b01 	strb.w	r3, [r6], #1
 8006744:	e7e4      	b.n	8006710 <_scanf_float+0x158>
 8006746:	6822      	ldr	r2, [r4, #0]
 8006748:	0610      	lsls	r0, r2, #24
 800674a:	f57f af65 	bpl.w	8006618 <_scanf_float+0x60>
 800674e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006752:	e7f4      	b.n	800673e <_scanf_float+0x186>
 8006754:	f1ba 0f00 	cmp.w	sl, #0
 8006758:	d10e      	bne.n	8006778 <_scanf_float+0x1c0>
 800675a:	f1b9 0f00 	cmp.w	r9, #0
 800675e:	d10e      	bne.n	800677e <_scanf_float+0x1c6>
 8006760:	6822      	ldr	r2, [r4, #0]
 8006762:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006766:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800676a:	d108      	bne.n	800677e <_scanf_float+0x1c6>
 800676c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006770:	6022      	str	r2, [r4, #0]
 8006772:	f04f 0a01 	mov.w	sl, #1
 8006776:	e7e3      	b.n	8006740 <_scanf_float+0x188>
 8006778:	f1ba 0f02 	cmp.w	sl, #2
 800677c:	d055      	beq.n	800682a <_scanf_float+0x272>
 800677e:	2d01      	cmp	r5, #1
 8006780:	d002      	beq.n	8006788 <_scanf_float+0x1d0>
 8006782:	2d04      	cmp	r5, #4
 8006784:	f47f af48 	bne.w	8006618 <_scanf_float+0x60>
 8006788:	3501      	adds	r5, #1
 800678a:	b2ed      	uxtb	r5, r5
 800678c:	e7d8      	b.n	8006740 <_scanf_float+0x188>
 800678e:	f1ba 0f01 	cmp.w	sl, #1
 8006792:	f47f af41 	bne.w	8006618 <_scanf_float+0x60>
 8006796:	f04f 0a02 	mov.w	sl, #2
 800679a:	e7d1      	b.n	8006740 <_scanf_float+0x188>
 800679c:	b97d      	cbnz	r5, 80067be <_scanf_float+0x206>
 800679e:	f1b9 0f00 	cmp.w	r9, #0
 80067a2:	f47f af3c 	bne.w	800661e <_scanf_float+0x66>
 80067a6:	6822      	ldr	r2, [r4, #0]
 80067a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80067ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80067b0:	f47f af39 	bne.w	8006626 <_scanf_float+0x6e>
 80067b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067b8:	6022      	str	r2, [r4, #0]
 80067ba:	2501      	movs	r5, #1
 80067bc:	e7c0      	b.n	8006740 <_scanf_float+0x188>
 80067be:	2d03      	cmp	r5, #3
 80067c0:	d0e2      	beq.n	8006788 <_scanf_float+0x1d0>
 80067c2:	2d05      	cmp	r5, #5
 80067c4:	e7de      	b.n	8006784 <_scanf_float+0x1cc>
 80067c6:	2d02      	cmp	r5, #2
 80067c8:	f47f af26 	bne.w	8006618 <_scanf_float+0x60>
 80067cc:	2503      	movs	r5, #3
 80067ce:	e7b7      	b.n	8006740 <_scanf_float+0x188>
 80067d0:	2d06      	cmp	r5, #6
 80067d2:	f47f af21 	bne.w	8006618 <_scanf_float+0x60>
 80067d6:	2507      	movs	r5, #7
 80067d8:	e7b2      	b.n	8006740 <_scanf_float+0x188>
 80067da:	6822      	ldr	r2, [r4, #0]
 80067dc:	0591      	lsls	r1, r2, #22
 80067de:	f57f af1b 	bpl.w	8006618 <_scanf_float+0x60>
 80067e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80067e6:	6022      	str	r2, [r4, #0]
 80067e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80067ec:	e7a8      	b.n	8006740 <_scanf_float+0x188>
 80067ee:	6822      	ldr	r2, [r4, #0]
 80067f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80067f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80067f8:	d006      	beq.n	8006808 <_scanf_float+0x250>
 80067fa:	0550      	lsls	r0, r2, #21
 80067fc:	f57f af0c 	bpl.w	8006618 <_scanf_float+0x60>
 8006800:	f1b9 0f00 	cmp.w	r9, #0
 8006804:	f43f af0f 	beq.w	8006626 <_scanf_float+0x6e>
 8006808:	0591      	lsls	r1, r2, #22
 800680a:	bf58      	it	pl
 800680c:	9901      	ldrpl	r1, [sp, #4]
 800680e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006812:	bf58      	it	pl
 8006814:	eba9 0101 	subpl.w	r1, r9, r1
 8006818:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800681c:	bf58      	it	pl
 800681e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006822:	6022      	str	r2, [r4, #0]
 8006824:	f04f 0900 	mov.w	r9, #0
 8006828:	e78a      	b.n	8006740 <_scanf_float+0x188>
 800682a:	f04f 0a03 	mov.w	sl, #3
 800682e:	e787      	b.n	8006740 <_scanf_float+0x188>
 8006830:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006834:	4639      	mov	r1, r7
 8006836:	4640      	mov	r0, r8
 8006838:	4798      	blx	r3
 800683a:	2800      	cmp	r0, #0
 800683c:	f43f aedf 	beq.w	80065fe <_scanf_float+0x46>
 8006840:	e6ea      	b.n	8006618 <_scanf_float+0x60>
 8006842:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006846:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800684a:	463a      	mov	r2, r7
 800684c:	4640      	mov	r0, r8
 800684e:	4798      	blx	r3
 8006850:	6923      	ldr	r3, [r4, #16]
 8006852:	3b01      	subs	r3, #1
 8006854:	6123      	str	r3, [r4, #16]
 8006856:	e6ec      	b.n	8006632 <_scanf_float+0x7a>
 8006858:	1e6b      	subs	r3, r5, #1
 800685a:	2b06      	cmp	r3, #6
 800685c:	d825      	bhi.n	80068aa <_scanf_float+0x2f2>
 800685e:	2d02      	cmp	r5, #2
 8006860:	d836      	bhi.n	80068d0 <_scanf_float+0x318>
 8006862:	455e      	cmp	r6, fp
 8006864:	f67f aee8 	bls.w	8006638 <_scanf_float+0x80>
 8006868:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800686c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006870:	463a      	mov	r2, r7
 8006872:	4640      	mov	r0, r8
 8006874:	4798      	blx	r3
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	3b01      	subs	r3, #1
 800687a:	6123      	str	r3, [r4, #16]
 800687c:	e7f1      	b.n	8006862 <_scanf_float+0x2aa>
 800687e:	9802      	ldr	r0, [sp, #8]
 8006880:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006884:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006888:	9002      	str	r0, [sp, #8]
 800688a:	463a      	mov	r2, r7
 800688c:	4640      	mov	r0, r8
 800688e:	4798      	blx	r3
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	3b01      	subs	r3, #1
 8006894:	6123      	str	r3, [r4, #16]
 8006896:	f10a 3aff 	add.w	sl, sl, #4294967295
 800689a:	fa5f fa8a 	uxtb.w	sl, sl
 800689e:	f1ba 0f02 	cmp.w	sl, #2
 80068a2:	d1ec      	bne.n	800687e <_scanf_float+0x2c6>
 80068a4:	3d03      	subs	r5, #3
 80068a6:	b2ed      	uxtb	r5, r5
 80068a8:	1b76      	subs	r6, r6, r5
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	05da      	lsls	r2, r3, #23
 80068ae:	d52f      	bpl.n	8006910 <_scanf_float+0x358>
 80068b0:	055b      	lsls	r3, r3, #21
 80068b2:	d510      	bpl.n	80068d6 <_scanf_float+0x31e>
 80068b4:	455e      	cmp	r6, fp
 80068b6:	f67f aebf 	bls.w	8006638 <_scanf_float+0x80>
 80068ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068c2:	463a      	mov	r2, r7
 80068c4:	4640      	mov	r0, r8
 80068c6:	4798      	blx	r3
 80068c8:	6923      	ldr	r3, [r4, #16]
 80068ca:	3b01      	subs	r3, #1
 80068cc:	6123      	str	r3, [r4, #16]
 80068ce:	e7f1      	b.n	80068b4 <_scanf_float+0x2fc>
 80068d0:	46aa      	mov	sl, r5
 80068d2:	9602      	str	r6, [sp, #8]
 80068d4:	e7df      	b.n	8006896 <_scanf_float+0x2de>
 80068d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80068da:	6923      	ldr	r3, [r4, #16]
 80068dc:	2965      	cmp	r1, #101	; 0x65
 80068de:	f103 33ff 	add.w	r3, r3, #4294967295
 80068e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80068e6:	6123      	str	r3, [r4, #16]
 80068e8:	d00c      	beq.n	8006904 <_scanf_float+0x34c>
 80068ea:	2945      	cmp	r1, #69	; 0x45
 80068ec:	d00a      	beq.n	8006904 <_scanf_float+0x34c>
 80068ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068f2:	463a      	mov	r2, r7
 80068f4:	4640      	mov	r0, r8
 80068f6:	4798      	blx	r3
 80068f8:	6923      	ldr	r3, [r4, #16]
 80068fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80068fe:	3b01      	subs	r3, #1
 8006900:	1eb5      	subs	r5, r6, #2
 8006902:	6123      	str	r3, [r4, #16]
 8006904:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006908:	463a      	mov	r2, r7
 800690a:	4640      	mov	r0, r8
 800690c:	4798      	blx	r3
 800690e:	462e      	mov	r6, r5
 8006910:	6825      	ldr	r5, [r4, #0]
 8006912:	f015 0510 	ands.w	r5, r5, #16
 8006916:	d158      	bne.n	80069ca <_scanf_float+0x412>
 8006918:	7035      	strb	r5, [r6, #0]
 800691a:	6823      	ldr	r3, [r4, #0]
 800691c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006920:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006924:	d11c      	bne.n	8006960 <_scanf_float+0x3a8>
 8006926:	9b01      	ldr	r3, [sp, #4]
 8006928:	454b      	cmp	r3, r9
 800692a:	eba3 0209 	sub.w	r2, r3, r9
 800692e:	d124      	bne.n	800697a <_scanf_float+0x3c2>
 8006930:	2200      	movs	r2, #0
 8006932:	4659      	mov	r1, fp
 8006934:	4640      	mov	r0, r8
 8006936:	f000 fe9d 	bl	8007674 <_strtod_r>
 800693a:	9b03      	ldr	r3, [sp, #12]
 800693c:	6821      	ldr	r1, [r4, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f011 0f02 	tst.w	r1, #2
 8006944:	ec57 6b10 	vmov	r6, r7, d0
 8006948:	f103 0204 	add.w	r2, r3, #4
 800694c:	d020      	beq.n	8006990 <_scanf_float+0x3d8>
 800694e:	9903      	ldr	r1, [sp, #12]
 8006950:	600a      	str	r2, [r1, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	e9c3 6700 	strd	r6, r7, [r3]
 8006958:	68e3      	ldr	r3, [r4, #12]
 800695a:	3301      	adds	r3, #1
 800695c:	60e3      	str	r3, [r4, #12]
 800695e:	e66c      	b.n	800663a <_scanf_float+0x82>
 8006960:	9b04      	ldr	r3, [sp, #16]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d0e4      	beq.n	8006930 <_scanf_float+0x378>
 8006966:	9905      	ldr	r1, [sp, #20]
 8006968:	230a      	movs	r3, #10
 800696a:	462a      	mov	r2, r5
 800696c:	3101      	adds	r1, #1
 800696e:	4640      	mov	r0, r8
 8006970:	f000 ff0a 	bl	8007788 <_strtol_r>
 8006974:	9b04      	ldr	r3, [sp, #16]
 8006976:	9e05      	ldr	r6, [sp, #20]
 8006978:	1ac2      	subs	r2, r0, r3
 800697a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800697e:	429e      	cmp	r6, r3
 8006980:	bf28      	it	cs
 8006982:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006986:	4912      	ldr	r1, [pc, #72]	; (80069d0 <_scanf_float+0x418>)
 8006988:	4630      	mov	r0, r6
 800698a:	f000 f82b 	bl	80069e4 <siprintf>
 800698e:	e7cf      	b.n	8006930 <_scanf_float+0x378>
 8006990:	f011 0f04 	tst.w	r1, #4
 8006994:	9903      	ldr	r1, [sp, #12]
 8006996:	600a      	str	r2, [r1, #0]
 8006998:	d1db      	bne.n	8006952 <_scanf_float+0x39a>
 800699a:	f8d3 8000 	ldr.w	r8, [r3]
 800699e:	ee10 2a10 	vmov	r2, s0
 80069a2:	ee10 0a10 	vmov	r0, s0
 80069a6:	463b      	mov	r3, r7
 80069a8:	4639      	mov	r1, r7
 80069aa:	f7fa f8bf 	bl	8000b2c <__aeabi_dcmpun>
 80069ae:	b128      	cbz	r0, 80069bc <_scanf_float+0x404>
 80069b0:	4808      	ldr	r0, [pc, #32]	; (80069d4 <_scanf_float+0x41c>)
 80069b2:	f000 f811 	bl	80069d8 <nanf>
 80069b6:	ed88 0a00 	vstr	s0, [r8]
 80069ba:	e7cd      	b.n	8006958 <_scanf_float+0x3a0>
 80069bc:	4630      	mov	r0, r6
 80069be:	4639      	mov	r1, r7
 80069c0:	f7fa f912 	bl	8000be8 <__aeabi_d2f>
 80069c4:	f8c8 0000 	str.w	r0, [r8]
 80069c8:	e7c6      	b.n	8006958 <_scanf_float+0x3a0>
 80069ca:	2500      	movs	r5, #0
 80069cc:	e635      	b.n	800663a <_scanf_float+0x82>
 80069ce:	bf00      	nop
 80069d0:	0800a5b0 	.word	0x0800a5b0
 80069d4:	0800a9c8 	.word	0x0800a9c8

080069d8 <nanf>:
 80069d8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80069e0 <nanf+0x8>
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	7fc00000 	.word	0x7fc00000

080069e4 <siprintf>:
 80069e4:	b40e      	push	{r1, r2, r3}
 80069e6:	b500      	push	{lr}
 80069e8:	b09c      	sub	sp, #112	; 0x70
 80069ea:	ab1d      	add	r3, sp, #116	; 0x74
 80069ec:	9002      	str	r0, [sp, #8]
 80069ee:	9006      	str	r0, [sp, #24]
 80069f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069f4:	4809      	ldr	r0, [pc, #36]	; (8006a1c <siprintf+0x38>)
 80069f6:	9107      	str	r1, [sp, #28]
 80069f8:	9104      	str	r1, [sp, #16]
 80069fa:	4909      	ldr	r1, [pc, #36]	; (8006a20 <siprintf+0x3c>)
 80069fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a00:	9105      	str	r1, [sp, #20]
 8006a02:	6800      	ldr	r0, [r0, #0]
 8006a04:	9301      	str	r3, [sp, #4]
 8006a06:	a902      	add	r1, sp, #8
 8006a08:	f002 feae 	bl	8009768 <_svfiprintf_r>
 8006a0c:	9b02      	ldr	r3, [sp, #8]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	b01c      	add	sp, #112	; 0x70
 8006a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a18:	b003      	add	sp, #12
 8006a1a:	4770      	bx	lr
 8006a1c:	20002fb8 	.word	0x20002fb8
 8006a20:	ffff0208 	.word	0xffff0208

08006a24 <sulp>:
 8006a24:	b570      	push	{r4, r5, r6, lr}
 8006a26:	4604      	mov	r4, r0
 8006a28:	460d      	mov	r5, r1
 8006a2a:	ec45 4b10 	vmov	d0, r4, r5
 8006a2e:	4616      	mov	r6, r2
 8006a30:	f002 fc36 	bl	80092a0 <__ulp>
 8006a34:	ec51 0b10 	vmov	r0, r1, d0
 8006a38:	b17e      	cbz	r6, 8006a5a <sulp+0x36>
 8006a3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a3e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	dd09      	ble.n	8006a5a <sulp+0x36>
 8006a46:	051b      	lsls	r3, r3, #20
 8006a48:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a4c:	2400      	movs	r4, #0
 8006a4e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a52:	4622      	mov	r2, r4
 8006a54:	462b      	mov	r3, r5
 8006a56:	f7f9 fdcf 	bl	80005f8 <__aeabi_dmul>
 8006a5a:	bd70      	pop	{r4, r5, r6, pc}
 8006a5c:	0000      	movs	r0, r0
	...

08006a60 <_strtod_l>:
 8006a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a64:	b0a3      	sub	sp, #140	; 0x8c
 8006a66:	461f      	mov	r7, r3
 8006a68:	2300      	movs	r3, #0
 8006a6a:	931e      	str	r3, [sp, #120]	; 0x78
 8006a6c:	4ba4      	ldr	r3, [pc, #656]	; (8006d00 <_strtod_l+0x2a0>)
 8006a6e:	9219      	str	r2, [sp, #100]	; 0x64
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	9307      	str	r3, [sp, #28]
 8006a74:	4604      	mov	r4, r0
 8006a76:	4618      	mov	r0, r3
 8006a78:	4688      	mov	r8, r1
 8006a7a:	f7f9 fba9 	bl	80001d0 <strlen>
 8006a7e:	f04f 0a00 	mov.w	sl, #0
 8006a82:	4605      	mov	r5, r0
 8006a84:	f04f 0b00 	mov.w	fp, #0
 8006a88:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006a8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a8e:	781a      	ldrb	r2, [r3, #0]
 8006a90:	2a2b      	cmp	r2, #43	; 0x2b
 8006a92:	d04c      	beq.n	8006b2e <_strtod_l+0xce>
 8006a94:	d839      	bhi.n	8006b0a <_strtod_l+0xaa>
 8006a96:	2a0d      	cmp	r2, #13
 8006a98:	d832      	bhi.n	8006b00 <_strtod_l+0xa0>
 8006a9a:	2a08      	cmp	r2, #8
 8006a9c:	d832      	bhi.n	8006b04 <_strtod_l+0xa4>
 8006a9e:	2a00      	cmp	r2, #0
 8006aa0:	d03c      	beq.n	8006b1c <_strtod_l+0xbc>
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	930e      	str	r3, [sp, #56]	; 0x38
 8006aa6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006aa8:	7833      	ldrb	r3, [r6, #0]
 8006aaa:	2b30      	cmp	r3, #48	; 0x30
 8006aac:	f040 80b4 	bne.w	8006c18 <_strtod_l+0x1b8>
 8006ab0:	7873      	ldrb	r3, [r6, #1]
 8006ab2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006ab6:	2b58      	cmp	r3, #88	; 0x58
 8006ab8:	d16c      	bne.n	8006b94 <_strtod_l+0x134>
 8006aba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006abc:	9301      	str	r3, [sp, #4]
 8006abe:	ab1e      	add	r3, sp, #120	; 0x78
 8006ac0:	9702      	str	r7, [sp, #8]
 8006ac2:	9300      	str	r3, [sp, #0]
 8006ac4:	4a8f      	ldr	r2, [pc, #572]	; (8006d04 <_strtod_l+0x2a4>)
 8006ac6:	ab1f      	add	r3, sp, #124	; 0x7c
 8006ac8:	a91d      	add	r1, sp, #116	; 0x74
 8006aca:	4620      	mov	r0, r4
 8006acc:	f001 fd48 	bl	8008560 <__gethex>
 8006ad0:	f010 0707 	ands.w	r7, r0, #7
 8006ad4:	4605      	mov	r5, r0
 8006ad6:	d005      	beq.n	8006ae4 <_strtod_l+0x84>
 8006ad8:	2f06      	cmp	r7, #6
 8006ada:	d12a      	bne.n	8006b32 <_strtod_l+0xd2>
 8006adc:	3601      	adds	r6, #1
 8006ade:	2300      	movs	r3, #0
 8006ae0:	961d      	str	r6, [sp, #116]	; 0x74
 8006ae2:	930e      	str	r3, [sp, #56]	; 0x38
 8006ae4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f040 8596 	bne.w	8007618 <_strtod_l+0xbb8>
 8006aec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006aee:	b1db      	cbz	r3, 8006b28 <_strtod_l+0xc8>
 8006af0:	4652      	mov	r2, sl
 8006af2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006af6:	ec43 2b10 	vmov	d0, r2, r3
 8006afa:	b023      	add	sp, #140	; 0x8c
 8006afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b00:	2a20      	cmp	r2, #32
 8006b02:	d1ce      	bne.n	8006aa2 <_strtod_l+0x42>
 8006b04:	3301      	adds	r3, #1
 8006b06:	931d      	str	r3, [sp, #116]	; 0x74
 8006b08:	e7c0      	b.n	8006a8c <_strtod_l+0x2c>
 8006b0a:	2a2d      	cmp	r2, #45	; 0x2d
 8006b0c:	d1c9      	bne.n	8006aa2 <_strtod_l+0x42>
 8006b0e:	2201      	movs	r2, #1
 8006b10:	920e      	str	r2, [sp, #56]	; 0x38
 8006b12:	1c5a      	adds	r2, r3, #1
 8006b14:	921d      	str	r2, [sp, #116]	; 0x74
 8006b16:	785b      	ldrb	r3, [r3, #1]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d1c4      	bne.n	8006aa6 <_strtod_l+0x46>
 8006b1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b1e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f040 8576 	bne.w	8007614 <_strtod_l+0xbb4>
 8006b28:	4652      	mov	r2, sl
 8006b2a:	465b      	mov	r3, fp
 8006b2c:	e7e3      	b.n	8006af6 <_strtod_l+0x96>
 8006b2e:	2200      	movs	r2, #0
 8006b30:	e7ee      	b.n	8006b10 <_strtod_l+0xb0>
 8006b32:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b34:	b13a      	cbz	r2, 8006b46 <_strtod_l+0xe6>
 8006b36:	2135      	movs	r1, #53	; 0x35
 8006b38:	a820      	add	r0, sp, #128	; 0x80
 8006b3a:	f002 fcbc 	bl	80094b6 <__copybits>
 8006b3e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006b40:	4620      	mov	r0, r4
 8006b42:	f002 f881 	bl	8008c48 <_Bfree>
 8006b46:	3f01      	subs	r7, #1
 8006b48:	2f05      	cmp	r7, #5
 8006b4a:	d807      	bhi.n	8006b5c <_strtod_l+0xfc>
 8006b4c:	e8df f007 	tbb	[pc, r7]
 8006b50:	1d180b0e 	.word	0x1d180b0e
 8006b54:	030e      	.short	0x030e
 8006b56:	f04f 0b00 	mov.w	fp, #0
 8006b5a:	46da      	mov	sl, fp
 8006b5c:	0728      	lsls	r0, r5, #28
 8006b5e:	d5c1      	bpl.n	8006ae4 <_strtod_l+0x84>
 8006b60:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006b64:	e7be      	b.n	8006ae4 <_strtod_l+0x84>
 8006b66:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006b6a:	e7f7      	b.n	8006b5c <_strtod_l+0xfc>
 8006b6c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006b70:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006b72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b76:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006b7a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b7e:	e7ed      	b.n	8006b5c <_strtod_l+0xfc>
 8006b80:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006d08 <_strtod_l+0x2a8>
 8006b84:	f04f 0a00 	mov.w	sl, #0
 8006b88:	e7e8      	b.n	8006b5c <_strtod_l+0xfc>
 8006b8a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006b8e:	f04f 3aff 	mov.w	sl, #4294967295
 8006b92:	e7e3      	b.n	8006b5c <_strtod_l+0xfc>
 8006b94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b96:	1c5a      	adds	r2, r3, #1
 8006b98:	921d      	str	r2, [sp, #116]	; 0x74
 8006b9a:	785b      	ldrb	r3, [r3, #1]
 8006b9c:	2b30      	cmp	r3, #48	; 0x30
 8006b9e:	d0f9      	beq.n	8006b94 <_strtod_l+0x134>
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d09f      	beq.n	8006ae4 <_strtod_l+0x84>
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	f04f 0900 	mov.w	r9, #0
 8006baa:	9304      	str	r3, [sp, #16]
 8006bac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006bae:	930a      	str	r3, [sp, #40]	; 0x28
 8006bb0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006bb4:	464f      	mov	r7, r9
 8006bb6:	220a      	movs	r2, #10
 8006bb8:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006bba:	7806      	ldrb	r6, [r0, #0]
 8006bbc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006bc0:	b2d9      	uxtb	r1, r3
 8006bc2:	2909      	cmp	r1, #9
 8006bc4:	d92a      	bls.n	8006c1c <_strtod_l+0x1bc>
 8006bc6:	9907      	ldr	r1, [sp, #28]
 8006bc8:	462a      	mov	r2, r5
 8006bca:	f002 fee5 	bl	8009998 <strncmp>
 8006bce:	b398      	cbz	r0, 8006c38 <_strtod_l+0x1d8>
 8006bd0:	2000      	movs	r0, #0
 8006bd2:	4633      	mov	r3, r6
 8006bd4:	463d      	mov	r5, r7
 8006bd6:	9007      	str	r0, [sp, #28]
 8006bd8:	4602      	mov	r2, r0
 8006bda:	2b65      	cmp	r3, #101	; 0x65
 8006bdc:	d001      	beq.n	8006be2 <_strtod_l+0x182>
 8006bde:	2b45      	cmp	r3, #69	; 0x45
 8006be0:	d118      	bne.n	8006c14 <_strtod_l+0x1b4>
 8006be2:	b91d      	cbnz	r5, 8006bec <_strtod_l+0x18c>
 8006be4:	9b04      	ldr	r3, [sp, #16]
 8006be6:	4303      	orrs	r3, r0
 8006be8:	d098      	beq.n	8006b1c <_strtod_l+0xbc>
 8006bea:	2500      	movs	r5, #0
 8006bec:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006bf0:	f108 0301 	add.w	r3, r8, #1
 8006bf4:	931d      	str	r3, [sp, #116]	; 0x74
 8006bf6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006bfa:	2b2b      	cmp	r3, #43	; 0x2b
 8006bfc:	d075      	beq.n	8006cea <_strtod_l+0x28a>
 8006bfe:	2b2d      	cmp	r3, #45	; 0x2d
 8006c00:	d07b      	beq.n	8006cfa <_strtod_l+0x29a>
 8006c02:	f04f 0c00 	mov.w	ip, #0
 8006c06:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006c0a:	2909      	cmp	r1, #9
 8006c0c:	f240 8082 	bls.w	8006d14 <_strtod_l+0x2b4>
 8006c10:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006c14:	2600      	movs	r6, #0
 8006c16:	e09d      	b.n	8006d54 <_strtod_l+0x2f4>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	e7c4      	b.n	8006ba6 <_strtod_l+0x146>
 8006c1c:	2f08      	cmp	r7, #8
 8006c1e:	bfd8      	it	le
 8006c20:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006c22:	f100 0001 	add.w	r0, r0, #1
 8006c26:	bfda      	itte	le
 8006c28:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c2c:	9309      	strle	r3, [sp, #36]	; 0x24
 8006c2e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006c32:	3701      	adds	r7, #1
 8006c34:	901d      	str	r0, [sp, #116]	; 0x74
 8006c36:	e7bf      	b.n	8006bb8 <_strtod_l+0x158>
 8006c38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c3a:	195a      	adds	r2, r3, r5
 8006c3c:	921d      	str	r2, [sp, #116]	; 0x74
 8006c3e:	5d5b      	ldrb	r3, [r3, r5]
 8006c40:	2f00      	cmp	r7, #0
 8006c42:	d037      	beq.n	8006cb4 <_strtod_l+0x254>
 8006c44:	9007      	str	r0, [sp, #28]
 8006c46:	463d      	mov	r5, r7
 8006c48:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006c4c:	2a09      	cmp	r2, #9
 8006c4e:	d912      	bls.n	8006c76 <_strtod_l+0x216>
 8006c50:	2201      	movs	r2, #1
 8006c52:	e7c2      	b.n	8006bda <_strtod_l+0x17a>
 8006c54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	921d      	str	r2, [sp, #116]	; 0x74
 8006c5a:	785b      	ldrb	r3, [r3, #1]
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	2b30      	cmp	r3, #48	; 0x30
 8006c60:	d0f8      	beq.n	8006c54 <_strtod_l+0x1f4>
 8006c62:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006c66:	2a08      	cmp	r2, #8
 8006c68:	f200 84db 	bhi.w	8007622 <_strtod_l+0xbc2>
 8006c6c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006c6e:	9007      	str	r0, [sp, #28]
 8006c70:	2000      	movs	r0, #0
 8006c72:	920a      	str	r2, [sp, #40]	; 0x28
 8006c74:	4605      	mov	r5, r0
 8006c76:	3b30      	subs	r3, #48	; 0x30
 8006c78:	f100 0201 	add.w	r2, r0, #1
 8006c7c:	d014      	beq.n	8006ca8 <_strtod_l+0x248>
 8006c7e:	9907      	ldr	r1, [sp, #28]
 8006c80:	4411      	add	r1, r2
 8006c82:	9107      	str	r1, [sp, #28]
 8006c84:	462a      	mov	r2, r5
 8006c86:	eb00 0e05 	add.w	lr, r0, r5
 8006c8a:	210a      	movs	r1, #10
 8006c8c:	4572      	cmp	r2, lr
 8006c8e:	d113      	bne.n	8006cb8 <_strtod_l+0x258>
 8006c90:	182a      	adds	r2, r5, r0
 8006c92:	2a08      	cmp	r2, #8
 8006c94:	f105 0501 	add.w	r5, r5, #1
 8006c98:	4405      	add	r5, r0
 8006c9a:	dc1c      	bgt.n	8006cd6 <_strtod_l+0x276>
 8006c9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c9e:	220a      	movs	r2, #10
 8006ca0:	fb02 3301 	mla	r3, r2, r1, r3
 8006ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006caa:	1c59      	adds	r1, r3, #1
 8006cac:	911d      	str	r1, [sp, #116]	; 0x74
 8006cae:	785b      	ldrb	r3, [r3, #1]
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	e7c9      	b.n	8006c48 <_strtod_l+0x1e8>
 8006cb4:	4638      	mov	r0, r7
 8006cb6:	e7d2      	b.n	8006c5e <_strtod_l+0x1fe>
 8006cb8:	2a08      	cmp	r2, #8
 8006cba:	dc04      	bgt.n	8006cc6 <_strtod_l+0x266>
 8006cbc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006cbe:	434e      	muls	r6, r1
 8006cc0:	9609      	str	r6, [sp, #36]	; 0x24
 8006cc2:	3201      	adds	r2, #1
 8006cc4:	e7e2      	b.n	8006c8c <_strtod_l+0x22c>
 8006cc6:	f102 0c01 	add.w	ip, r2, #1
 8006cca:	f1bc 0f10 	cmp.w	ip, #16
 8006cce:	bfd8      	it	le
 8006cd0:	fb01 f909 	mulle.w	r9, r1, r9
 8006cd4:	e7f5      	b.n	8006cc2 <_strtod_l+0x262>
 8006cd6:	2d10      	cmp	r5, #16
 8006cd8:	bfdc      	itt	le
 8006cda:	220a      	movle	r2, #10
 8006cdc:	fb02 3909 	mlale	r9, r2, r9, r3
 8006ce0:	e7e1      	b.n	8006ca6 <_strtod_l+0x246>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	9307      	str	r3, [sp, #28]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	e77c      	b.n	8006be4 <_strtod_l+0x184>
 8006cea:	f04f 0c00 	mov.w	ip, #0
 8006cee:	f108 0302 	add.w	r3, r8, #2
 8006cf2:	931d      	str	r3, [sp, #116]	; 0x74
 8006cf4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006cf8:	e785      	b.n	8006c06 <_strtod_l+0x1a6>
 8006cfa:	f04f 0c01 	mov.w	ip, #1
 8006cfe:	e7f6      	b.n	8006cee <_strtod_l+0x28e>
 8006d00:	0800a808 	.word	0x0800a808
 8006d04:	0800a5b8 	.word	0x0800a5b8
 8006d08:	7ff00000 	.word	0x7ff00000
 8006d0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d0e:	1c59      	adds	r1, r3, #1
 8006d10:	911d      	str	r1, [sp, #116]	; 0x74
 8006d12:	785b      	ldrb	r3, [r3, #1]
 8006d14:	2b30      	cmp	r3, #48	; 0x30
 8006d16:	d0f9      	beq.n	8006d0c <_strtod_l+0x2ac>
 8006d18:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006d1c:	2908      	cmp	r1, #8
 8006d1e:	f63f af79 	bhi.w	8006c14 <_strtod_l+0x1b4>
 8006d22:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006d26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d28:	9308      	str	r3, [sp, #32]
 8006d2a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d2c:	1c59      	adds	r1, r3, #1
 8006d2e:	911d      	str	r1, [sp, #116]	; 0x74
 8006d30:	785b      	ldrb	r3, [r3, #1]
 8006d32:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006d36:	2e09      	cmp	r6, #9
 8006d38:	d937      	bls.n	8006daa <_strtod_l+0x34a>
 8006d3a:	9e08      	ldr	r6, [sp, #32]
 8006d3c:	1b89      	subs	r1, r1, r6
 8006d3e:	2908      	cmp	r1, #8
 8006d40:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006d44:	dc02      	bgt.n	8006d4c <_strtod_l+0x2ec>
 8006d46:	4576      	cmp	r6, lr
 8006d48:	bfa8      	it	ge
 8006d4a:	4676      	movge	r6, lr
 8006d4c:	f1bc 0f00 	cmp.w	ip, #0
 8006d50:	d000      	beq.n	8006d54 <_strtod_l+0x2f4>
 8006d52:	4276      	negs	r6, r6
 8006d54:	2d00      	cmp	r5, #0
 8006d56:	d14f      	bne.n	8006df8 <_strtod_l+0x398>
 8006d58:	9904      	ldr	r1, [sp, #16]
 8006d5a:	4301      	orrs	r1, r0
 8006d5c:	f47f aec2 	bne.w	8006ae4 <_strtod_l+0x84>
 8006d60:	2a00      	cmp	r2, #0
 8006d62:	f47f aedb 	bne.w	8006b1c <_strtod_l+0xbc>
 8006d66:	2b69      	cmp	r3, #105	; 0x69
 8006d68:	d027      	beq.n	8006dba <_strtod_l+0x35a>
 8006d6a:	dc24      	bgt.n	8006db6 <_strtod_l+0x356>
 8006d6c:	2b49      	cmp	r3, #73	; 0x49
 8006d6e:	d024      	beq.n	8006dba <_strtod_l+0x35a>
 8006d70:	2b4e      	cmp	r3, #78	; 0x4e
 8006d72:	f47f aed3 	bne.w	8006b1c <_strtod_l+0xbc>
 8006d76:	499e      	ldr	r1, [pc, #632]	; (8006ff0 <_strtod_l+0x590>)
 8006d78:	a81d      	add	r0, sp, #116	; 0x74
 8006d7a:	f001 fe49 	bl	8008a10 <__match>
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	f43f aecc 	beq.w	8006b1c <_strtod_l+0xbc>
 8006d84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	2b28      	cmp	r3, #40	; 0x28
 8006d8a:	d12d      	bne.n	8006de8 <_strtod_l+0x388>
 8006d8c:	4999      	ldr	r1, [pc, #612]	; (8006ff4 <_strtod_l+0x594>)
 8006d8e:	aa20      	add	r2, sp, #128	; 0x80
 8006d90:	a81d      	add	r0, sp, #116	; 0x74
 8006d92:	f001 fe51 	bl	8008a38 <__hexnan>
 8006d96:	2805      	cmp	r0, #5
 8006d98:	d126      	bne.n	8006de8 <_strtod_l+0x388>
 8006d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d9c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006da0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006da4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006da8:	e69c      	b.n	8006ae4 <_strtod_l+0x84>
 8006daa:	210a      	movs	r1, #10
 8006dac:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006db0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006db4:	e7b9      	b.n	8006d2a <_strtod_l+0x2ca>
 8006db6:	2b6e      	cmp	r3, #110	; 0x6e
 8006db8:	e7db      	b.n	8006d72 <_strtod_l+0x312>
 8006dba:	498f      	ldr	r1, [pc, #572]	; (8006ff8 <_strtod_l+0x598>)
 8006dbc:	a81d      	add	r0, sp, #116	; 0x74
 8006dbe:	f001 fe27 	bl	8008a10 <__match>
 8006dc2:	2800      	cmp	r0, #0
 8006dc4:	f43f aeaa 	beq.w	8006b1c <_strtod_l+0xbc>
 8006dc8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006dca:	498c      	ldr	r1, [pc, #560]	; (8006ffc <_strtod_l+0x59c>)
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	a81d      	add	r0, sp, #116	; 0x74
 8006dd0:	931d      	str	r3, [sp, #116]	; 0x74
 8006dd2:	f001 fe1d 	bl	8008a10 <__match>
 8006dd6:	b910      	cbnz	r0, 8006dde <_strtod_l+0x37e>
 8006dd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006dda:	3301      	adds	r3, #1
 8006ddc:	931d      	str	r3, [sp, #116]	; 0x74
 8006dde:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800700c <_strtod_l+0x5ac>
 8006de2:	f04f 0a00 	mov.w	sl, #0
 8006de6:	e67d      	b.n	8006ae4 <_strtod_l+0x84>
 8006de8:	4885      	ldr	r0, [pc, #532]	; (8007000 <_strtod_l+0x5a0>)
 8006dea:	f002 fdbd 	bl	8009968 <nan>
 8006dee:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006df2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006df6:	e675      	b.n	8006ae4 <_strtod_l+0x84>
 8006df8:	9b07      	ldr	r3, [sp, #28]
 8006dfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dfc:	1af3      	subs	r3, r6, r3
 8006dfe:	2f00      	cmp	r7, #0
 8006e00:	bf08      	it	eq
 8006e02:	462f      	moveq	r7, r5
 8006e04:	2d10      	cmp	r5, #16
 8006e06:	9308      	str	r3, [sp, #32]
 8006e08:	46a8      	mov	r8, r5
 8006e0a:	bfa8      	it	ge
 8006e0c:	f04f 0810 	movge.w	r8, #16
 8006e10:	f7f9 fb78 	bl	8000504 <__aeabi_ui2d>
 8006e14:	2d09      	cmp	r5, #9
 8006e16:	4682      	mov	sl, r0
 8006e18:	468b      	mov	fp, r1
 8006e1a:	dd13      	ble.n	8006e44 <_strtod_l+0x3e4>
 8006e1c:	4b79      	ldr	r3, [pc, #484]	; (8007004 <_strtod_l+0x5a4>)
 8006e1e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006e22:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006e26:	f7f9 fbe7 	bl	80005f8 <__aeabi_dmul>
 8006e2a:	4682      	mov	sl, r0
 8006e2c:	4648      	mov	r0, r9
 8006e2e:	468b      	mov	fp, r1
 8006e30:	f7f9 fb68 	bl	8000504 <__aeabi_ui2d>
 8006e34:	4602      	mov	r2, r0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4650      	mov	r0, sl
 8006e3a:	4659      	mov	r1, fp
 8006e3c:	f7f9 fa26 	bl	800028c <__adddf3>
 8006e40:	4682      	mov	sl, r0
 8006e42:	468b      	mov	fp, r1
 8006e44:	2d0f      	cmp	r5, #15
 8006e46:	dc38      	bgt.n	8006eba <_strtod_l+0x45a>
 8006e48:	9b08      	ldr	r3, [sp, #32]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f43f ae4a 	beq.w	8006ae4 <_strtod_l+0x84>
 8006e50:	dd24      	ble.n	8006e9c <_strtod_l+0x43c>
 8006e52:	2b16      	cmp	r3, #22
 8006e54:	dc0b      	bgt.n	8006e6e <_strtod_l+0x40e>
 8006e56:	4d6b      	ldr	r5, [pc, #428]	; (8007004 <_strtod_l+0x5a4>)
 8006e58:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8006e5c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006e60:	4652      	mov	r2, sl
 8006e62:	465b      	mov	r3, fp
 8006e64:	f7f9 fbc8 	bl	80005f8 <__aeabi_dmul>
 8006e68:	4682      	mov	sl, r0
 8006e6a:	468b      	mov	fp, r1
 8006e6c:	e63a      	b.n	8006ae4 <_strtod_l+0x84>
 8006e6e:	9a08      	ldr	r2, [sp, #32]
 8006e70:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006e74:	4293      	cmp	r3, r2
 8006e76:	db20      	blt.n	8006eba <_strtod_l+0x45a>
 8006e78:	4c62      	ldr	r4, [pc, #392]	; (8007004 <_strtod_l+0x5a4>)
 8006e7a:	f1c5 050f 	rsb	r5, r5, #15
 8006e7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e82:	4652      	mov	r2, sl
 8006e84:	465b      	mov	r3, fp
 8006e86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e8a:	f7f9 fbb5 	bl	80005f8 <__aeabi_dmul>
 8006e8e:	9b08      	ldr	r3, [sp, #32]
 8006e90:	1b5d      	subs	r5, r3, r5
 8006e92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e9a:	e7e3      	b.n	8006e64 <_strtod_l+0x404>
 8006e9c:	9b08      	ldr	r3, [sp, #32]
 8006e9e:	3316      	adds	r3, #22
 8006ea0:	db0b      	blt.n	8006eba <_strtod_l+0x45a>
 8006ea2:	9b07      	ldr	r3, [sp, #28]
 8006ea4:	4a57      	ldr	r2, [pc, #348]	; (8007004 <_strtod_l+0x5a4>)
 8006ea6:	1b9e      	subs	r6, r3, r6
 8006ea8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006eac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006eb0:	4650      	mov	r0, sl
 8006eb2:	4659      	mov	r1, fp
 8006eb4:	f7f9 fcca 	bl	800084c <__aeabi_ddiv>
 8006eb8:	e7d6      	b.n	8006e68 <_strtod_l+0x408>
 8006eba:	9b08      	ldr	r3, [sp, #32]
 8006ebc:	eba5 0808 	sub.w	r8, r5, r8
 8006ec0:	4498      	add	r8, r3
 8006ec2:	f1b8 0f00 	cmp.w	r8, #0
 8006ec6:	dd71      	ble.n	8006fac <_strtod_l+0x54c>
 8006ec8:	f018 030f 	ands.w	r3, r8, #15
 8006ecc:	d00a      	beq.n	8006ee4 <_strtod_l+0x484>
 8006ece:	494d      	ldr	r1, [pc, #308]	; (8007004 <_strtod_l+0x5a4>)
 8006ed0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ed4:	4652      	mov	r2, sl
 8006ed6:	465b      	mov	r3, fp
 8006ed8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006edc:	f7f9 fb8c 	bl	80005f8 <__aeabi_dmul>
 8006ee0:	4682      	mov	sl, r0
 8006ee2:	468b      	mov	fp, r1
 8006ee4:	f038 080f 	bics.w	r8, r8, #15
 8006ee8:	d04d      	beq.n	8006f86 <_strtod_l+0x526>
 8006eea:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006eee:	dd22      	ble.n	8006f36 <_strtod_l+0x4d6>
 8006ef0:	2500      	movs	r5, #0
 8006ef2:	462e      	mov	r6, r5
 8006ef4:	9509      	str	r5, [sp, #36]	; 0x24
 8006ef6:	9507      	str	r5, [sp, #28]
 8006ef8:	2322      	movs	r3, #34	; 0x22
 8006efa:	f8df b110 	ldr.w	fp, [pc, #272]	; 800700c <_strtod_l+0x5ac>
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	f04f 0a00 	mov.w	sl, #0
 8006f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	f43f adec 	beq.w	8006ae4 <_strtod_l+0x84>
 8006f0c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f001 fe9a 	bl	8008c48 <_Bfree>
 8006f14:	9907      	ldr	r1, [sp, #28]
 8006f16:	4620      	mov	r0, r4
 8006f18:	f001 fe96 	bl	8008c48 <_Bfree>
 8006f1c:	4631      	mov	r1, r6
 8006f1e:	4620      	mov	r0, r4
 8006f20:	f001 fe92 	bl	8008c48 <_Bfree>
 8006f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f26:	4620      	mov	r0, r4
 8006f28:	f001 fe8e 	bl	8008c48 <_Bfree>
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f001 fe8a 	bl	8008c48 <_Bfree>
 8006f34:	e5d6      	b.n	8006ae4 <_strtod_l+0x84>
 8006f36:	2300      	movs	r3, #0
 8006f38:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006f3c:	4650      	mov	r0, sl
 8006f3e:	4659      	mov	r1, fp
 8006f40:	4699      	mov	r9, r3
 8006f42:	f1b8 0f01 	cmp.w	r8, #1
 8006f46:	dc21      	bgt.n	8006f8c <_strtod_l+0x52c>
 8006f48:	b10b      	cbz	r3, 8006f4e <_strtod_l+0x4ee>
 8006f4a:	4682      	mov	sl, r0
 8006f4c:	468b      	mov	fp, r1
 8006f4e:	4b2e      	ldr	r3, [pc, #184]	; (8007008 <_strtod_l+0x5a8>)
 8006f50:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006f54:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006f58:	4652      	mov	r2, sl
 8006f5a:	465b      	mov	r3, fp
 8006f5c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006f60:	f7f9 fb4a 	bl	80005f8 <__aeabi_dmul>
 8006f64:	4b29      	ldr	r3, [pc, #164]	; (800700c <_strtod_l+0x5ac>)
 8006f66:	460a      	mov	r2, r1
 8006f68:	400b      	ands	r3, r1
 8006f6a:	4929      	ldr	r1, [pc, #164]	; (8007010 <_strtod_l+0x5b0>)
 8006f6c:	428b      	cmp	r3, r1
 8006f6e:	4682      	mov	sl, r0
 8006f70:	d8be      	bhi.n	8006ef0 <_strtod_l+0x490>
 8006f72:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006f76:	428b      	cmp	r3, r1
 8006f78:	bf86      	itte	hi
 8006f7a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007014 <_strtod_l+0x5b4>
 8006f7e:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f82:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006f86:	2300      	movs	r3, #0
 8006f88:	9304      	str	r3, [sp, #16]
 8006f8a:	e081      	b.n	8007090 <_strtod_l+0x630>
 8006f8c:	f018 0f01 	tst.w	r8, #1
 8006f90:	d007      	beq.n	8006fa2 <_strtod_l+0x542>
 8006f92:	4b1d      	ldr	r3, [pc, #116]	; (8007008 <_strtod_l+0x5a8>)
 8006f94:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9c:	f7f9 fb2c 	bl	80005f8 <__aeabi_dmul>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	f109 0901 	add.w	r9, r9, #1
 8006fa6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006faa:	e7ca      	b.n	8006f42 <_strtod_l+0x4e2>
 8006fac:	d0eb      	beq.n	8006f86 <_strtod_l+0x526>
 8006fae:	f1c8 0800 	rsb	r8, r8, #0
 8006fb2:	f018 020f 	ands.w	r2, r8, #15
 8006fb6:	d00a      	beq.n	8006fce <_strtod_l+0x56e>
 8006fb8:	4b12      	ldr	r3, [pc, #72]	; (8007004 <_strtod_l+0x5a4>)
 8006fba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fbe:	4650      	mov	r0, sl
 8006fc0:	4659      	mov	r1, fp
 8006fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc6:	f7f9 fc41 	bl	800084c <__aeabi_ddiv>
 8006fca:	4682      	mov	sl, r0
 8006fcc:	468b      	mov	fp, r1
 8006fce:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006fd2:	d0d8      	beq.n	8006f86 <_strtod_l+0x526>
 8006fd4:	f1b8 0f1f 	cmp.w	r8, #31
 8006fd8:	dd1e      	ble.n	8007018 <_strtod_l+0x5b8>
 8006fda:	2500      	movs	r5, #0
 8006fdc:	462e      	mov	r6, r5
 8006fde:	9509      	str	r5, [sp, #36]	; 0x24
 8006fe0:	9507      	str	r5, [sp, #28]
 8006fe2:	2322      	movs	r3, #34	; 0x22
 8006fe4:	f04f 0a00 	mov.w	sl, #0
 8006fe8:	f04f 0b00 	mov.w	fp, #0
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	e789      	b.n	8006f04 <_strtod_l+0x4a4>
 8006ff0:	0800a589 	.word	0x0800a589
 8006ff4:	0800a5cc 	.word	0x0800a5cc
 8006ff8:	0800a581 	.word	0x0800a581
 8006ffc:	0800a70c 	.word	0x0800a70c
 8007000:	0800a9c8 	.word	0x0800a9c8
 8007004:	0800a8a8 	.word	0x0800a8a8
 8007008:	0800a880 	.word	0x0800a880
 800700c:	7ff00000 	.word	0x7ff00000
 8007010:	7ca00000 	.word	0x7ca00000
 8007014:	7fefffff 	.word	0x7fefffff
 8007018:	f018 0310 	ands.w	r3, r8, #16
 800701c:	bf18      	it	ne
 800701e:	236a      	movne	r3, #106	; 0x6a
 8007020:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80073d8 <_strtod_l+0x978>
 8007024:	9304      	str	r3, [sp, #16]
 8007026:	4650      	mov	r0, sl
 8007028:	4659      	mov	r1, fp
 800702a:	2300      	movs	r3, #0
 800702c:	f018 0f01 	tst.w	r8, #1
 8007030:	d004      	beq.n	800703c <_strtod_l+0x5dc>
 8007032:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007036:	f7f9 fadf 	bl	80005f8 <__aeabi_dmul>
 800703a:	2301      	movs	r3, #1
 800703c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007040:	f109 0908 	add.w	r9, r9, #8
 8007044:	d1f2      	bne.n	800702c <_strtod_l+0x5cc>
 8007046:	b10b      	cbz	r3, 800704c <_strtod_l+0x5ec>
 8007048:	4682      	mov	sl, r0
 800704a:	468b      	mov	fp, r1
 800704c:	9b04      	ldr	r3, [sp, #16]
 800704e:	b1bb      	cbz	r3, 8007080 <_strtod_l+0x620>
 8007050:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007054:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007058:	2b00      	cmp	r3, #0
 800705a:	4659      	mov	r1, fp
 800705c:	dd10      	ble.n	8007080 <_strtod_l+0x620>
 800705e:	2b1f      	cmp	r3, #31
 8007060:	f340 8128 	ble.w	80072b4 <_strtod_l+0x854>
 8007064:	2b34      	cmp	r3, #52	; 0x34
 8007066:	bfde      	ittt	le
 8007068:	3b20      	suble	r3, #32
 800706a:	f04f 32ff 	movle.w	r2, #4294967295
 800706e:	fa02 f303 	lslle.w	r3, r2, r3
 8007072:	f04f 0a00 	mov.w	sl, #0
 8007076:	bfcc      	ite	gt
 8007078:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800707c:	ea03 0b01 	andle.w	fp, r3, r1
 8007080:	2200      	movs	r2, #0
 8007082:	2300      	movs	r3, #0
 8007084:	4650      	mov	r0, sl
 8007086:	4659      	mov	r1, fp
 8007088:	f7f9 fd1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800708c:	2800      	cmp	r0, #0
 800708e:	d1a4      	bne.n	8006fda <_strtod_l+0x57a>
 8007090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007092:	9300      	str	r3, [sp, #0]
 8007094:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007096:	462b      	mov	r3, r5
 8007098:	463a      	mov	r2, r7
 800709a:	4620      	mov	r0, r4
 800709c:	f001 fe40 	bl	8008d20 <__s2b>
 80070a0:	9009      	str	r0, [sp, #36]	; 0x24
 80070a2:	2800      	cmp	r0, #0
 80070a4:	f43f af24 	beq.w	8006ef0 <_strtod_l+0x490>
 80070a8:	9b07      	ldr	r3, [sp, #28]
 80070aa:	1b9e      	subs	r6, r3, r6
 80070ac:	9b08      	ldr	r3, [sp, #32]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	bfb4      	ite	lt
 80070b2:	4633      	movlt	r3, r6
 80070b4:	2300      	movge	r3, #0
 80070b6:	9310      	str	r3, [sp, #64]	; 0x40
 80070b8:	9b08      	ldr	r3, [sp, #32]
 80070ba:	2500      	movs	r5, #0
 80070bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80070c0:	9318      	str	r3, [sp, #96]	; 0x60
 80070c2:	462e      	mov	r6, r5
 80070c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070c6:	4620      	mov	r0, r4
 80070c8:	6859      	ldr	r1, [r3, #4]
 80070ca:	f001 fd7d 	bl	8008bc8 <_Balloc>
 80070ce:	9007      	str	r0, [sp, #28]
 80070d0:	2800      	cmp	r0, #0
 80070d2:	f43f af11 	beq.w	8006ef8 <_strtod_l+0x498>
 80070d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070d8:	691a      	ldr	r2, [r3, #16]
 80070da:	3202      	adds	r2, #2
 80070dc:	f103 010c 	add.w	r1, r3, #12
 80070e0:	0092      	lsls	r2, r2, #2
 80070e2:	300c      	adds	r0, #12
 80070e4:	f001 fd62 	bl	8008bac <memcpy>
 80070e8:	ec4b ab10 	vmov	d0, sl, fp
 80070ec:	aa20      	add	r2, sp, #128	; 0x80
 80070ee:	a91f      	add	r1, sp, #124	; 0x7c
 80070f0:	4620      	mov	r0, r4
 80070f2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80070f6:	f002 f94f 	bl	8009398 <__d2b>
 80070fa:	901e      	str	r0, [sp, #120]	; 0x78
 80070fc:	2800      	cmp	r0, #0
 80070fe:	f43f aefb 	beq.w	8006ef8 <_strtod_l+0x498>
 8007102:	2101      	movs	r1, #1
 8007104:	4620      	mov	r0, r4
 8007106:	f001 fea5 	bl	8008e54 <__i2b>
 800710a:	4606      	mov	r6, r0
 800710c:	2800      	cmp	r0, #0
 800710e:	f43f aef3 	beq.w	8006ef8 <_strtod_l+0x498>
 8007112:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007114:	9904      	ldr	r1, [sp, #16]
 8007116:	2b00      	cmp	r3, #0
 8007118:	bfab      	itete	ge
 800711a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800711c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800711e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007120:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007124:	bfac      	ite	ge
 8007126:	eb03 0902 	addge.w	r9, r3, r2
 800712a:	1ad7      	sublt	r7, r2, r3
 800712c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800712e:	eba3 0801 	sub.w	r8, r3, r1
 8007132:	4490      	add	r8, r2
 8007134:	4ba3      	ldr	r3, [pc, #652]	; (80073c4 <_strtod_l+0x964>)
 8007136:	f108 38ff 	add.w	r8, r8, #4294967295
 800713a:	4598      	cmp	r8, r3
 800713c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007140:	f280 80cc 	bge.w	80072dc <_strtod_l+0x87c>
 8007144:	eba3 0308 	sub.w	r3, r3, r8
 8007148:	2b1f      	cmp	r3, #31
 800714a:	eba2 0203 	sub.w	r2, r2, r3
 800714e:	f04f 0101 	mov.w	r1, #1
 8007152:	f300 80b6 	bgt.w	80072c2 <_strtod_l+0x862>
 8007156:	fa01 f303 	lsl.w	r3, r1, r3
 800715a:	9311      	str	r3, [sp, #68]	; 0x44
 800715c:	2300      	movs	r3, #0
 800715e:	930c      	str	r3, [sp, #48]	; 0x30
 8007160:	eb09 0802 	add.w	r8, r9, r2
 8007164:	9b04      	ldr	r3, [sp, #16]
 8007166:	45c1      	cmp	r9, r8
 8007168:	4417      	add	r7, r2
 800716a:	441f      	add	r7, r3
 800716c:	464b      	mov	r3, r9
 800716e:	bfa8      	it	ge
 8007170:	4643      	movge	r3, r8
 8007172:	42bb      	cmp	r3, r7
 8007174:	bfa8      	it	ge
 8007176:	463b      	movge	r3, r7
 8007178:	2b00      	cmp	r3, #0
 800717a:	bfc2      	ittt	gt
 800717c:	eba8 0803 	subgt.w	r8, r8, r3
 8007180:	1aff      	subgt	r7, r7, r3
 8007182:	eba9 0903 	subgt.w	r9, r9, r3
 8007186:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007188:	2b00      	cmp	r3, #0
 800718a:	dd17      	ble.n	80071bc <_strtod_l+0x75c>
 800718c:	4631      	mov	r1, r6
 800718e:	461a      	mov	r2, r3
 8007190:	4620      	mov	r0, r4
 8007192:	f001 ff1b 	bl	8008fcc <__pow5mult>
 8007196:	4606      	mov	r6, r0
 8007198:	2800      	cmp	r0, #0
 800719a:	f43f aead 	beq.w	8006ef8 <_strtod_l+0x498>
 800719e:	4601      	mov	r1, r0
 80071a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80071a2:	4620      	mov	r0, r4
 80071a4:	f001 fe6c 	bl	8008e80 <__multiply>
 80071a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80071aa:	2800      	cmp	r0, #0
 80071ac:	f43f aea4 	beq.w	8006ef8 <_strtod_l+0x498>
 80071b0:	991e      	ldr	r1, [sp, #120]	; 0x78
 80071b2:	4620      	mov	r0, r4
 80071b4:	f001 fd48 	bl	8008c48 <_Bfree>
 80071b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071ba:	931e      	str	r3, [sp, #120]	; 0x78
 80071bc:	f1b8 0f00 	cmp.w	r8, #0
 80071c0:	f300 8091 	bgt.w	80072e6 <_strtod_l+0x886>
 80071c4:	9b08      	ldr	r3, [sp, #32]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	dd08      	ble.n	80071dc <_strtod_l+0x77c>
 80071ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80071cc:	9907      	ldr	r1, [sp, #28]
 80071ce:	4620      	mov	r0, r4
 80071d0:	f001 fefc 	bl	8008fcc <__pow5mult>
 80071d4:	9007      	str	r0, [sp, #28]
 80071d6:	2800      	cmp	r0, #0
 80071d8:	f43f ae8e 	beq.w	8006ef8 <_strtod_l+0x498>
 80071dc:	2f00      	cmp	r7, #0
 80071de:	dd08      	ble.n	80071f2 <_strtod_l+0x792>
 80071e0:	9907      	ldr	r1, [sp, #28]
 80071e2:	463a      	mov	r2, r7
 80071e4:	4620      	mov	r0, r4
 80071e6:	f001 ff4b 	bl	8009080 <__lshift>
 80071ea:	9007      	str	r0, [sp, #28]
 80071ec:	2800      	cmp	r0, #0
 80071ee:	f43f ae83 	beq.w	8006ef8 <_strtod_l+0x498>
 80071f2:	f1b9 0f00 	cmp.w	r9, #0
 80071f6:	dd08      	ble.n	800720a <_strtod_l+0x7aa>
 80071f8:	4631      	mov	r1, r6
 80071fa:	464a      	mov	r2, r9
 80071fc:	4620      	mov	r0, r4
 80071fe:	f001 ff3f 	bl	8009080 <__lshift>
 8007202:	4606      	mov	r6, r0
 8007204:	2800      	cmp	r0, #0
 8007206:	f43f ae77 	beq.w	8006ef8 <_strtod_l+0x498>
 800720a:	9a07      	ldr	r2, [sp, #28]
 800720c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800720e:	4620      	mov	r0, r4
 8007210:	f001 ffbe 	bl	8009190 <__mdiff>
 8007214:	4605      	mov	r5, r0
 8007216:	2800      	cmp	r0, #0
 8007218:	f43f ae6e 	beq.w	8006ef8 <_strtod_l+0x498>
 800721c:	68c3      	ldr	r3, [r0, #12]
 800721e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007220:	2300      	movs	r3, #0
 8007222:	60c3      	str	r3, [r0, #12]
 8007224:	4631      	mov	r1, r6
 8007226:	f001 ff97 	bl	8009158 <__mcmp>
 800722a:	2800      	cmp	r0, #0
 800722c:	da65      	bge.n	80072fa <_strtod_l+0x89a>
 800722e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007230:	ea53 030a 	orrs.w	r3, r3, sl
 8007234:	f040 8087 	bne.w	8007346 <_strtod_l+0x8e6>
 8007238:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800723c:	2b00      	cmp	r3, #0
 800723e:	f040 8082 	bne.w	8007346 <_strtod_l+0x8e6>
 8007242:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007246:	0d1b      	lsrs	r3, r3, #20
 8007248:	051b      	lsls	r3, r3, #20
 800724a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800724e:	d97a      	bls.n	8007346 <_strtod_l+0x8e6>
 8007250:	696b      	ldr	r3, [r5, #20]
 8007252:	b913      	cbnz	r3, 800725a <_strtod_l+0x7fa>
 8007254:	692b      	ldr	r3, [r5, #16]
 8007256:	2b01      	cmp	r3, #1
 8007258:	dd75      	ble.n	8007346 <_strtod_l+0x8e6>
 800725a:	4629      	mov	r1, r5
 800725c:	2201      	movs	r2, #1
 800725e:	4620      	mov	r0, r4
 8007260:	f001 ff0e 	bl	8009080 <__lshift>
 8007264:	4631      	mov	r1, r6
 8007266:	4605      	mov	r5, r0
 8007268:	f001 ff76 	bl	8009158 <__mcmp>
 800726c:	2800      	cmp	r0, #0
 800726e:	dd6a      	ble.n	8007346 <_strtod_l+0x8e6>
 8007270:	9904      	ldr	r1, [sp, #16]
 8007272:	4a55      	ldr	r2, [pc, #340]	; (80073c8 <_strtod_l+0x968>)
 8007274:	465b      	mov	r3, fp
 8007276:	2900      	cmp	r1, #0
 8007278:	f000 8085 	beq.w	8007386 <_strtod_l+0x926>
 800727c:	ea02 010b 	and.w	r1, r2, fp
 8007280:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007284:	dc7f      	bgt.n	8007386 <_strtod_l+0x926>
 8007286:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800728a:	f77f aeaa 	ble.w	8006fe2 <_strtod_l+0x582>
 800728e:	4a4f      	ldr	r2, [pc, #316]	; (80073cc <_strtod_l+0x96c>)
 8007290:	2300      	movs	r3, #0
 8007292:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007296:	4650      	mov	r0, sl
 8007298:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800729c:	4659      	mov	r1, fp
 800729e:	f7f9 f9ab 	bl	80005f8 <__aeabi_dmul>
 80072a2:	460b      	mov	r3, r1
 80072a4:	4303      	orrs	r3, r0
 80072a6:	bf08      	it	eq
 80072a8:	2322      	moveq	r3, #34	; 0x22
 80072aa:	4682      	mov	sl, r0
 80072ac:	468b      	mov	fp, r1
 80072ae:	bf08      	it	eq
 80072b0:	6023      	streq	r3, [r4, #0]
 80072b2:	e62b      	b.n	8006f0c <_strtod_l+0x4ac>
 80072b4:	f04f 32ff 	mov.w	r2, #4294967295
 80072b8:	fa02 f303 	lsl.w	r3, r2, r3
 80072bc:	ea03 0a0a 	and.w	sl, r3, sl
 80072c0:	e6de      	b.n	8007080 <_strtod_l+0x620>
 80072c2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80072c6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80072ca:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80072ce:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80072d2:	fa01 f308 	lsl.w	r3, r1, r8
 80072d6:	930c      	str	r3, [sp, #48]	; 0x30
 80072d8:	9111      	str	r1, [sp, #68]	; 0x44
 80072da:	e741      	b.n	8007160 <_strtod_l+0x700>
 80072dc:	2300      	movs	r3, #0
 80072de:	930c      	str	r3, [sp, #48]	; 0x30
 80072e0:	2301      	movs	r3, #1
 80072e2:	9311      	str	r3, [sp, #68]	; 0x44
 80072e4:	e73c      	b.n	8007160 <_strtod_l+0x700>
 80072e6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80072e8:	4642      	mov	r2, r8
 80072ea:	4620      	mov	r0, r4
 80072ec:	f001 fec8 	bl	8009080 <__lshift>
 80072f0:	901e      	str	r0, [sp, #120]	; 0x78
 80072f2:	2800      	cmp	r0, #0
 80072f4:	f47f af66 	bne.w	80071c4 <_strtod_l+0x764>
 80072f8:	e5fe      	b.n	8006ef8 <_strtod_l+0x498>
 80072fa:	465f      	mov	r7, fp
 80072fc:	d16e      	bne.n	80073dc <_strtod_l+0x97c>
 80072fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007300:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007304:	b342      	cbz	r2, 8007358 <_strtod_l+0x8f8>
 8007306:	4a32      	ldr	r2, [pc, #200]	; (80073d0 <_strtod_l+0x970>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d128      	bne.n	800735e <_strtod_l+0x8fe>
 800730c:	9b04      	ldr	r3, [sp, #16]
 800730e:	4650      	mov	r0, sl
 8007310:	b1eb      	cbz	r3, 800734e <_strtod_l+0x8ee>
 8007312:	4a2d      	ldr	r2, [pc, #180]	; (80073c8 <_strtod_l+0x968>)
 8007314:	403a      	ands	r2, r7
 8007316:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800731a:	f04f 31ff 	mov.w	r1, #4294967295
 800731e:	d819      	bhi.n	8007354 <_strtod_l+0x8f4>
 8007320:	0d12      	lsrs	r2, r2, #20
 8007322:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007326:	fa01 f303 	lsl.w	r3, r1, r3
 800732a:	4298      	cmp	r0, r3
 800732c:	d117      	bne.n	800735e <_strtod_l+0x8fe>
 800732e:	4b29      	ldr	r3, [pc, #164]	; (80073d4 <_strtod_l+0x974>)
 8007330:	429f      	cmp	r7, r3
 8007332:	d102      	bne.n	800733a <_strtod_l+0x8da>
 8007334:	3001      	adds	r0, #1
 8007336:	f43f addf 	beq.w	8006ef8 <_strtod_l+0x498>
 800733a:	4b23      	ldr	r3, [pc, #140]	; (80073c8 <_strtod_l+0x968>)
 800733c:	403b      	ands	r3, r7
 800733e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007342:	f04f 0a00 	mov.w	sl, #0
 8007346:	9b04      	ldr	r3, [sp, #16]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1a0      	bne.n	800728e <_strtod_l+0x82e>
 800734c:	e5de      	b.n	8006f0c <_strtod_l+0x4ac>
 800734e:	f04f 33ff 	mov.w	r3, #4294967295
 8007352:	e7ea      	b.n	800732a <_strtod_l+0x8ca>
 8007354:	460b      	mov	r3, r1
 8007356:	e7e8      	b.n	800732a <_strtod_l+0x8ca>
 8007358:	ea53 030a 	orrs.w	r3, r3, sl
 800735c:	d088      	beq.n	8007270 <_strtod_l+0x810>
 800735e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007360:	b1db      	cbz	r3, 800739a <_strtod_l+0x93a>
 8007362:	423b      	tst	r3, r7
 8007364:	d0ef      	beq.n	8007346 <_strtod_l+0x8e6>
 8007366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007368:	9a04      	ldr	r2, [sp, #16]
 800736a:	4650      	mov	r0, sl
 800736c:	4659      	mov	r1, fp
 800736e:	b1c3      	cbz	r3, 80073a2 <_strtod_l+0x942>
 8007370:	f7ff fb58 	bl	8006a24 <sulp>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800737c:	f7f8 ff86 	bl	800028c <__adddf3>
 8007380:	4682      	mov	sl, r0
 8007382:	468b      	mov	fp, r1
 8007384:	e7df      	b.n	8007346 <_strtod_l+0x8e6>
 8007386:	4013      	ands	r3, r2
 8007388:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800738c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007390:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007394:	f04f 3aff 	mov.w	sl, #4294967295
 8007398:	e7d5      	b.n	8007346 <_strtod_l+0x8e6>
 800739a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800739c:	ea13 0f0a 	tst.w	r3, sl
 80073a0:	e7e0      	b.n	8007364 <_strtod_l+0x904>
 80073a2:	f7ff fb3f 	bl	8006a24 <sulp>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073ae:	f7f8 ff6b 	bl	8000288 <__aeabi_dsub>
 80073b2:	2200      	movs	r2, #0
 80073b4:	2300      	movs	r3, #0
 80073b6:	4682      	mov	sl, r0
 80073b8:	468b      	mov	fp, r1
 80073ba:	f7f9 fb85 	bl	8000ac8 <__aeabi_dcmpeq>
 80073be:	2800      	cmp	r0, #0
 80073c0:	d0c1      	beq.n	8007346 <_strtod_l+0x8e6>
 80073c2:	e60e      	b.n	8006fe2 <_strtod_l+0x582>
 80073c4:	fffffc02 	.word	0xfffffc02
 80073c8:	7ff00000 	.word	0x7ff00000
 80073cc:	39500000 	.word	0x39500000
 80073d0:	000fffff 	.word	0x000fffff
 80073d4:	7fefffff 	.word	0x7fefffff
 80073d8:	0800a5e0 	.word	0x0800a5e0
 80073dc:	4631      	mov	r1, r6
 80073de:	4628      	mov	r0, r5
 80073e0:	f002 f836 	bl	8009450 <__ratio>
 80073e4:	ec59 8b10 	vmov	r8, r9, d0
 80073e8:	ee10 0a10 	vmov	r0, s0
 80073ec:	2200      	movs	r2, #0
 80073ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073f2:	4649      	mov	r1, r9
 80073f4:	f7f9 fb7c 	bl	8000af0 <__aeabi_dcmple>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d07c      	beq.n	80074f6 <_strtod_l+0xa96>
 80073fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d04c      	beq.n	800749c <_strtod_l+0xa3c>
 8007402:	4b95      	ldr	r3, [pc, #596]	; (8007658 <_strtod_l+0xbf8>)
 8007404:	2200      	movs	r2, #0
 8007406:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800740a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007658 <_strtod_l+0xbf8>
 800740e:	f04f 0800 	mov.w	r8, #0
 8007412:	4b92      	ldr	r3, [pc, #584]	; (800765c <_strtod_l+0xbfc>)
 8007414:	403b      	ands	r3, r7
 8007416:	9311      	str	r3, [sp, #68]	; 0x44
 8007418:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800741a:	4b91      	ldr	r3, [pc, #580]	; (8007660 <_strtod_l+0xc00>)
 800741c:	429a      	cmp	r2, r3
 800741e:	f040 80b2 	bne.w	8007586 <_strtod_l+0xb26>
 8007422:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007426:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800742a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800742e:	ec4b ab10 	vmov	d0, sl, fp
 8007432:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007436:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800743a:	f001 ff31 	bl	80092a0 <__ulp>
 800743e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007442:	ec53 2b10 	vmov	r2, r3, d0
 8007446:	f7f9 f8d7 	bl	80005f8 <__aeabi_dmul>
 800744a:	4652      	mov	r2, sl
 800744c:	465b      	mov	r3, fp
 800744e:	f7f8 ff1d 	bl	800028c <__adddf3>
 8007452:	460b      	mov	r3, r1
 8007454:	4981      	ldr	r1, [pc, #516]	; (800765c <_strtod_l+0xbfc>)
 8007456:	4a83      	ldr	r2, [pc, #524]	; (8007664 <_strtod_l+0xc04>)
 8007458:	4019      	ands	r1, r3
 800745a:	4291      	cmp	r1, r2
 800745c:	4682      	mov	sl, r0
 800745e:	d95e      	bls.n	800751e <_strtod_l+0xabe>
 8007460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007462:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007466:	4293      	cmp	r3, r2
 8007468:	d103      	bne.n	8007472 <_strtod_l+0xa12>
 800746a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800746c:	3301      	adds	r3, #1
 800746e:	f43f ad43 	beq.w	8006ef8 <_strtod_l+0x498>
 8007472:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007670 <_strtod_l+0xc10>
 8007476:	f04f 3aff 	mov.w	sl, #4294967295
 800747a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800747c:	4620      	mov	r0, r4
 800747e:	f001 fbe3 	bl	8008c48 <_Bfree>
 8007482:	9907      	ldr	r1, [sp, #28]
 8007484:	4620      	mov	r0, r4
 8007486:	f001 fbdf 	bl	8008c48 <_Bfree>
 800748a:	4631      	mov	r1, r6
 800748c:	4620      	mov	r0, r4
 800748e:	f001 fbdb 	bl	8008c48 <_Bfree>
 8007492:	4629      	mov	r1, r5
 8007494:	4620      	mov	r0, r4
 8007496:	f001 fbd7 	bl	8008c48 <_Bfree>
 800749a:	e613      	b.n	80070c4 <_strtod_l+0x664>
 800749c:	f1ba 0f00 	cmp.w	sl, #0
 80074a0:	d11b      	bne.n	80074da <_strtod_l+0xa7a>
 80074a2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074a6:	b9f3      	cbnz	r3, 80074e6 <_strtod_l+0xa86>
 80074a8:	4b6b      	ldr	r3, [pc, #428]	; (8007658 <_strtod_l+0xbf8>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	4640      	mov	r0, r8
 80074ae:	4649      	mov	r1, r9
 80074b0:	f7f9 fb14 	bl	8000adc <__aeabi_dcmplt>
 80074b4:	b9d0      	cbnz	r0, 80074ec <_strtod_l+0xa8c>
 80074b6:	4640      	mov	r0, r8
 80074b8:	4649      	mov	r1, r9
 80074ba:	4b6b      	ldr	r3, [pc, #428]	; (8007668 <_strtod_l+0xc08>)
 80074bc:	2200      	movs	r2, #0
 80074be:	f7f9 f89b 	bl	80005f8 <__aeabi_dmul>
 80074c2:	4680      	mov	r8, r0
 80074c4:	4689      	mov	r9, r1
 80074c6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80074ca:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80074ce:	931b      	str	r3, [sp, #108]	; 0x6c
 80074d0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80074d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80074d8:	e79b      	b.n	8007412 <_strtod_l+0x9b2>
 80074da:	f1ba 0f01 	cmp.w	sl, #1
 80074de:	d102      	bne.n	80074e6 <_strtod_l+0xa86>
 80074e0:	2f00      	cmp	r7, #0
 80074e2:	f43f ad7e 	beq.w	8006fe2 <_strtod_l+0x582>
 80074e6:	4b61      	ldr	r3, [pc, #388]	; (800766c <_strtod_l+0xc0c>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	e78c      	b.n	8007406 <_strtod_l+0x9a6>
 80074ec:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007668 <_strtod_l+0xc08>
 80074f0:	f04f 0800 	mov.w	r8, #0
 80074f4:	e7e7      	b.n	80074c6 <_strtod_l+0xa66>
 80074f6:	4b5c      	ldr	r3, [pc, #368]	; (8007668 <_strtod_l+0xc08>)
 80074f8:	4640      	mov	r0, r8
 80074fa:	4649      	mov	r1, r9
 80074fc:	2200      	movs	r2, #0
 80074fe:	f7f9 f87b 	bl	80005f8 <__aeabi_dmul>
 8007502:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007504:	4680      	mov	r8, r0
 8007506:	4689      	mov	r9, r1
 8007508:	b933      	cbnz	r3, 8007518 <_strtod_l+0xab8>
 800750a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800750e:	9012      	str	r0, [sp, #72]	; 0x48
 8007510:	9313      	str	r3, [sp, #76]	; 0x4c
 8007512:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007516:	e7dd      	b.n	80074d4 <_strtod_l+0xa74>
 8007518:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800751c:	e7f9      	b.n	8007512 <_strtod_l+0xab2>
 800751e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007522:	9b04      	ldr	r3, [sp, #16]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d1a8      	bne.n	800747a <_strtod_l+0xa1a>
 8007528:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800752c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800752e:	0d1b      	lsrs	r3, r3, #20
 8007530:	051b      	lsls	r3, r3, #20
 8007532:	429a      	cmp	r2, r3
 8007534:	d1a1      	bne.n	800747a <_strtod_l+0xa1a>
 8007536:	4640      	mov	r0, r8
 8007538:	4649      	mov	r1, r9
 800753a:	f7f9 fbbd 	bl	8000cb8 <__aeabi_d2lz>
 800753e:	f7f9 f82d 	bl	800059c <__aeabi_l2d>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4640      	mov	r0, r8
 8007548:	4649      	mov	r1, r9
 800754a:	f7f8 fe9d 	bl	8000288 <__aeabi_dsub>
 800754e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007550:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007554:	ea43 030a 	orr.w	r3, r3, sl
 8007558:	4313      	orrs	r3, r2
 800755a:	4680      	mov	r8, r0
 800755c:	4689      	mov	r9, r1
 800755e:	d053      	beq.n	8007608 <_strtod_l+0xba8>
 8007560:	a335      	add	r3, pc, #212	; (adr r3, 8007638 <_strtod_l+0xbd8>)
 8007562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007566:	f7f9 fab9 	bl	8000adc <__aeabi_dcmplt>
 800756a:	2800      	cmp	r0, #0
 800756c:	f47f acce 	bne.w	8006f0c <_strtod_l+0x4ac>
 8007570:	a333      	add	r3, pc, #204	; (adr r3, 8007640 <_strtod_l+0xbe0>)
 8007572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007576:	4640      	mov	r0, r8
 8007578:	4649      	mov	r1, r9
 800757a:	f7f9 facd 	bl	8000b18 <__aeabi_dcmpgt>
 800757e:	2800      	cmp	r0, #0
 8007580:	f43f af7b 	beq.w	800747a <_strtod_l+0xa1a>
 8007584:	e4c2      	b.n	8006f0c <_strtod_l+0x4ac>
 8007586:	9b04      	ldr	r3, [sp, #16]
 8007588:	b333      	cbz	r3, 80075d8 <_strtod_l+0xb78>
 800758a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800758c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007590:	d822      	bhi.n	80075d8 <_strtod_l+0xb78>
 8007592:	a32d      	add	r3, pc, #180	; (adr r3, 8007648 <_strtod_l+0xbe8>)
 8007594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007598:	4640      	mov	r0, r8
 800759a:	4649      	mov	r1, r9
 800759c:	f7f9 faa8 	bl	8000af0 <__aeabi_dcmple>
 80075a0:	b1a0      	cbz	r0, 80075cc <_strtod_l+0xb6c>
 80075a2:	4649      	mov	r1, r9
 80075a4:	4640      	mov	r0, r8
 80075a6:	f7f9 faff 	bl	8000ba8 <__aeabi_d2uiz>
 80075aa:	2801      	cmp	r0, #1
 80075ac:	bf38      	it	cc
 80075ae:	2001      	movcc	r0, #1
 80075b0:	f7f8 ffa8 	bl	8000504 <__aeabi_ui2d>
 80075b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075b6:	4680      	mov	r8, r0
 80075b8:	4689      	mov	r9, r1
 80075ba:	bb13      	cbnz	r3, 8007602 <_strtod_l+0xba2>
 80075bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075c0:	9014      	str	r0, [sp, #80]	; 0x50
 80075c2:	9315      	str	r3, [sp, #84]	; 0x54
 80075c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80075c8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80075cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80075d0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80075d4:	1a9b      	subs	r3, r3, r2
 80075d6:	930d      	str	r3, [sp, #52]	; 0x34
 80075d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075dc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80075e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80075e4:	f001 fe5c 	bl	80092a0 <__ulp>
 80075e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075ec:	ec53 2b10 	vmov	r2, r3, d0
 80075f0:	f7f9 f802 	bl	80005f8 <__aeabi_dmul>
 80075f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80075f8:	f7f8 fe48 	bl	800028c <__adddf3>
 80075fc:	4682      	mov	sl, r0
 80075fe:	468b      	mov	fp, r1
 8007600:	e78f      	b.n	8007522 <_strtod_l+0xac2>
 8007602:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007606:	e7dd      	b.n	80075c4 <_strtod_l+0xb64>
 8007608:	a311      	add	r3, pc, #68	; (adr r3, 8007650 <_strtod_l+0xbf0>)
 800760a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760e:	f7f9 fa65 	bl	8000adc <__aeabi_dcmplt>
 8007612:	e7b4      	b.n	800757e <_strtod_l+0xb1e>
 8007614:	2300      	movs	r3, #0
 8007616:	930e      	str	r3, [sp, #56]	; 0x38
 8007618:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800761a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800761c:	6013      	str	r3, [r2, #0]
 800761e:	f7ff ba65 	b.w	8006aec <_strtod_l+0x8c>
 8007622:	2b65      	cmp	r3, #101	; 0x65
 8007624:	f43f ab5d 	beq.w	8006ce2 <_strtod_l+0x282>
 8007628:	2b45      	cmp	r3, #69	; 0x45
 800762a:	f43f ab5a 	beq.w	8006ce2 <_strtod_l+0x282>
 800762e:	2201      	movs	r2, #1
 8007630:	f7ff bb92 	b.w	8006d58 <_strtod_l+0x2f8>
 8007634:	f3af 8000 	nop.w
 8007638:	94a03595 	.word	0x94a03595
 800763c:	3fdfffff 	.word	0x3fdfffff
 8007640:	35afe535 	.word	0x35afe535
 8007644:	3fe00000 	.word	0x3fe00000
 8007648:	ffc00000 	.word	0xffc00000
 800764c:	41dfffff 	.word	0x41dfffff
 8007650:	94a03595 	.word	0x94a03595
 8007654:	3fcfffff 	.word	0x3fcfffff
 8007658:	3ff00000 	.word	0x3ff00000
 800765c:	7ff00000 	.word	0x7ff00000
 8007660:	7fe00000 	.word	0x7fe00000
 8007664:	7c9fffff 	.word	0x7c9fffff
 8007668:	3fe00000 	.word	0x3fe00000
 800766c:	bff00000 	.word	0xbff00000
 8007670:	7fefffff 	.word	0x7fefffff

08007674 <_strtod_r>:
 8007674:	4b01      	ldr	r3, [pc, #4]	; (800767c <_strtod_r+0x8>)
 8007676:	f7ff b9f3 	b.w	8006a60 <_strtod_l>
 800767a:	bf00      	nop
 800767c:	20003020 	.word	0x20003020

08007680 <_strtol_l.isra.0>:
 8007680:	2b01      	cmp	r3, #1
 8007682:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007686:	d001      	beq.n	800768c <_strtol_l.isra.0+0xc>
 8007688:	2b24      	cmp	r3, #36	; 0x24
 800768a:	d906      	bls.n	800769a <_strtol_l.isra.0+0x1a>
 800768c:	f7fe faf8 	bl	8005c80 <__errno>
 8007690:	2316      	movs	r3, #22
 8007692:	6003      	str	r3, [r0, #0]
 8007694:	2000      	movs	r0, #0
 8007696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800769a:	4f3a      	ldr	r7, [pc, #232]	; (8007784 <_strtol_l.isra.0+0x104>)
 800769c:	468e      	mov	lr, r1
 800769e:	4676      	mov	r6, lr
 80076a0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80076a4:	5de5      	ldrb	r5, [r4, r7]
 80076a6:	f015 0508 	ands.w	r5, r5, #8
 80076aa:	d1f8      	bne.n	800769e <_strtol_l.isra.0+0x1e>
 80076ac:	2c2d      	cmp	r4, #45	; 0x2d
 80076ae:	d134      	bne.n	800771a <_strtol_l.isra.0+0x9a>
 80076b0:	f89e 4000 	ldrb.w	r4, [lr]
 80076b4:	f04f 0801 	mov.w	r8, #1
 80076b8:	f106 0e02 	add.w	lr, r6, #2
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d05c      	beq.n	800777a <_strtol_l.isra.0+0xfa>
 80076c0:	2b10      	cmp	r3, #16
 80076c2:	d10c      	bne.n	80076de <_strtol_l.isra.0+0x5e>
 80076c4:	2c30      	cmp	r4, #48	; 0x30
 80076c6:	d10a      	bne.n	80076de <_strtol_l.isra.0+0x5e>
 80076c8:	f89e 4000 	ldrb.w	r4, [lr]
 80076cc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80076d0:	2c58      	cmp	r4, #88	; 0x58
 80076d2:	d14d      	bne.n	8007770 <_strtol_l.isra.0+0xf0>
 80076d4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80076d8:	2310      	movs	r3, #16
 80076da:	f10e 0e02 	add.w	lr, lr, #2
 80076de:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80076e2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80076e6:	2600      	movs	r6, #0
 80076e8:	fbbc f9f3 	udiv	r9, ip, r3
 80076ec:	4635      	mov	r5, r6
 80076ee:	fb03 ca19 	mls	sl, r3, r9, ip
 80076f2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80076f6:	2f09      	cmp	r7, #9
 80076f8:	d818      	bhi.n	800772c <_strtol_l.isra.0+0xac>
 80076fa:	463c      	mov	r4, r7
 80076fc:	42a3      	cmp	r3, r4
 80076fe:	dd24      	ble.n	800774a <_strtol_l.isra.0+0xca>
 8007700:	2e00      	cmp	r6, #0
 8007702:	db1f      	blt.n	8007744 <_strtol_l.isra.0+0xc4>
 8007704:	45a9      	cmp	r9, r5
 8007706:	d31d      	bcc.n	8007744 <_strtol_l.isra.0+0xc4>
 8007708:	d101      	bne.n	800770e <_strtol_l.isra.0+0x8e>
 800770a:	45a2      	cmp	sl, r4
 800770c:	db1a      	blt.n	8007744 <_strtol_l.isra.0+0xc4>
 800770e:	fb05 4503 	mla	r5, r5, r3, r4
 8007712:	2601      	movs	r6, #1
 8007714:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007718:	e7eb      	b.n	80076f2 <_strtol_l.isra.0+0x72>
 800771a:	2c2b      	cmp	r4, #43	; 0x2b
 800771c:	bf08      	it	eq
 800771e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007722:	46a8      	mov	r8, r5
 8007724:	bf08      	it	eq
 8007726:	f106 0e02 	addeq.w	lr, r6, #2
 800772a:	e7c7      	b.n	80076bc <_strtol_l.isra.0+0x3c>
 800772c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007730:	2f19      	cmp	r7, #25
 8007732:	d801      	bhi.n	8007738 <_strtol_l.isra.0+0xb8>
 8007734:	3c37      	subs	r4, #55	; 0x37
 8007736:	e7e1      	b.n	80076fc <_strtol_l.isra.0+0x7c>
 8007738:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800773c:	2f19      	cmp	r7, #25
 800773e:	d804      	bhi.n	800774a <_strtol_l.isra.0+0xca>
 8007740:	3c57      	subs	r4, #87	; 0x57
 8007742:	e7db      	b.n	80076fc <_strtol_l.isra.0+0x7c>
 8007744:	f04f 36ff 	mov.w	r6, #4294967295
 8007748:	e7e4      	b.n	8007714 <_strtol_l.isra.0+0x94>
 800774a:	2e00      	cmp	r6, #0
 800774c:	da05      	bge.n	800775a <_strtol_l.isra.0+0xda>
 800774e:	2322      	movs	r3, #34	; 0x22
 8007750:	6003      	str	r3, [r0, #0]
 8007752:	4665      	mov	r5, ip
 8007754:	b942      	cbnz	r2, 8007768 <_strtol_l.isra.0+0xe8>
 8007756:	4628      	mov	r0, r5
 8007758:	e79d      	b.n	8007696 <_strtol_l.isra.0+0x16>
 800775a:	f1b8 0f00 	cmp.w	r8, #0
 800775e:	d000      	beq.n	8007762 <_strtol_l.isra.0+0xe2>
 8007760:	426d      	negs	r5, r5
 8007762:	2a00      	cmp	r2, #0
 8007764:	d0f7      	beq.n	8007756 <_strtol_l.isra.0+0xd6>
 8007766:	b10e      	cbz	r6, 800776c <_strtol_l.isra.0+0xec>
 8007768:	f10e 31ff 	add.w	r1, lr, #4294967295
 800776c:	6011      	str	r1, [r2, #0]
 800776e:	e7f2      	b.n	8007756 <_strtol_l.isra.0+0xd6>
 8007770:	2430      	movs	r4, #48	; 0x30
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1b3      	bne.n	80076de <_strtol_l.isra.0+0x5e>
 8007776:	2308      	movs	r3, #8
 8007778:	e7b1      	b.n	80076de <_strtol_l.isra.0+0x5e>
 800777a:	2c30      	cmp	r4, #48	; 0x30
 800777c:	d0a4      	beq.n	80076c8 <_strtol_l.isra.0+0x48>
 800777e:	230a      	movs	r3, #10
 8007780:	e7ad      	b.n	80076de <_strtol_l.isra.0+0x5e>
 8007782:	bf00      	nop
 8007784:	0800a609 	.word	0x0800a609

08007788 <_strtol_r>:
 8007788:	f7ff bf7a 	b.w	8007680 <_strtol_l.isra.0>

0800778c <strtol>:
 800778c:	4613      	mov	r3, r2
 800778e:	460a      	mov	r2, r1
 8007790:	4601      	mov	r1, r0
 8007792:	4802      	ldr	r0, [pc, #8]	; (800779c <strtol+0x10>)
 8007794:	6800      	ldr	r0, [r0, #0]
 8007796:	f7ff bf73 	b.w	8007680 <_strtol_l.isra.0>
 800779a:	bf00      	nop
 800779c:	20002fb8 	.word	0x20002fb8

080077a0 <quorem>:
 80077a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a4:	6903      	ldr	r3, [r0, #16]
 80077a6:	690c      	ldr	r4, [r1, #16]
 80077a8:	42a3      	cmp	r3, r4
 80077aa:	4607      	mov	r7, r0
 80077ac:	f2c0 8081 	blt.w	80078b2 <quorem+0x112>
 80077b0:	3c01      	subs	r4, #1
 80077b2:	f101 0814 	add.w	r8, r1, #20
 80077b6:	f100 0514 	add.w	r5, r0, #20
 80077ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077be:	9301      	str	r3, [sp, #4]
 80077c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077c8:	3301      	adds	r3, #1
 80077ca:	429a      	cmp	r2, r3
 80077cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80077d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80077d8:	d331      	bcc.n	800783e <quorem+0x9e>
 80077da:	f04f 0e00 	mov.w	lr, #0
 80077de:	4640      	mov	r0, r8
 80077e0:	46ac      	mov	ip, r5
 80077e2:	46f2      	mov	sl, lr
 80077e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80077e8:	b293      	uxth	r3, r2
 80077ea:	fb06 e303 	mla	r3, r6, r3, lr
 80077ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	ebaa 0303 	sub.w	r3, sl, r3
 80077f8:	0c12      	lsrs	r2, r2, #16
 80077fa:	f8dc a000 	ldr.w	sl, [ip]
 80077fe:	fb06 e202 	mla	r2, r6, r2, lr
 8007802:	fa13 f38a 	uxtah	r3, r3, sl
 8007806:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800780a:	fa1f fa82 	uxth.w	sl, r2
 800780e:	f8dc 2000 	ldr.w	r2, [ip]
 8007812:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007816:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800781a:	b29b      	uxth	r3, r3
 800781c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007820:	4581      	cmp	r9, r0
 8007822:	f84c 3b04 	str.w	r3, [ip], #4
 8007826:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800782a:	d2db      	bcs.n	80077e4 <quorem+0x44>
 800782c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007830:	b92b      	cbnz	r3, 800783e <quorem+0x9e>
 8007832:	9b01      	ldr	r3, [sp, #4]
 8007834:	3b04      	subs	r3, #4
 8007836:	429d      	cmp	r5, r3
 8007838:	461a      	mov	r2, r3
 800783a:	d32e      	bcc.n	800789a <quorem+0xfa>
 800783c:	613c      	str	r4, [r7, #16]
 800783e:	4638      	mov	r0, r7
 8007840:	f001 fc8a 	bl	8009158 <__mcmp>
 8007844:	2800      	cmp	r0, #0
 8007846:	db24      	blt.n	8007892 <quorem+0xf2>
 8007848:	3601      	adds	r6, #1
 800784a:	4628      	mov	r0, r5
 800784c:	f04f 0c00 	mov.w	ip, #0
 8007850:	f858 2b04 	ldr.w	r2, [r8], #4
 8007854:	f8d0 e000 	ldr.w	lr, [r0]
 8007858:	b293      	uxth	r3, r2
 800785a:	ebac 0303 	sub.w	r3, ip, r3
 800785e:	0c12      	lsrs	r2, r2, #16
 8007860:	fa13 f38e 	uxtah	r3, r3, lr
 8007864:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007868:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800786c:	b29b      	uxth	r3, r3
 800786e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007872:	45c1      	cmp	r9, r8
 8007874:	f840 3b04 	str.w	r3, [r0], #4
 8007878:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800787c:	d2e8      	bcs.n	8007850 <quorem+0xb0>
 800787e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007882:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007886:	b922      	cbnz	r2, 8007892 <quorem+0xf2>
 8007888:	3b04      	subs	r3, #4
 800788a:	429d      	cmp	r5, r3
 800788c:	461a      	mov	r2, r3
 800788e:	d30a      	bcc.n	80078a6 <quorem+0x106>
 8007890:	613c      	str	r4, [r7, #16]
 8007892:	4630      	mov	r0, r6
 8007894:	b003      	add	sp, #12
 8007896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800789a:	6812      	ldr	r2, [r2, #0]
 800789c:	3b04      	subs	r3, #4
 800789e:	2a00      	cmp	r2, #0
 80078a0:	d1cc      	bne.n	800783c <quorem+0x9c>
 80078a2:	3c01      	subs	r4, #1
 80078a4:	e7c7      	b.n	8007836 <quorem+0x96>
 80078a6:	6812      	ldr	r2, [r2, #0]
 80078a8:	3b04      	subs	r3, #4
 80078aa:	2a00      	cmp	r2, #0
 80078ac:	d1f0      	bne.n	8007890 <quorem+0xf0>
 80078ae:	3c01      	subs	r4, #1
 80078b0:	e7eb      	b.n	800788a <quorem+0xea>
 80078b2:	2000      	movs	r0, #0
 80078b4:	e7ee      	b.n	8007894 <quorem+0xf4>
	...

080078b8 <_dtoa_r>:
 80078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	ed2d 8b02 	vpush	{d8}
 80078c0:	ec57 6b10 	vmov	r6, r7, d0
 80078c4:	b095      	sub	sp, #84	; 0x54
 80078c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80078cc:	9105      	str	r1, [sp, #20]
 80078ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80078d2:	4604      	mov	r4, r0
 80078d4:	9209      	str	r2, [sp, #36]	; 0x24
 80078d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80078d8:	b975      	cbnz	r5, 80078f8 <_dtoa_r+0x40>
 80078da:	2010      	movs	r0, #16
 80078dc:	f001 f94c 	bl	8008b78 <malloc>
 80078e0:	4602      	mov	r2, r0
 80078e2:	6260      	str	r0, [r4, #36]	; 0x24
 80078e4:	b920      	cbnz	r0, 80078f0 <_dtoa_r+0x38>
 80078e6:	4bb2      	ldr	r3, [pc, #712]	; (8007bb0 <_dtoa_r+0x2f8>)
 80078e8:	21ea      	movs	r1, #234	; 0xea
 80078ea:	48b2      	ldr	r0, [pc, #712]	; (8007bb4 <_dtoa_r+0x2fc>)
 80078ec:	f002 f874 	bl	80099d8 <__assert_func>
 80078f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078f4:	6005      	str	r5, [r0, #0]
 80078f6:	60c5      	str	r5, [r0, #12]
 80078f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078fa:	6819      	ldr	r1, [r3, #0]
 80078fc:	b151      	cbz	r1, 8007914 <_dtoa_r+0x5c>
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	604a      	str	r2, [r1, #4]
 8007902:	2301      	movs	r3, #1
 8007904:	4093      	lsls	r3, r2
 8007906:	608b      	str	r3, [r1, #8]
 8007908:	4620      	mov	r0, r4
 800790a:	f001 f99d 	bl	8008c48 <_Bfree>
 800790e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007910:	2200      	movs	r2, #0
 8007912:	601a      	str	r2, [r3, #0]
 8007914:	1e3b      	subs	r3, r7, #0
 8007916:	bfb9      	ittee	lt
 8007918:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800791c:	9303      	strlt	r3, [sp, #12]
 800791e:	2300      	movge	r3, #0
 8007920:	f8c8 3000 	strge.w	r3, [r8]
 8007924:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007928:	4ba3      	ldr	r3, [pc, #652]	; (8007bb8 <_dtoa_r+0x300>)
 800792a:	bfbc      	itt	lt
 800792c:	2201      	movlt	r2, #1
 800792e:	f8c8 2000 	strlt.w	r2, [r8]
 8007932:	ea33 0309 	bics.w	r3, r3, r9
 8007936:	d11b      	bne.n	8007970 <_dtoa_r+0xb8>
 8007938:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800793a:	f242 730f 	movw	r3, #9999	; 0x270f
 800793e:	6013      	str	r3, [r2, #0]
 8007940:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007944:	4333      	orrs	r3, r6
 8007946:	f000 857a 	beq.w	800843e <_dtoa_r+0xb86>
 800794a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800794c:	b963      	cbnz	r3, 8007968 <_dtoa_r+0xb0>
 800794e:	4b9b      	ldr	r3, [pc, #620]	; (8007bbc <_dtoa_r+0x304>)
 8007950:	e024      	b.n	800799c <_dtoa_r+0xe4>
 8007952:	4b9b      	ldr	r3, [pc, #620]	; (8007bc0 <_dtoa_r+0x308>)
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	3308      	adds	r3, #8
 8007958:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800795a:	6013      	str	r3, [r2, #0]
 800795c:	9800      	ldr	r0, [sp, #0]
 800795e:	b015      	add	sp, #84	; 0x54
 8007960:	ecbd 8b02 	vpop	{d8}
 8007964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007968:	4b94      	ldr	r3, [pc, #592]	; (8007bbc <_dtoa_r+0x304>)
 800796a:	9300      	str	r3, [sp, #0]
 800796c:	3303      	adds	r3, #3
 800796e:	e7f3      	b.n	8007958 <_dtoa_r+0xa0>
 8007970:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007974:	2200      	movs	r2, #0
 8007976:	ec51 0b17 	vmov	r0, r1, d7
 800797a:	2300      	movs	r3, #0
 800797c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007980:	f7f9 f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007984:	4680      	mov	r8, r0
 8007986:	b158      	cbz	r0, 80079a0 <_dtoa_r+0xe8>
 8007988:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800798a:	2301      	movs	r3, #1
 800798c:	6013      	str	r3, [r2, #0]
 800798e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007990:	2b00      	cmp	r3, #0
 8007992:	f000 8551 	beq.w	8008438 <_dtoa_r+0xb80>
 8007996:	488b      	ldr	r0, [pc, #556]	; (8007bc4 <_dtoa_r+0x30c>)
 8007998:	6018      	str	r0, [r3, #0]
 800799a:	1e43      	subs	r3, r0, #1
 800799c:	9300      	str	r3, [sp, #0]
 800799e:	e7dd      	b.n	800795c <_dtoa_r+0xa4>
 80079a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80079a4:	aa12      	add	r2, sp, #72	; 0x48
 80079a6:	a913      	add	r1, sp, #76	; 0x4c
 80079a8:	4620      	mov	r0, r4
 80079aa:	f001 fcf5 	bl	8009398 <__d2b>
 80079ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079b2:	4683      	mov	fp, r0
 80079b4:	2d00      	cmp	r5, #0
 80079b6:	d07c      	beq.n	8007ab2 <_dtoa_r+0x1fa>
 80079b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80079be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80079c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80079ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80079ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079d2:	4b7d      	ldr	r3, [pc, #500]	; (8007bc8 <_dtoa_r+0x310>)
 80079d4:	2200      	movs	r2, #0
 80079d6:	4630      	mov	r0, r6
 80079d8:	4639      	mov	r1, r7
 80079da:	f7f8 fc55 	bl	8000288 <__aeabi_dsub>
 80079de:	a36e      	add	r3, pc, #440	; (adr r3, 8007b98 <_dtoa_r+0x2e0>)
 80079e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e4:	f7f8 fe08 	bl	80005f8 <__aeabi_dmul>
 80079e8:	a36d      	add	r3, pc, #436	; (adr r3, 8007ba0 <_dtoa_r+0x2e8>)
 80079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ee:	f7f8 fc4d 	bl	800028c <__adddf3>
 80079f2:	4606      	mov	r6, r0
 80079f4:	4628      	mov	r0, r5
 80079f6:	460f      	mov	r7, r1
 80079f8:	f7f8 fd94 	bl	8000524 <__aeabi_i2d>
 80079fc:	a36a      	add	r3, pc, #424	; (adr r3, 8007ba8 <_dtoa_r+0x2f0>)
 80079fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a02:	f7f8 fdf9 	bl	80005f8 <__aeabi_dmul>
 8007a06:	4602      	mov	r2, r0
 8007a08:	460b      	mov	r3, r1
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	4639      	mov	r1, r7
 8007a0e:	f7f8 fc3d 	bl	800028c <__adddf3>
 8007a12:	4606      	mov	r6, r0
 8007a14:	460f      	mov	r7, r1
 8007a16:	f7f9 f89f 	bl	8000b58 <__aeabi_d2iz>
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	4682      	mov	sl, r0
 8007a1e:	2300      	movs	r3, #0
 8007a20:	4630      	mov	r0, r6
 8007a22:	4639      	mov	r1, r7
 8007a24:	f7f9 f85a 	bl	8000adc <__aeabi_dcmplt>
 8007a28:	b148      	cbz	r0, 8007a3e <_dtoa_r+0x186>
 8007a2a:	4650      	mov	r0, sl
 8007a2c:	f7f8 fd7a 	bl	8000524 <__aeabi_i2d>
 8007a30:	4632      	mov	r2, r6
 8007a32:	463b      	mov	r3, r7
 8007a34:	f7f9 f848 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a38:	b908      	cbnz	r0, 8007a3e <_dtoa_r+0x186>
 8007a3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a3e:	f1ba 0f16 	cmp.w	sl, #22
 8007a42:	d854      	bhi.n	8007aee <_dtoa_r+0x236>
 8007a44:	4b61      	ldr	r3, [pc, #388]	; (8007bcc <_dtoa_r+0x314>)
 8007a46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a52:	f7f9 f843 	bl	8000adc <__aeabi_dcmplt>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	d04b      	beq.n	8007af2 <_dtoa_r+0x23a>
 8007a5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a5e:	2300      	movs	r3, #0
 8007a60:	930e      	str	r3, [sp, #56]	; 0x38
 8007a62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a64:	1b5d      	subs	r5, r3, r5
 8007a66:	1e6b      	subs	r3, r5, #1
 8007a68:	9304      	str	r3, [sp, #16]
 8007a6a:	bf43      	ittte	mi
 8007a6c:	2300      	movmi	r3, #0
 8007a6e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007a72:	9304      	strmi	r3, [sp, #16]
 8007a74:	f04f 0800 	movpl.w	r8, #0
 8007a78:	f1ba 0f00 	cmp.w	sl, #0
 8007a7c:	db3b      	blt.n	8007af6 <_dtoa_r+0x23e>
 8007a7e:	9b04      	ldr	r3, [sp, #16]
 8007a80:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007a84:	4453      	add	r3, sl
 8007a86:	9304      	str	r3, [sp, #16]
 8007a88:	2300      	movs	r3, #0
 8007a8a:	9306      	str	r3, [sp, #24]
 8007a8c:	9b05      	ldr	r3, [sp, #20]
 8007a8e:	2b09      	cmp	r3, #9
 8007a90:	d869      	bhi.n	8007b66 <_dtoa_r+0x2ae>
 8007a92:	2b05      	cmp	r3, #5
 8007a94:	bfc4      	itt	gt
 8007a96:	3b04      	subgt	r3, #4
 8007a98:	9305      	strgt	r3, [sp, #20]
 8007a9a:	9b05      	ldr	r3, [sp, #20]
 8007a9c:	f1a3 0302 	sub.w	r3, r3, #2
 8007aa0:	bfcc      	ite	gt
 8007aa2:	2500      	movgt	r5, #0
 8007aa4:	2501      	movle	r5, #1
 8007aa6:	2b03      	cmp	r3, #3
 8007aa8:	d869      	bhi.n	8007b7e <_dtoa_r+0x2c6>
 8007aaa:	e8df f003 	tbb	[pc, r3]
 8007aae:	4e2c      	.short	0x4e2c
 8007ab0:	5a4c      	.short	0x5a4c
 8007ab2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007ab6:	441d      	add	r5, r3
 8007ab8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007abc:	2b20      	cmp	r3, #32
 8007abe:	bfc1      	itttt	gt
 8007ac0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007ac4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007ac8:	fa09 f303 	lslgt.w	r3, r9, r3
 8007acc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007ad0:	bfda      	itte	le
 8007ad2:	f1c3 0320 	rsble	r3, r3, #32
 8007ad6:	fa06 f003 	lslle.w	r0, r6, r3
 8007ada:	4318      	orrgt	r0, r3
 8007adc:	f7f8 fd12 	bl	8000504 <__aeabi_ui2d>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007ae8:	3d01      	subs	r5, #1
 8007aea:	9310      	str	r3, [sp, #64]	; 0x40
 8007aec:	e771      	b.n	80079d2 <_dtoa_r+0x11a>
 8007aee:	2301      	movs	r3, #1
 8007af0:	e7b6      	b.n	8007a60 <_dtoa_r+0x1a8>
 8007af2:	900e      	str	r0, [sp, #56]	; 0x38
 8007af4:	e7b5      	b.n	8007a62 <_dtoa_r+0x1aa>
 8007af6:	f1ca 0300 	rsb	r3, sl, #0
 8007afa:	9306      	str	r3, [sp, #24]
 8007afc:	2300      	movs	r3, #0
 8007afe:	eba8 080a 	sub.w	r8, r8, sl
 8007b02:	930d      	str	r3, [sp, #52]	; 0x34
 8007b04:	e7c2      	b.n	8007a8c <_dtoa_r+0x1d4>
 8007b06:	2300      	movs	r3, #0
 8007b08:	9308      	str	r3, [sp, #32]
 8007b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	dc39      	bgt.n	8007b84 <_dtoa_r+0x2cc>
 8007b10:	f04f 0901 	mov.w	r9, #1
 8007b14:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b18:	464b      	mov	r3, r9
 8007b1a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007b1e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007b20:	2200      	movs	r2, #0
 8007b22:	6042      	str	r2, [r0, #4]
 8007b24:	2204      	movs	r2, #4
 8007b26:	f102 0614 	add.w	r6, r2, #20
 8007b2a:	429e      	cmp	r6, r3
 8007b2c:	6841      	ldr	r1, [r0, #4]
 8007b2e:	d92f      	bls.n	8007b90 <_dtoa_r+0x2d8>
 8007b30:	4620      	mov	r0, r4
 8007b32:	f001 f849 	bl	8008bc8 <_Balloc>
 8007b36:	9000      	str	r0, [sp, #0]
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d14b      	bne.n	8007bd4 <_dtoa_r+0x31c>
 8007b3c:	4b24      	ldr	r3, [pc, #144]	; (8007bd0 <_dtoa_r+0x318>)
 8007b3e:	4602      	mov	r2, r0
 8007b40:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b44:	e6d1      	b.n	80078ea <_dtoa_r+0x32>
 8007b46:	2301      	movs	r3, #1
 8007b48:	e7de      	b.n	8007b08 <_dtoa_r+0x250>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	9308      	str	r3, [sp, #32]
 8007b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b50:	eb0a 0903 	add.w	r9, sl, r3
 8007b54:	f109 0301 	add.w	r3, r9, #1
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	9301      	str	r3, [sp, #4]
 8007b5c:	bfb8      	it	lt
 8007b5e:	2301      	movlt	r3, #1
 8007b60:	e7dd      	b.n	8007b1e <_dtoa_r+0x266>
 8007b62:	2301      	movs	r3, #1
 8007b64:	e7f2      	b.n	8007b4c <_dtoa_r+0x294>
 8007b66:	2501      	movs	r5, #1
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9305      	str	r3, [sp, #20]
 8007b6c:	9508      	str	r5, [sp, #32]
 8007b6e:	f04f 39ff 	mov.w	r9, #4294967295
 8007b72:	2200      	movs	r2, #0
 8007b74:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b78:	2312      	movs	r3, #18
 8007b7a:	9209      	str	r2, [sp, #36]	; 0x24
 8007b7c:	e7cf      	b.n	8007b1e <_dtoa_r+0x266>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	9308      	str	r3, [sp, #32]
 8007b82:	e7f4      	b.n	8007b6e <_dtoa_r+0x2b6>
 8007b84:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007b88:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b8c:	464b      	mov	r3, r9
 8007b8e:	e7c6      	b.n	8007b1e <_dtoa_r+0x266>
 8007b90:	3101      	adds	r1, #1
 8007b92:	6041      	str	r1, [r0, #4]
 8007b94:	0052      	lsls	r2, r2, #1
 8007b96:	e7c6      	b.n	8007b26 <_dtoa_r+0x26e>
 8007b98:	636f4361 	.word	0x636f4361
 8007b9c:	3fd287a7 	.word	0x3fd287a7
 8007ba0:	8b60c8b3 	.word	0x8b60c8b3
 8007ba4:	3fc68a28 	.word	0x3fc68a28
 8007ba8:	509f79fb 	.word	0x509f79fb
 8007bac:	3fd34413 	.word	0x3fd34413
 8007bb0:	0800a716 	.word	0x0800a716
 8007bb4:	0800a72d 	.word	0x0800a72d
 8007bb8:	7ff00000 	.word	0x7ff00000
 8007bbc:	0800a712 	.word	0x0800a712
 8007bc0:	0800a709 	.word	0x0800a709
 8007bc4:	0800a58d 	.word	0x0800a58d
 8007bc8:	3ff80000 	.word	0x3ff80000
 8007bcc:	0800a8a8 	.word	0x0800a8a8
 8007bd0:	0800a78c 	.word	0x0800a78c
 8007bd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bd6:	9a00      	ldr	r2, [sp, #0]
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	9b01      	ldr	r3, [sp, #4]
 8007bdc:	2b0e      	cmp	r3, #14
 8007bde:	f200 80ad 	bhi.w	8007d3c <_dtoa_r+0x484>
 8007be2:	2d00      	cmp	r5, #0
 8007be4:	f000 80aa 	beq.w	8007d3c <_dtoa_r+0x484>
 8007be8:	f1ba 0f00 	cmp.w	sl, #0
 8007bec:	dd36      	ble.n	8007c5c <_dtoa_r+0x3a4>
 8007bee:	4ac3      	ldr	r2, [pc, #780]	; (8007efc <_dtoa_r+0x644>)
 8007bf0:	f00a 030f 	and.w	r3, sl, #15
 8007bf4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bf8:	ed93 7b00 	vldr	d7, [r3]
 8007bfc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007c00:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007c04:	eeb0 8a47 	vmov.f32	s16, s14
 8007c08:	eef0 8a67 	vmov.f32	s17, s15
 8007c0c:	d016      	beq.n	8007c3c <_dtoa_r+0x384>
 8007c0e:	4bbc      	ldr	r3, [pc, #752]	; (8007f00 <_dtoa_r+0x648>)
 8007c10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c18:	f7f8 fe18 	bl	800084c <__aeabi_ddiv>
 8007c1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c20:	f007 070f 	and.w	r7, r7, #15
 8007c24:	2503      	movs	r5, #3
 8007c26:	4eb6      	ldr	r6, [pc, #728]	; (8007f00 <_dtoa_r+0x648>)
 8007c28:	b957      	cbnz	r7, 8007c40 <_dtoa_r+0x388>
 8007c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c2e:	ec53 2b18 	vmov	r2, r3, d8
 8007c32:	f7f8 fe0b 	bl	800084c <__aeabi_ddiv>
 8007c36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c3a:	e029      	b.n	8007c90 <_dtoa_r+0x3d8>
 8007c3c:	2502      	movs	r5, #2
 8007c3e:	e7f2      	b.n	8007c26 <_dtoa_r+0x36e>
 8007c40:	07f9      	lsls	r1, r7, #31
 8007c42:	d508      	bpl.n	8007c56 <_dtoa_r+0x39e>
 8007c44:	ec51 0b18 	vmov	r0, r1, d8
 8007c48:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c4c:	f7f8 fcd4 	bl	80005f8 <__aeabi_dmul>
 8007c50:	ec41 0b18 	vmov	d8, r0, r1
 8007c54:	3501      	adds	r5, #1
 8007c56:	107f      	asrs	r7, r7, #1
 8007c58:	3608      	adds	r6, #8
 8007c5a:	e7e5      	b.n	8007c28 <_dtoa_r+0x370>
 8007c5c:	f000 80a6 	beq.w	8007dac <_dtoa_r+0x4f4>
 8007c60:	f1ca 0600 	rsb	r6, sl, #0
 8007c64:	4ba5      	ldr	r3, [pc, #660]	; (8007efc <_dtoa_r+0x644>)
 8007c66:	4fa6      	ldr	r7, [pc, #664]	; (8007f00 <_dtoa_r+0x648>)
 8007c68:	f006 020f 	and.w	r2, r6, #15
 8007c6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c78:	f7f8 fcbe 	bl	80005f8 <__aeabi_dmul>
 8007c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c80:	1136      	asrs	r6, r6, #4
 8007c82:	2300      	movs	r3, #0
 8007c84:	2502      	movs	r5, #2
 8007c86:	2e00      	cmp	r6, #0
 8007c88:	f040 8085 	bne.w	8007d96 <_dtoa_r+0x4de>
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1d2      	bne.n	8007c36 <_dtoa_r+0x37e>
 8007c90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	f000 808c 	beq.w	8007db0 <_dtoa_r+0x4f8>
 8007c98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c9c:	4b99      	ldr	r3, [pc, #612]	; (8007f04 <_dtoa_r+0x64c>)
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	f7f8 ff1a 	bl	8000adc <__aeabi_dcmplt>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	f000 8081 	beq.w	8007db0 <_dtoa_r+0x4f8>
 8007cae:	9b01      	ldr	r3, [sp, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d07d      	beq.n	8007db0 <_dtoa_r+0x4f8>
 8007cb4:	f1b9 0f00 	cmp.w	r9, #0
 8007cb8:	dd3c      	ble.n	8007d34 <_dtoa_r+0x47c>
 8007cba:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007cbe:	9307      	str	r3, [sp, #28]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	4b91      	ldr	r3, [pc, #580]	; (8007f08 <_dtoa_r+0x650>)
 8007cc4:	4630      	mov	r0, r6
 8007cc6:	4639      	mov	r1, r7
 8007cc8:	f7f8 fc96 	bl	80005f8 <__aeabi_dmul>
 8007ccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cd0:	3501      	adds	r5, #1
 8007cd2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007cd6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cda:	4628      	mov	r0, r5
 8007cdc:	f7f8 fc22 	bl	8000524 <__aeabi_i2d>
 8007ce0:	4632      	mov	r2, r6
 8007ce2:	463b      	mov	r3, r7
 8007ce4:	f7f8 fc88 	bl	80005f8 <__aeabi_dmul>
 8007ce8:	4b88      	ldr	r3, [pc, #544]	; (8007f0c <_dtoa_r+0x654>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	f7f8 face 	bl	800028c <__adddf3>
 8007cf0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007cf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cf8:	9303      	str	r3, [sp, #12]
 8007cfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d15c      	bne.n	8007dba <_dtoa_r+0x502>
 8007d00:	4b83      	ldr	r3, [pc, #524]	; (8007f10 <_dtoa_r+0x658>)
 8007d02:	2200      	movs	r2, #0
 8007d04:	4630      	mov	r0, r6
 8007d06:	4639      	mov	r1, r7
 8007d08:	f7f8 fabe 	bl	8000288 <__aeabi_dsub>
 8007d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d10:	4606      	mov	r6, r0
 8007d12:	460f      	mov	r7, r1
 8007d14:	f7f8 ff00 	bl	8000b18 <__aeabi_dcmpgt>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	f040 8296 	bne.w	800824a <_dtoa_r+0x992>
 8007d1e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007d22:	4630      	mov	r0, r6
 8007d24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d28:	4639      	mov	r1, r7
 8007d2a:	f7f8 fed7 	bl	8000adc <__aeabi_dcmplt>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	f040 8288 	bne.w	8008244 <_dtoa_r+0x98c>
 8007d34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	f2c0 8158 	blt.w	8007ff4 <_dtoa_r+0x73c>
 8007d44:	f1ba 0f0e 	cmp.w	sl, #14
 8007d48:	f300 8154 	bgt.w	8007ff4 <_dtoa_r+0x73c>
 8007d4c:	4b6b      	ldr	r3, [pc, #428]	; (8007efc <_dtoa_r+0x644>)
 8007d4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d52:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f280 80e3 	bge.w	8007f24 <_dtoa_r+0x66c>
 8007d5e:	9b01      	ldr	r3, [sp, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f300 80df 	bgt.w	8007f24 <_dtoa_r+0x66c>
 8007d66:	f040 826d 	bne.w	8008244 <_dtoa_r+0x98c>
 8007d6a:	4b69      	ldr	r3, [pc, #420]	; (8007f10 <_dtoa_r+0x658>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	4640      	mov	r0, r8
 8007d70:	4649      	mov	r1, r9
 8007d72:	f7f8 fc41 	bl	80005f8 <__aeabi_dmul>
 8007d76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d7a:	f7f8 fec3 	bl	8000b04 <__aeabi_dcmpge>
 8007d7e:	9e01      	ldr	r6, [sp, #4]
 8007d80:	4637      	mov	r7, r6
 8007d82:	2800      	cmp	r0, #0
 8007d84:	f040 8243 	bne.w	800820e <_dtoa_r+0x956>
 8007d88:	9d00      	ldr	r5, [sp, #0]
 8007d8a:	2331      	movs	r3, #49	; 0x31
 8007d8c:	f805 3b01 	strb.w	r3, [r5], #1
 8007d90:	f10a 0a01 	add.w	sl, sl, #1
 8007d94:	e23f      	b.n	8008216 <_dtoa_r+0x95e>
 8007d96:	07f2      	lsls	r2, r6, #31
 8007d98:	d505      	bpl.n	8007da6 <_dtoa_r+0x4ee>
 8007d9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d9e:	f7f8 fc2b 	bl	80005f8 <__aeabi_dmul>
 8007da2:	3501      	adds	r5, #1
 8007da4:	2301      	movs	r3, #1
 8007da6:	1076      	asrs	r6, r6, #1
 8007da8:	3708      	adds	r7, #8
 8007daa:	e76c      	b.n	8007c86 <_dtoa_r+0x3ce>
 8007dac:	2502      	movs	r5, #2
 8007dae:	e76f      	b.n	8007c90 <_dtoa_r+0x3d8>
 8007db0:	9b01      	ldr	r3, [sp, #4]
 8007db2:	f8cd a01c 	str.w	sl, [sp, #28]
 8007db6:	930c      	str	r3, [sp, #48]	; 0x30
 8007db8:	e78d      	b.n	8007cd6 <_dtoa_r+0x41e>
 8007dba:	9900      	ldr	r1, [sp, #0]
 8007dbc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007dbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dc0:	4b4e      	ldr	r3, [pc, #312]	; (8007efc <_dtoa_r+0x644>)
 8007dc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007dc6:	4401      	add	r1, r0
 8007dc8:	9102      	str	r1, [sp, #8]
 8007dca:	9908      	ldr	r1, [sp, #32]
 8007dcc:	eeb0 8a47 	vmov.f32	s16, s14
 8007dd0:	eef0 8a67 	vmov.f32	s17, s15
 8007dd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ddc:	2900      	cmp	r1, #0
 8007dde:	d045      	beq.n	8007e6c <_dtoa_r+0x5b4>
 8007de0:	494c      	ldr	r1, [pc, #304]	; (8007f14 <_dtoa_r+0x65c>)
 8007de2:	2000      	movs	r0, #0
 8007de4:	f7f8 fd32 	bl	800084c <__aeabi_ddiv>
 8007de8:	ec53 2b18 	vmov	r2, r3, d8
 8007dec:	f7f8 fa4c 	bl	8000288 <__aeabi_dsub>
 8007df0:	9d00      	ldr	r5, [sp, #0]
 8007df2:	ec41 0b18 	vmov	d8, r0, r1
 8007df6:	4639      	mov	r1, r7
 8007df8:	4630      	mov	r0, r6
 8007dfa:	f7f8 fead 	bl	8000b58 <__aeabi_d2iz>
 8007dfe:	900c      	str	r0, [sp, #48]	; 0x30
 8007e00:	f7f8 fb90 	bl	8000524 <__aeabi_i2d>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4630      	mov	r0, r6
 8007e0a:	4639      	mov	r1, r7
 8007e0c:	f7f8 fa3c 	bl	8000288 <__aeabi_dsub>
 8007e10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e12:	3330      	adds	r3, #48	; 0x30
 8007e14:	f805 3b01 	strb.w	r3, [r5], #1
 8007e18:	ec53 2b18 	vmov	r2, r3, d8
 8007e1c:	4606      	mov	r6, r0
 8007e1e:	460f      	mov	r7, r1
 8007e20:	f7f8 fe5c 	bl	8000adc <__aeabi_dcmplt>
 8007e24:	2800      	cmp	r0, #0
 8007e26:	d165      	bne.n	8007ef4 <_dtoa_r+0x63c>
 8007e28:	4632      	mov	r2, r6
 8007e2a:	463b      	mov	r3, r7
 8007e2c:	4935      	ldr	r1, [pc, #212]	; (8007f04 <_dtoa_r+0x64c>)
 8007e2e:	2000      	movs	r0, #0
 8007e30:	f7f8 fa2a 	bl	8000288 <__aeabi_dsub>
 8007e34:	ec53 2b18 	vmov	r2, r3, d8
 8007e38:	f7f8 fe50 	bl	8000adc <__aeabi_dcmplt>
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	f040 80b9 	bne.w	8007fb4 <_dtoa_r+0x6fc>
 8007e42:	9b02      	ldr	r3, [sp, #8]
 8007e44:	429d      	cmp	r5, r3
 8007e46:	f43f af75 	beq.w	8007d34 <_dtoa_r+0x47c>
 8007e4a:	4b2f      	ldr	r3, [pc, #188]	; (8007f08 <_dtoa_r+0x650>)
 8007e4c:	ec51 0b18 	vmov	r0, r1, d8
 8007e50:	2200      	movs	r2, #0
 8007e52:	f7f8 fbd1 	bl	80005f8 <__aeabi_dmul>
 8007e56:	4b2c      	ldr	r3, [pc, #176]	; (8007f08 <_dtoa_r+0x650>)
 8007e58:	ec41 0b18 	vmov	d8, r0, r1
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	4630      	mov	r0, r6
 8007e60:	4639      	mov	r1, r7
 8007e62:	f7f8 fbc9 	bl	80005f8 <__aeabi_dmul>
 8007e66:	4606      	mov	r6, r0
 8007e68:	460f      	mov	r7, r1
 8007e6a:	e7c4      	b.n	8007df6 <_dtoa_r+0x53e>
 8007e6c:	ec51 0b17 	vmov	r0, r1, d7
 8007e70:	f7f8 fbc2 	bl	80005f8 <__aeabi_dmul>
 8007e74:	9b02      	ldr	r3, [sp, #8]
 8007e76:	9d00      	ldr	r5, [sp, #0]
 8007e78:	930c      	str	r3, [sp, #48]	; 0x30
 8007e7a:	ec41 0b18 	vmov	d8, r0, r1
 8007e7e:	4639      	mov	r1, r7
 8007e80:	4630      	mov	r0, r6
 8007e82:	f7f8 fe69 	bl	8000b58 <__aeabi_d2iz>
 8007e86:	9011      	str	r0, [sp, #68]	; 0x44
 8007e88:	f7f8 fb4c 	bl	8000524 <__aeabi_i2d>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4630      	mov	r0, r6
 8007e92:	4639      	mov	r1, r7
 8007e94:	f7f8 f9f8 	bl	8000288 <__aeabi_dsub>
 8007e98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e9a:	3330      	adds	r3, #48	; 0x30
 8007e9c:	f805 3b01 	strb.w	r3, [r5], #1
 8007ea0:	9b02      	ldr	r3, [sp, #8]
 8007ea2:	429d      	cmp	r5, r3
 8007ea4:	4606      	mov	r6, r0
 8007ea6:	460f      	mov	r7, r1
 8007ea8:	f04f 0200 	mov.w	r2, #0
 8007eac:	d134      	bne.n	8007f18 <_dtoa_r+0x660>
 8007eae:	4b19      	ldr	r3, [pc, #100]	; (8007f14 <_dtoa_r+0x65c>)
 8007eb0:	ec51 0b18 	vmov	r0, r1, d8
 8007eb4:	f7f8 f9ea 	bl	800028c <__adddf3>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	460b      	mov	r3, r1
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	4639      	mov	r1, r7
 8007ec0:	f7f8 fe2a 	bl	8000b18 <__aeabi_dcmpgt>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	d175      	bne.n	8007fb4 <_dtoa_r+0x6fc>
 8007ec8:	ec53 2b18 	vmov	r2, r3, d8
 8007ecc:	4911      	ldr	r1, [pc, #68]	; (8007f14 <_dtoa_r+0x65c>)
 8007ece:	2000      	movs	r0, #0
 8007ed0:	f7f8 f9da 	bl	8000288 <__aeabi_dsub>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	460b      	mov	r3, r1
 8007ed8:	4630      	mov	r0, r6
 8007eda:	4639      	mov	r1, r7
 8007edc:	f7f8 fdfe 	bl	8000adc <__aeabi_dcmplt>
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	f43f af27 	beq.w	8007d34 <_dtoa_r+0x47c>
 8007ee6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ee8:	1e6b      	subs	r3, r5, #1
 8007eea:	930c      	str	r3, [sp, #48]	; 0x30
 8007eec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ef0:	2b30      	cmp	r3, #48	; 0x30
 8007ef2:	d0f8      	beq.n	8007ee6 <_dtoa_r+0x62e>
 8007ef4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007ef8:	e04a      	b.n	8007f90 <_dtoa_r+0x6d8>
 8007efa:	bf00      	nop
 8007efc:	0800a8a8 	.word	0x0800a8a8
 8007f00:	0800a880 	.word	0x0800a880
 8007f04:	3ff00000 	.word	0x3ff00000
 8007f08:	40240000 	.word	0x40240000
 8007f0c:	401c0000 	.word	0x401c0000
 8007f10:	40140000 	.word	0x40140000
 8007f14:	3fe00000 	.word	0x3fe00000
 8007f18:	4baf      	ldr	r3, [pc, #700]	; (80081d8 <_dtoa_r+0x920>)
 8007f1a:	f7f8 fb6d 	bl	80005f8 <__aeabi_dmul>
 8007f1e:	4606      	mov	r6, r0
 8007f20:	460f      	mov	r7, r1
 8007f22:	e7ac      	b.n	8007e7e <_dtoa_r+0x5c6>
 8007f24:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f28:	9d00      	ldr	r5, [sp, #0]
 8007f2a:	4642      	mov	r2, r8
 8007f2c:	464b      	mov	r3, r9
 8007f2e:	4630      	mov	r0, r6
 8007f30:	4639      	mov	r1, r7
 8007f32:	f7f8 fc8b 	bl	800084c <__aeabi_ddiv>
 8007f36:	f7f8 fe0f 	bl	8000b58 <__aeabi_d2iz>
 8007f3a:	9002      	str	r0, [sp, #8]
 8007f3c:	f7f8 faf2 	bl	8000524 <__aeabi_i2d>
 8007f40:	4642      	mov	r2, r8
 8007f42:	464b      	mov	r3, r9
 8007f44:	f7f8 fb58 	bl	80005f8 <__aeabi_dmul>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	4639      	mov	r1, r7
 8007f50:	f7f8 f99a 	bl	8000288 <__aeabi_dsub>
 8007f54:	9e02      	ldr	r6, [sp, #8]
 8007f56:	9f01      	ldr	r7, [sp, #4]
 8007f58:	3630      	adds	r6, #48	; 0x30
 8007f5a:	f805 6b01 	strb.w	r6, [r5], #1
 8007f5e:	9e00      	ldr	r6, [sp, #0]
 8007f60:	1bae      	subs	r6, r5, r6
 8007f62:	42b7      	cmp	r7, r6
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	d137      	bne.n	8007fda <_dtoa_r+0x722>
 8007f6a:	f7f8 f98f 	bl	800028c <__adddf3>
 8007f6e:	4642      	mov	r2, r8
 8007f70:	464b      	mov	r3, r9
 8007f72:	4606      	mov	r6, r0
 8007f74:	460f      	mov	r7, r1
 8007f76:	f7f8 fdcf 	bl	8000b18 <__aeabi_dcmpgt>
 8007f7a:	b9c8      	cbnz	r0, 8007fb0 <_dtoa_r+0x6f8>
 8007f7c:	4642      	mov	r2, r8
 8007f7e:	464b      	mov	r3, r9
 8007f80:	4630      	mov	r0, r6
 8007f82:	4639      	mov	r1, r7
 8007f84:	f7f8 fda0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f88:	b110      	cbz	r0, 8007f90 <_dtoa_r+0x6d8>
 8007f8a:	9b02      	ldr	r3, [sp, #8]
 8007f8c:	07d9      	lsls	r1, r3, #31
 8007f8e:	d40f      	bmi.n	8007fb0 <_dtoa_r+0x6f8>
 8007f90:	4620      	mov	r0, r4
 8007f92:	4659      	mov	r1, fp
 8007f94:	f000 fe58 	bl	8008c48 <_Bfree>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	702b      	strb	r3, [r5, #0]
 8007f9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f9e:	f10a 0001 	add.w	r0, sl, #1
 8007fa2:	6018      	str	r0, [r3, #0]
 8007fa4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f43f acd8 	beq.w	800795c <_dtoa_r+0xa4>
 8007fac:	601d      	str	r5, [r3, #0]
 8007fae:	e4d5      	b.n	800795c <_dtoa_r+0xa4>
 8007fb0:	f8cd a01c 	str.w	sl, [sp, #28]
 8007fb4:	462b      	mov	r3, r5
 8007fb6:	461d      	mov	r5, r3
 8007fb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fbc:	2a39      	cmp	r2, #57	; 0x39
 8007fbe:	d108      	bne.n	8007fd2 <_dtoa_r+0x71a>
 8007fc0:	9a00      	ldr	r2, [sp, #0]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d1f7      	bne.n	8007fb6 <_dtoa_r+0x6fe>
 8007fc6:	9a07      	ldr	r2, [sp, #28]
 8007fc8:	9900      	ldr	r1, [sp, #0]
 8007fca:	3201      	adds	r2, #1
 8007fcc:	9207      	str	r2, [sp, #28]
 8007fce:	2230      	movs	r2, #48	; 0x30
 8007fd0:	700a      	strb	r2, [r1, #0]
 8007fd2:	781a      	ldrb	r2, [r3, #0]
 8007fd4:	3201      	adds	r2, #1
 8007fd6:	701a      	strb	r2, [r3, #0]
 8007fd8:	e78c      	b.n	8007ef4 <_dtoa_r+0x63c>
 8007fda:	4b7f      	ldr	r3, [pc, #508]	; (80081d8 <_dtoa_r+0x920>)
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f7f8 fb0b 	bl	80005f8 <__aeabi_dmul>
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	460f      	mov	r7, r1
 8007fea:	f7f8 fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	d09b      	beq.n	8007f2a <_dtoa_r+0x672>
 8007ff2:	e7cd      	b.n	8007f90 <_dtoa_r+0x6d8>
 8007ff4:	9a08      	ldr	r2, [sp, #32]
 8007ff6:	2a00      	cmp	r2, #0
 8007ff8:	f000 80c4 	beq.w	8008184 <_dtoa_r+0x8cc>
 8007ffc:	9a05      	ldr	r2, [sp, #20]
 8007ffe:	2a01      	cmp	r2, #1
 8008000:	f300 80a8 	bgt.w	8008154 <_dtoa_r+0x89c>
 8008004:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008006:	2a00      	cmp	r2, #0
 8008008:	f000 80a0 	beq.w	800814c <_dtoa_r+0x894>
 800800c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008010:	9e06      	ldr	r6, [sp, #24]
 8008012:	4645      	mov	r5, r8
 8008014:	9a04      	ldr	r2, [sp, #16]
 8008016:	2101      	movs	r1, #1
 8008018:	441a      	add	r2, r3
 800801a:	4620      	mov	r0, r4
 800801c:	4498      	add	r8, r3
 800801e:	9204      	str	r2, [sp, #16]
 8008020:	f000 ff18 	bl	8008e54 <__i2b>
 8008024:	4607      	mov	r7, r0
 8008026:	2d00      	cmp	r5, #0
 8008028:	dd0b      	ble.n	8008042 <_dtoa_r+0x78a>
 800802a:	9b04      	ldr	r3, [sp, #16]
 800802c:	2b00      	cmp	r3, #0
 800802e:	dd08      	ble.n	8008042 <_dtoa_r+0x78a>
 8008030:	42ab      	cmp	r3, r5
 8008032:	9a04      	ldr	r2, [sp, #16]
 8008034:	bfa8      	it	ge
 8008036:	462b      	movge	r3, r5
 8008038:	eba8 0803 	sub.w	r8, r8, r3
 800803c:	1aed      	subs	r5, r5, r3
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	9304      	str	r3, [sp, #16]
 8008042:	9b06      	ldr	r3, [sp, #24]
 8008044:	b1fb      	cbz	r3, 8008086 <_dtoa_r+0x7ce>
 8008046:	9b08      	ldr	r3, [sp, #32]
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 809f 	beq.w	800818c <_dtoa_r+0x8d4>
 800804e:	2e00      	cmp	r6, #0
 8008050:	dd11      	ble.n	8008076 <_dtoa_r+0x7be>
 8008052:	4639      	mov	r1, r7
 8008054:	4632      	mov	r2, r6
 8008056:	4620      	mov	r0, r4
 8008058:	f000 ffb8 	bl	8008fcc <__pow5mult>
 800805c:	465a      	mov	r2, fp
 800805e:	4601      	mov	r1, r0
 8008060:	4607      	mov	r7, r0
 8008062:	4620      	mov	r0, r4
 8008064:	f000 ff0c 	bl	8008e80 <__multiply>
 8008068:	4659      	mov	r1, fp
 800806a:	9007      	str	r0, [sp, #28]
 800806c:	4620      	mov	r0, r4
 800806e:	f000 fdeb 	bl	8008c48 <_Bfree>
 8008072:	9b07      	ldr	r3, [sp, #28]
 8008074:	469b      	mov	fp, r3
 8008076:	9b06      	ldr	r3, [sp, #24]
 8008078:	1b9a      	subs	r2, r3, r6
 800807a:	d004      	beq.n	8008086 <_dtoa_r+0x7ce>
 800807c:	4659      	mov	r1, fp
 800807e:	4620      	mov	r0, r4
 8008080:	f000 ffa4 	bl	8008fcc <__pow5mult>
 8008084:	4683      	mov	fp, r0
 8008086:	2101      	movs	r1, #1
 8008088:	4620      	mov	r0, r4
 800808a:	f000 fee3 	bl	8008e54 <__i2b>
 800808e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008090:	2b00      	cmp	r3, #0
 8008092:	4606      	mov	r6, r0
 8008094:	dd7c      	ble.n	8008190 <_dtoa_r+0x8d8>
 8008096:	461a      	mov	r2, r3
 8008098:	4601      	mov	r1, r0
 800809a:	4620      	mov	r0, r4
 800809c:	f000 ff96 	bl	8008fcc <__pow5mult>
 80080a0:	9b05      	ldr	r3, [sp, #20]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	4606      	mov	r6, r0
 80080a6:	dd76      	ble.n	8008196 <_dtoa_r+0x8de>
 80080a8:	2300      	movs	r3, #0
 80080aa:	9306      	str	r3, [sp, #24]
 80080ac:	6933      	ldr	r3, [r6, #16]
 80080ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80080b2:	6918      	ldr	r0, [r3, #16]
 80080b4:	f000 fe7e 	bl	8008db4 <__hi0bits>
 80080b8:	f1c0 0020 	rsb	r0, r0, #32
 80080bc:	9b04      	ldr	r3, [sp, #16]
 80080be:	4418      	add	r0, r3
 80080c0:	f010 001f 	ands.w	r0, r0, #31
 80080c4:	f000 8086 	beq.w	80081d4 <_dtoa_r+0x91c>
 80080c8:	f1c0 0320 	rsb	r3, r0, #32
 80080cc:	2b04      	cmp	r3, #4
 80080ce:	dd7f      	ble.n	80081d0 <_dtoa_r+0x918>
 80080d0:	f1c0 001c 	rsb	r0, r0, #28
 80080d4:	9b04      	ldr	r3, [sp, #16]
 80080d6:	4403      	add	r3, r0
 80080d8:	4480      	add	r8, r0
 80080da:	4405      	add	r5, r0
 80080dc:	9304      	str	r3, [sp, #16]
 80080de:	f1b8 0f00 	cmp.w	r8, #0
 80080e2:	dd05      	ble.n	80080f0 <_dtoa_r+0x838>
 80080e4:	4659      	mov	r1, fp
 80080e6:	4642      	mov	r2, r8
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 ffc9 	bl	8009080 <__lshift>
 80080ee:	4683      	mov	fp, r0
 80080f0:	9b04      	ldr	r3, [sp, #16]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	dd05      	ble.n	8008102 <_dtoa_r+0x84a>
 80080f6:	4631      	mov	r1, r6
 80080f8:	461a      	mov	r2, r3
 80080fa:	4620      	mov	r0, r4
 80080fc:	f000 ffc0 	bl	8009080 <__lshift>
 8008100:	4606      	mov	r6, r0
 8008102:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008104:	2b00      	cmp	r3, #0
 8008106:	d069      	beq.n	80081dc <_dtoa_r+0x924>
 8008108:	4631      	mov	r1, r6
 800810a:	4658      	mov	r0, fp
 800810c:	f001 f824 	bl	8009158 <__mcmp>
 8008110:	2800      	cmp	r0, #0
 8008112:	da63      	bge.n	80081dc <_dtoa_r+0x924>
 8008114:	2300      	movs	r3, #0
 8008116:	4659      	mov	r1, fp
 8008118:	220a      	movs	r2, #10
 800811a:	4620      	mov	r0, r4
 800811c:	f000 fdb6 	bl	8008c8c <__multadd>
 8008120:	9b08      	ldr	r3, [sp, #32]
 8008122:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008126:	4683      	mov	fp, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 818f 	beq.w	800844c <_dtoa_r+0xb94>
 800812e:	4639      	mov	r1, r7
 8008130:	2300      	movs	r3, #0
 8008132:	220a      	movs	r2, #10
 8008134:	4620      	mov	r0, r4
 8008136:	f000 fda9 	bl	8008c8c <__multadd>
 800813a:	f1b9 0f00 	cmp.w	r9, #0
 800813e:	4607      	mov	r7, r0
 8008140:	f300 808e 	bgt.w	8008260 <_dtoa_r+0x9a8>
 8008144:	9b05      	ldr	r3, [sp, #20]
 8008146:	2b02      	cmp	r3, #2
 8008148:	dc50      	bgt.n	80081ec <_dtoa_r+0x934>
 800814a:	e089      	b.n	8008260 <_dtoa_r+0x9a8>
 800814c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800814e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008152:	e75d      	b.n	8008010 <_dtoa_r+0x758>
 8008154:	9b01      	ldr	r3, [sp, #4]
 8008156:	1e5e      	subs	r6, r3, #1
 8008158:	9b06      	ldr	r3, [sp, #24]
 800815a:	42b3      	cmp	r3, r6
 800815c:	bfbf      	itttt	lt
 800815e:	9b06      	ldrlt	r3, [sp, #24]
 8008160:	9606      	strlt	r6, [sp, #24]
 8008162:	1af2      	sublt	r2, r6, r3
 8008164:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008166:	bfb6      	itet	lt
 8008168:	189b      	addlt	r3, r3, r2
 800816a:	1b9e      	subge	r6, r3, r6
 800816c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800816e:	9b01      	ldr	r3, [sp, #4]
 8008170:	bfb8      	it	lt
 8008172:	2600      	movlt	r6, #0
 8008174:	2b00      	cmp	r3, #0
 8008176:	bfb5      	itete	lt
 8008178:	eba8 0503 	sublt.w	r5, r8, r3
 800817c:	9b01      	ldrge	r3, [sp, #4]
 800817e:	2300      	movlt	r3, #0
 8008180:	4645      	movge	r5, r8
 8008182:	e747      	b.n	8008014 <_dtoa_r+0x75c>
 8008184:	9e06      	ldr	r6, [sp, #24]
 8008186:	9f08      	ldr	r7, [sp, #32]
 8008188:	4645      	mov	r5, r8
 800818a:	e74c      	b.n	8008026 <_dtoa_r+0x76e>
 800818c:	9a06      	ldr	r2, [sp, #24]
 800818e:	e775      	b.n	800807c <_dtoa_r+0x7c4>
 8008190:	9b05      	ldr	r3, [sp, #20]
 8008192:	2b01      	cmp	r3, #1
 8008194:	dc18      	bgt.n	80081c8 <_dtoa_r+0x910>
 8008196:	9b02      	ldr	r3, [sp, #8]
 8008198:	b9b3      	cbnz	r3, 80081c8 <_dtoa_r+0x910>
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081a0:	b9a3      	cbnz	r3, 80081cc <_dtoa_r+0x914>
 80081a2:	9b03      	ldr	r3, [sp, #12]
 80081a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081a8:	0d1b      	lsrs	r3, r3, #20
 80081aa:	051b      	lsls	r3, r3, #20
 80081ac:	b12b      	cbz	r3, 80081ba <_dtoa_r+0x902>
 80081ae:	9b04      	ldr	r3, [sp, #16]
 80081b0:	3301      	adds	r3, #1
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	f108 0801 	add.w	r8, r8, #1
 80081b8:	2301      	movs	r3, #1
 80081ba:	9306      	str	r3, [sp, #24]
 80081bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f47f af74 	bne.w	80080ac <_dtoa_r+0x7f4>
 80081c4:	2001      	movs	r0, #1
 80081c6:	e779      	b.n	80080bc <_dtoa_r+0x804>
 80081c8:	2300      	movs	r3, #0
 80081ca:	e7f6      	b.n	80081ba <_dtoa_r+0x902>
 80081cc:	9b02      	ldr	r3, [sp, #8]
 80081ce:	e7f4      	b.n	80081ba <_dtoa_r+0x902>
 80081d0:	d085      	beq.n	80080de <_dtoa_r+0x826>
 80081d2:	4618      	mov	r0, r3
 80081d4:	301c      	adds	r0, #28
 80081d6:	e77d      	b.n	80080d4 <_dtoa_r+0x81c>
 80081d8:	40240000 	.word	0x40240000
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	dc38      	bgt.n	8008254 <_dtoa_r+0x99c>
 80081e2:	9b05      	ldr	r3, [sp, #20]
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	dd35      	ble.n	8008254 <_dtoa_r+0x99c>
 80081e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80081ec:	f1b9 0f00 	cmp.w	r9, #0
 80081f0:	d10d      	bne.n	800820e <_dtoa_r+0x956>
 80081f2:	4631      	mov	r1, r6
 80081f4:	464b      	mov	r3, r9
 80081f6:	2205      	movs	r2, #5
 80081f8:	4620      	mov	r0, r4
 80081fa:	f000 fd47 	bl	8008c8c <__multadd>
 80081fe:	4601      	mov	r1, r0
 8008200:	4606      	mov	r6, r0
 8008202:	4658      	mov	r0, fp
 8008204:	f000 ffa8 	bl	8009158 <__mcmp>
 8008208:	2800      	cmp	r0, #0
 800820a:	f73f adbd 	bgt.w	8007d88 <_dtoa_r+0x4d0>
 800820e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008210:	9d00      	ldr	r5, [sp, #0]
 8008212:	ea6f 0a03 	mvn.w	sl, r3
 8008216:	f04f 0800 	mov.w	r8, #0
 800821a:	4631      	mov	r1, r6
 800821c:	4620      	mov	r0, r4
 800821e:	f000 fd13 	bl	8008c48 <_Bfree>
 8008222:	2f00      	cmp	r7, #0
 8008224:	f43f aeb4 	beq.w	8007f90 <_dtoa_r+0x6d8>
 8008228:	f1b8 0f00 	cmp.w	r8, #0
 800822c:	d005      	beq.n	800823a <_dtoa_r+0x982>
 800822e:	45b8      	cmp	r8, r7
 8008230:	d003      	beq.n	800823a <_dtoa_r+0x982>
 8008232:	4641      	mov	r1, r8
 8008234:	4620      	mov	r0, r4
 8008236:	f000 fd07 	bl	8008c48 <_Bfree>
 800823a:	4639      	mov	r1, r7
 800823c:	4620      	mov	r0, r4
 800823e:	f000 fd03 	bl	8008c48 <_Bfree>
 8008242:	e6a5      	b.n	8007f90 <_dtoa_r+0x6d8>
 8008244:	2600      	movs	r6, #0
 8008246:	4637      	mov	r7, r6
 8008248:	e7e1      	b.n	800820e <_dtoa_r+0x956>
 800824a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800824c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008250:	4637      	mov	r7, r6
 8008252:	e599      	b.n	8007d88 <_dtoa_r+0x4d0>
 8008254:	9b08      	ldr	r3, [sp, #32]
 8008256:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	f000 80fd 	beq.w	800845a <_dtoa_r+0xba2>
 8008260:	2d00      	cmp	r5, #0
 8008262:	dd05      	ble.n	8008270 <_dtoa_r+0x9b8>
 8008264:	4639      	mov	r1, r7
 8008266:	462a      	mov	r2, r5
 8008268:	4620      	mov	r0, r4
 800826a:	f000 ff09 	bl	8009080 <__lshift>
 800826e:	4607      	mov	r7, r0
 8008270:	9b06      	ldr	r3, [sp, #24]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d05c      	beq.n	8008330 <_dtoa_r+0xa78>
 8008276:	6879      	ldr	r1, [r7, #4]
 8008278:	4620      	mov	r0, r4
 800827a:	f000 fca5 	bl	8008bc8 <_Balloc>
 800827e:	4605      	mov	r5, r0
 8008280:	b928      	cbnz	r0, 800828e <_dtoa_r+0x9d6>
 8008282:	4b80      	ldr	r3, [pc, #512]	; (8008484 <_dtoa_r+0xbcc>)
 8008284:	4602      	mov	r2, r0
 8008286:	f240 21ea 	movw	r1, #746	; 0x2ea
 800828a:	f7ff bb2e 	b.w	80078ea <_dtoa_r+0x32>
 800828e:	693a      	ldr	r2, [r7, #16]
 8008290:	3202      	adds	r2, #2
 8008292:	0092      	lsls	r2, r2, #2
 8008294:	f107 010c 	add.w	r1, r7, #12
 8008298:	300c      	adds	r0, #12
 800829a:	f000 fc87 	bl	8008bac <memcpy>
 800829e:	2201      	movs	r2, #1
 80082a0:	4629      	mov	r1, r5
 80082a2:	4620      	mov	r0, r4
 80082a4:	f000 feec 	bl	8009080 <__lshift>
 80082a8:	9b00      	ldr	r3, [sp, #0]
 80082aa:	3301      	adds	r3, #1
 80082ac:	9301      	str	r3, [sp, #4]
 80082ae:	9b00      	ldr	r3, [sp, #0]
 80082b0:	444b      	add	r3, r9
 80082b2:	9307      	str	r3, [sp, #28]
 80082b4:	9b02      	ldr	r3, [sp, #8]
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	46b8      	mov	r8, r7
 80082bc:	9306      	str	r3, [sp, #24]
 80082be:	4607      	mov	r7, r0
 80082c0:	9b01      	ldr	r3, [sp, #4]
 80082c2:	4631      	mov	r1, r6
 80082c4:	3b01      	subs	r3, #1
 80082c6:	4658      	mov	r0, fp
 80082c8:	9302      	str	r3, [sp, #8]
 80082ca:	f7ff fa69 	bl	80077a0 <quorem>
 80082ce:	4603      	mov	r3, r0
 80082d0:	3330      	adds	r3, #48	; 0x30
 80082d2:	9004      	str	r0, [sp, #16]
 80082d4:	4641      	mov	r1, r8
 80082d6:	4658      	mov	r0, fp
 80082d8:	9308      	str	r3, [sp, #32]
 80082da:	f000 ff3d 	bl	8009158 <__mcmp>
 80082de:	463a      	mov	r2, r7
 80082e0:	4681      	mov	r9, r0
 80082e2:	4631      	mov	r1, r6
 80082e4:	4620      	mov	r0, r4
 80082e6:	f000 ff53 	bl	8009190 <__mdiff>
 80082ea:	68c2      	ldr	r2, [r0, #12]
 80082ec:	9b08      	ldr	r3, [sp, #32]
 80082ee:	4605      	mov	r5, r0
 80082f0:	bb02      	cbnz	r2, 8008334 <_dtoa_r+0xa7c>
 80082f2:	4601      	mov	r1, r0
 80082f4:	4658      	mov	r0, fp
 80082f6:	f000 ff2f 	bl	8009158 <__mcmp>
 80082fa:	9b08      	ldr	r3, [sp, #32]
 80082fc:	4602      	mov	r2, r0
 80082fe:	4629      	mov	r1, r5
 8008300:	4620      	mov	r0, r4
 8008302:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008306:	f000 fc9f 	bl	8008c48 <_Bfree>
 800830a:	9b05      	ldr	r3, [sp, #20]
 800830c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800830e:	9d01      	ldr	r5, [sp, #4]
 8008310:	ea43 0102 	orr.w	r1, r3, r2
 8008314:	9b06      	ldr	r3, [sp, #24]
 8008316:	430b      	orrs	r3, r1
 8008318:	9b08      	ldr	r3, [sp, #32]
 800831a:	d10d      	bne.n	8008338 <_dtoa_r+0xa80>
 800831c:	2b39      	cmp	r3, #57	; 0x39
 800831e:	d029      	beq.n	8008374 <_dtoa_r+0xabc>
 8008320:	f1b9 0f00 	cmp.w	r9, #0
 8008324:	dd01      	ble.n	800832a <_dtoa_r+0xa72>
 8008326:	9b04      	ldr	r3, [sp, #16]
 8008328:	3331      	adds	r3, #49	; 0x31
 800832a:	9a02      	ldr	r2, [sp, #8]
 800832c:	7013      	strb	r3, [r2, #0]
 800832e:	e774      	b.n	800821a <_dtoa_r+0x962>
 8008330:	4638      	mov	r0, r7
 8008332:	e7b9      	b.n	80082a8 <_dtoa_r+0x9f0>
 8008334:	2201      	movs	r2, #1
 8008336:	e7e2      	b.n	80082fe <_dtoa_r+0xa46>
 8008338:	f1b9 0f00 	cmp.w	r9, #0
 800833c:	db06      	blt.n	800834c <_dtoa_r+0xa94>
 800833e:	9905      	ldr	r1, [sp, #20]
 8008340:	ea41 0909 	orr.w	r9, r1, r9
 8008344:	9906      	ldr	r1, [sp, #24]
 8008346:	ea59 0101 	orrs.w	r1, r9, r1
 800834a:	d120      	bne.n	800838e <_dtoa_r+0xad6>
 800834c:	2a00      	cmp	r2, #0
 800834e:	ddec      	ble.n	800832a <_dtoa_r+0xa72>
 8008350:	4659      	mov	r1, fp
 8008352:	2201      	movs	r2, #1
 8008354:	4620      	mov	r0, r4
 8008356:	9301      	str	r3, [sp, #4]
 8008358:	f000 fe92 	bl	8009080 <__lshift>
 800835c:	4631      	mov	r1, r6
 800835e:	4683      	mov	fp, r0
 8008360:	f000 fefa 	bl	8009158 <__mcmp>
 8008364:	2800      	cmp	r0, #0
 8008366:	9b01      	ldr	r3, [sp, #4]
 8008368:	dc02      	bgt.n	8008370 <_dtoa_r+0xab8>
 800836a:	d1de      	bne.n	800832a <_dtoa_r+0xa72>
 800836c:	07da      	lsls	r2, r3, #31
 800836e:	d5dc      	bpl.n	800832a <_dtoa_r+0xa72>
 8008370:	2b39      	cmp	r3, #57	; 0x39
 8008372:	d1d8      	bne.n	8008326 <_dtoa_r+0xa6e>
 8008374:	9a02      	ldr	r2, [sp, #8]
 8008376:	2339      	movs	r3, #57	; 0x39
 8008378:	7013      	strb	r3, [r2, #0]
 800837a:	462b      	mov	r3, r5
 800837c:	461d      	mov	r5, r3
 800837e:	3b01      	subs	r3, #1
 8008380:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008384:	2a39      	cmp	r2, #57	; 0x39
 8008386:	d050      	beq.n	800842a <_dtoa_r+0xb72>
 8008388:	3201      	adds	r2, #1
 800838a:	701a      	strb	r2, [r3, #0]
 800838c:	e745      	b.n	800821a <_dtoa_r+0x962>
 800838e:	2a00      	cmp	r2, #0
 8008390:	dd03      	ble.n	800839a <_dtoa_r+0xae2>
 8008392:	2b39      	cmp	r3, #57	; 0x39
 8008394:	d0ee      	beq.n	8008374 <_dtoa_r+0xabc>
 8008396:	3301      	adds	r3, #1
 8008398:	e7c7      	b.n	800832a <_dtoa_r+0xa72>
 800839a:	9a01      	ldr	r2, [sp, #4]
 800839c:	9907      	ldr	r1, [sp, #28]
 800839e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80083a2:	428a      	cmp	r2, r1
 80083a4:	d02a      	beq.n	80083fc <_dtoa_r+0xb44>
 80083a6:	4659      	mov	r1, fp
 80083a8:	2300      	movs	r3, #0
 80083aa:	220a      	movs	r2, #10
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 fc6d 	bl	8008c8c <__multadd>
 80083b2:	45b8      	cmp	r8, r7
 80083b4:	4683      	mov	fp, r0
 80083b6:	f04f 0300 	mov.w	r3, #0
 80083ba:	f04f 020a 	mov.w	r2, #10
 80083be:	4641      	mov	r1, r8
 80083c0:	4620      	mov	r0, r4
 80083c2:	d107      	bne.n	80083d4 <_dtoa_r+0xb1c>
 80083c4:	f000 fc62 	bl	8008c8c <__multadd>
 80083c8:	4680      	mov	r8, r0
 80083ca:	4607      	mov	r7, r0
 80083cc:	9b01      	ldr	r3, [sp, #4]
 80083ce:	3301      	adds	r3, #1
 80083d0:	9301      	str	r3, [sp, #4]
 80083d2:	e775      	b.n	80082c0 <_dtoa_r+0xa08>
 80083d4:	f000 fc5a 	bl	8008c8c <__multadd>
 80083d8:	4639      	mov	r1, r7
 80083da:	4680      	mov	r8, r0
 80083dc:	2300      	movs	r3, #0
 80083de:	220a      	movs	r2, #10
 80083e0:	4620      	mov	r0, r4
 80083e2:	f000 fc53 	bl	8008c8c <__multadd>
 80083e6:	4607      	mov	r7, r0
 80083e8:	e7f0      	b.n	80083cc <_dtoa_r+0xb14>
 80083ea:	f1b9 0f00 	cmp.w	r9, #0
 80083ee:	9a00      	ldr	r2, [sp, #0]
 80083f0:	bfcc      	ite	gt
 80083f2:	464d      	movgt	r5, r9
 80083f4:	2501      	movle	r5, #1
 80083f6:	4415      	add	r5, r2
 80083f8:	f04f 0800 	mov.w	r8, #0
 80083fc:	4659      	mov	r1, fp
 80083fe:	2201      	movs	r2, #1
 8008400:	4620      	mov	r0, r4
 8008402:	9301      	str	r3, [sp, #4]
 8008404:	f000 fe3c 	bl	8009080 <__lshift>
 8008408:	4631      	mov	r1, r6
 800840a:	4683      	mov	fp, r0
 800840c:	f000 fea4 	bl	8009158 <__mcmp>
 8008410:	2800      	cmp	r0, #0
 8008412:	dcb2      	bgt.n	800837a <_dtoa_r+0xac2>
 8008414:	d102      	bne.n	800841c <_dtoa_r+0xb64>
 8008416:	9b01      	ldr	r3, [sp, #4]
 8008418:	07db      	lsls	r3, r3, #31
 800841a:	d4ae      	bmi.n	800837a <_dtoa_r+0xac2>
 800841c:	462b      	mov	r3, r5
 800841e:	461d      	mov	r5, r3
 8008420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008424:	2a30      	cmp	r2, #48	; 0x30
 8008426:	d0fa      	beq.n	800841e <_dtoa_r+0xb66>
 8008428:	e6f7      	b.n	800821a <_dtoa_r+0x962>
 800842a:	9a00      	ldr	r2, [sp, #0]
 800842c:	429a      	cmp	r2, r3
 800842e:	d1a5      	bne.n	800837c <_dtoa_r+0xac4>
 8008430:	f10a 0a01 	add.w	sl, sl, #1
 8008434:	2331      	movs	r3, #49	; 0x31
 8008436:	e779      	b.n	800832c <_dtoa_r+0xa74>
 8008438:	4b13      	ldr	r3, [pc, #76]	; (8008488 <_dtoa_r+0xbd0>)
 800843a:	f7ff baaf 	b.w	800799c <_dtoa_r+0xe4>
 800843e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008440:	2b00      	cmp	r3, #0
 8008442:	f47f aa86 	bne.w	8007952 <_dtoa_r+0x9a>
 8008446:	4b11      	ldr	r3, [pc, #68]	; (800848c <_dtoa_r+0xbd4>)
 8008448:	f7ff baa8 	b.w	800799c <_dtoa_r+0xe4>
 800844c:	f1b9 0f00 	cmp.w	r9, #0
 8008450:	dc03      	bgt.n	800845a <_dtoa_r+0xba2>
 8008452:	9b05      	ldr	r3, [sp, #20]
 8008454:	2b02      	cmp	r3, #2
 8008456:	f73f aec9 	bgt.w	80081ec <_dtoa_r+0x934>
 800845a:	9d00      	ldr	r5, [sp, #0]
 800845c:	4631      	mov	r1, r6
 800845e:	4658      	mov	r0, fp
 8008460:	f7ff f99e 	bl	80077a0 <quorem>
 8008464:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008468:	f805 3b01 	strb.w	r3, [r5], #1
 800846c:	9a00      	ldr	r2, [sp, #0]
 800846e:	1aaa      	subs	r2, r5, r2
 8008470:	4591      	cmp	r9, r2
 8008472:	ddba      	ble.n	80083ea <_dtoa_r+0xb32>
 8008474:	4659      	mov	r1, fp
 8008476:	2300      	movs	r3, #0
 8008478:	220a      	movs	r2, #10
 800847a:	4620      	mov	r0, r4
 800847c:	f000 fc06 	bl	8008c8c <__multadd>
 8008480:	4683      	mov	fp, r0
 8008482:	e7eb      	b.n	800845c <_dtoa_r+0xba4>
 8008484:	0800a78c 	.word	0x0800a78c
 8008488:	0800a58c 	.word	0x0800a58c
 800848c:	0800a709 	.word	0x0800a709

08008490 <rshift>:
 8008490:	6903      	ldr	r3, [r0, #16]
 8008492:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008496:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800849a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800849e:	f100 0414 	add.w	r4, r0, #20
 80084a2:	dd45      	ble.n	8008530 <rshift+0xa0>
 80084a4:	f011 011f 	ands.w	r1, r1, #31
 80084a8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80084ac:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80084b0:	d10c      	bne.n	80084cc <rshift+0x3c>
 80084b2:	f100 0710 	add.w	r7, r0, #16
 80084b6:	4629      	mov	r1, r5
 80084b8:	42b1      	cmp	r1, r6
 80084ba:	d334      	bcc.n	8008526 <rshift+0x96>
 80084bc:	1a9b      	subs	r3, r3, r2
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	1eea      	subs	r2, r5, #3
 80084c2:	4296      	cmp	r6, r2
 80084c4:	bf38      	it	cc
 80084c6:	2300      	movcc	r3, #0
 80084c8:	4423      	add	r3, r4
 80084ca:	e015      	b.n	80084f8 <rshift+0x68>
 80084cc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80084d0:	f1c1 0820 	rsb	r8, r1, #32
 80084d4:	40cf      	lsrs	r7, r1
 80084d6:	f105 0e04 	add.w	lr, r5, #4
 80084da:	46a1      	mov	r9, r4
 80084dc:	4576      	cmp	r6, lr
 80084de:	46f4      	mov	ip, lr
 80084e0:	d815      	bhi.n	800850e <rshift+0x7e>
 80084e2:	1a9b      	subs	r3, r3, r2
 80084e4:	009a      	lsls	r2, r3, #2
 80084e6:	3a04      	subs	r2, #4
 80084e8:	3501      	adds	r5, #1
 80084ea:	42ae      	cmp	r6, r5
 80084ec:	bf38      	it	cc
 80084ee:	2200      	movcc	r2, #0
 80084f0:	18a3      	adds	r3, r4, r2
 80084f2:	50a7      	str	r7, [r4, r2]
 80084f4:	b107      	cbz	r7, 80084f8 <rshift+0x68>
 80084f6:	3304      	adds	r3, #4
 80084f8:	1b1a      	subs	r2, r3, r4
 80084fa:	42a3      	cmp	r3, r4
 80084fc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008500:	bf08      	it	eq
 8008502:	2300      	moveq	r3, #0
 8008504:	6102      	str	r2, [r0, #16]
 8008506:	bf08      	it	eq
 8008508:	6143      	streq	r3, [r0, #20]
 800850a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800850e:	f8dc c000 	ldr.w	ip, [ip]
 8008512:	fa0c fc08 	lsl.w	ip, ip, r8
 8008516:	ea4c 0707 	orr.w	r7, ip, r7
 800851a:	f849 7b04 	str.w	r7, [r9], #4
 800851e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008522:	40cf      	lsrs	r7, r1
 8008524:	e7da      	b.n	80084dc <rshift+0x4c>
 8008526:	f851 cb04 	ldr.w	ip, [r1], #4
 800852a:	f847 cf04 	str.w	ip, [r7, #4]!
 800852e:	e7c3      	b.n	80084b8 <rshift+0x28>
 8008530:	4623      	mov	r3, r4
 8008532:	e7e1      	b.n	80084f8 <rshift+0x68>

08008534 <__hexdig_fun>:
 8008534:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008538:	2b09      	cmp	r3, #9
 800853a:	d802      	bhi.n	8008542 <__hexdig_fun+0xe>
 800853c:	3820      	subs	r0, #32
 800853e:	b2c0      	uxtb	r0, r0
 8008540:	4770      	bx	lr
 8008542:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008546:	2b05      	cmp	r3, #5
 8008548:	d801      	bhi.n	800854e <__hexdig_fun+0x1a>
 800854a:	3847      	subs	r0, #71	; 0x47
 800854c:	e7f7      	b.n	800853e <__hexdig_fun+0xa>
 800854e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008552:	2b05      	cmp	r3, #5
 8008554:	d801      	bhi.n	800855a <__hexdig_fun+0x26>
 8008556:	3827      	subs	r0, #39	; 0x27
 8008558:	e7f1      	b.n	800853e <__hexdig_fun+0xa>
 800855a:	2000      	movs	r0, #0
 800855c:	4770      	bx	lr
	...

08008560 <__gethex>:
 8008560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008564:	ed2d 8b02 	vpush	{d8}
 8008568:	b089      	sub	sp, #36	; 0x24
 800856a:	ee08 0a10 	vmov	s16, r0
 800856e:	9304      	str	r3, [sp, #16]
 8008570:	4bbc      	ldr	r3, [pc, #752]	; (8008864 <__gethex+0x304>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	9301      	str	r3, [sp, #4]
 8008576:	4618      	mov	r0, r3
 8008578:	468b      	mov	fp, r1
 800857a:	4690      	mov	r8, r2
 800857c:	f7f7 fe28 	bl	80001d0 <strlen>
 8008580:	9b01      	ldr	r3, [sp, #4]
 8008582:	f8db 2000 	ldr.w	r2, [fp]
 8008586:	4403      	add	r3, r0
 8008588:	4682      	mov	sl, r0
 800858a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800858e:	9305      	str	r3, [sp, #20]
 8008590:	1c93      	adds	r3, r2, #2
 8008592:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008596:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800859a:	32fe      	adds	r2, #254	; 0xfe
 800859c:	18d1      	adds	r1, r2, r3
 800859e:	461f      	mov	r7, r3
 80085a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80085a4:	9100      	str	r1, [sp, #0]
 80085a6:	2830      	cmp	r0, #48	; 0x30
 80085a8:	d0f8      	beq.n	800859c <__gethex+0x3c>
 80085aa:	f7ff ffc3 	bl	8008534 <__hexdig_fun>
 80085ae:	4604      	mov	r4, r0
 80085b0:	2800      	cmp	r0, #0
 80085b2:	d13a      	bne.n	800862a <__gethex+0xca>
 80085b4:	9901      	ldr	r1, [sp, #4]
 80085b6:	4652      	mov	r2, sl
 80085b8:	4638      	mov	r0, r7
 80085ba:	f001 f9ed 	bl	8009998 <strncmp>
 80085be:	4605      	mov	r5, r0
 80085c0:	2800      	cmp	r0, #0
 80085c2:	d168      	bne.n	8008696 <__gethex+0x136>
 80085c4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80085c8:	eb07 060a 	add.w	r6, r7, sl
 80085cc:	f7ff ffb2 	bl	8008534 <__hexdig_fun>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	d062      	beq.n	800869a <__gethex+0x13a>
 80085d4:	4633      	mov	r3, r6
 80085d6:	7818      	ldrb	r0, [r3, #0]
 80085d8:	2830      	cmp	r0, #48	; 0x30
 80085da:	461f      	mov	r7, r3
 80085dc:	f103 0301 	add.w	r3, r3, #1
 80085e0:	d0f9      	beq.n	80085d6 <__gethex+0x76>
 80085e2:	f7ff ffa7 	bl	8008534 <__hexdig_fun>
 80085e6:	2301      	movs	r3, #1
 80085e8:	fab0 f480 	clz	r4, r0
 80085ec:	0964      	lsrs	r4, r4, #5
 80085ee:	4635      	mov	r5, r6
 80085f0:	9300      	str	r3, [sp, #0]
 80085f2:	463a      	mov	r2, r7
 80085f4:	4616      	mov	r6, r2
 80085f6:	3201      	adds	r2, #1
 80085f8:	7830      	ldrb	r0, [r6, #0]
 80085fa:	f7ff ff9b 	bl	8008534 <__hexdig_fun>
 80085fe:	2800      	cmp	r0, #0
 8008600:	d1f8      	bne.n	80085f4 <__gethex+0x94>
 8008602:	9901      	ldr	r1, [sp, #4]
 8008604:	4652      	mov	r2, sl
 8008606:	4630      	mov	r0, r6
 8008608:	f001 f9c6 	bl	8009998 <strncmp>
 800860c:	b980      	cbnz	r0, 8008630 <__gethex+0xd0>
 800860e:	b94d      	cbnz	r5, 8008624 <__gethex+0xc4>
 8008610:	eb06 050a 	add.w	r5, r6, sl
 8008614:	462a      	mov	r2, r5
 8008616:	4616      	mov	r6, r2
 8008618:	3201      	adds	r2, #1
 800861a:	7830      	ldrb	r0, [r6, #0]
 800861c:	f7ff ff8a 	bl	8008534 <__hexdig_fun>
 8008620:	2800      	cmp	r0, #0
 8008622:	d1f8      	bne.n	8008616 <__gethex+0xb6>
 8008624:	1bad      	subs	r5, r5, r6
 8008626:	00ad      	lsls	r5, r5, #2
 8008628:	e004      	b.n	8008634 <__gethex+0xd4>
 800862a:	2400      	movs	r4, #0
 800862c:	4625      	mov	r5, r4
 800862e:	e7e0      	b.n	80085f2 <__gethex+0x92>
 8008630:	2d00      	cmp	r5, #0
 8008632:	d1f7      	bne.n	8008624 <__gethex+0xc4>
 8008634:	7833      	ldrb	r3, [r6, #0]
 8008636:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800863a:	2b50      	cmp	r3, #80	; 0x50
 800863c:	d13b      	bne.n	80086b6 <__gethex+0x156>
 800863e:	7873      	ldrb	r3, [r6, #1]
 8008640:	2b2b      	cmp	r3, #43	; 0x2b
 8008642:	d02c      	beq.n	800869e <__gethex+0x13e>
 8008644:	2b2d      	cmp	r3, #45	; 0x2d
 8008646:	d02e      	beq.n	80086a6 <__gethex+0x146>
 8008648:	1c71      	adds	r1, r6, #1
 800864a:	f04f 0900 	mov.w	r9, #0
 800864e:	7808      	ldrb	r0, [r1, #0]
 8008650:	f7ff ff70 	bl	8008534 <__hexdig_fun>
 8008654:	1e43      	subs	r3, r0, #1
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b18      	cmp	r3, #24
 800865a:	d82c      	bhi.n	80086b6 <__gethex+0x156>
 800865c:	f1a0 0210 	sub.w	r2, r0, #16
 8008660:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008664:	f7ff ff66 	bl	8008534 <__hexdig_fun>
 8008668:	1e43      	subs	r3, r0, #1
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b18      	cmp	r3, #24
 800866e:	d91d      	bls.n	80086ac <__gethex+0x14c>
 8008670:	f1b9 0f00 	cmp.w	r9, #0
 8008674:	d000      	beq.n	8008678 <__gethex+0x118>
 8008676:	4252      	negs	r2, r2
 8008678:	4415      	add	r5, r2
 800867a:	f8cb 1000 	str.w	r1, [fp]
 800867e:	b1e4      	cbz	r4, 80086ba <__gethex+0x15a>
 8008680:	9b00      	ldr	r3, [sp, #0]
 8008682:	2b00      	cmp	r3, #0
 8008684:	bf14      	ite	ne
 8008686:	2700      	movne	r7, #0
 8008688:	2706      	moveq	r7, #6
 800868a:	4638      	mov	r0, r7
 800868c:	b009      	add	sp, #36	; 0x24
 800868e:	ecbd 8b02 	vpop	{d8}
 8008692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008696:	463e      	mov	r6, r7
 8008698:	4625      	mov	r5, r4
 800869a:	2401      	movs	r4, #1
 800869c:	e7ca      	b.n	8008634 <__gethex+0xd4>
 800869e:	f04f 0900 	mov.w	r9, #0
 80086a2:	1cb1      	adds	r1, r6, #2
 80086a4:	e7d3      	b.n	800864e <__gethex+0xee>
 80086a6:	f04f 0901 	mov.w	r9, #1
 80086aa:	e7fa      	b.n	80086a2 <__gethex+0x142>
 80086ac:	230a      	movs	r3, #10
 80086ae:	fb03 0202 	mla	r2, r3, r2, r0
 80086b2:	3a10      	subs	r2, #16
 80086b4:	e7d4      	b.n	8008660 <__gethex+0x100>
 80086b6:	4631      	mov	r1, r6
 80086b8:	e7df      	b.n	800867a <__gethex+0x11a>
 80086ba:	1bf3      	subs	r3, r6, r7
 80086bc:	3b01      	subs	r3, #1
 80086be:	4621      	mov	r1, r4
 80086c0:	2b07      	cmp	r3, #7
 80086c2:	dc0b      	bgt.n	80086dc <__gethex+0x17c>
 80086c4:	ee18 0a10 	vmov	r0, s16
 80086c8:	f000 fa7e 	bl	8008bc8 <_Balloc>
 80086cc:	4604      	mov	r4, r0
 80086ce:	b940      	cbnz	r0, 80086e2 <__gethex+0x182>
 80086d0:	4b65      	ldr	r3, [pc, #404]	; (8008868 <__gethex+0x308>)
 80086d2:	4602      	mov	r2, r0
 80086d4:	21de      	movs	r1, #222	; 0xde
 80086d6:	4865      	ldr	r0, [pc, #404]	; (800886c <__gethex+0x30c>)
 80086d8:	f001 f97e 	bl	80099d8 <__assert_func>
 80086dc:	3101      	adds	r1, #1
 80086de:	105b      	asrs	r3, r3, #1
 80086e0:	e7ee      	b.n	80086c0 <__gethex+0x160>
 80086e2:	f100 0914 	add.w	r9, r0, #20
 80086e6:	f04f 0b00 	mov.w	fp, #0
 80086ea:	f1ca 0301 	rsb	r3, sl, #1
 80086ee:	f8cd 9008 	str.w	r9, [sp, #8]
 80086f2:	f8cd b000 	str.w	fp, [sp]
 80086f6:	9306      	str	r3, [sp, #24]
 80086f8:	42b7      	cmp	r7, r6
 80086fa:	d340      	bcc.n	800877e <__gethex+0x21e>
 80086fc:	9802      	ldr	r0, [sp, #8]
 80086fe:	9b00      	ldr	r3, [sp, #0]
 8008700:	f840 3b04 	str.w	r3, [r0], #4
 8008704:	eba0 0009 	sub.w	r0, r0, r9
 8008708:	1080      	asrs	r0, r0, #2
 800870a:	0146      	lsls	r6, r0, #5
 800870c:	6120      	str	r0, [r4, #16]
 800870e:	4618      	mov	r0, r3
 8008710:	f000 fb50 	bl	8008db4 <__hi0bits>
 8008714:	1a30      	subs	r0, r6, r0
 8008716:	f8d8 6000 	ldr.w	r6, [r8]
 800871a:	42b0      	cmp	r0, r6
 800871c:	dd63      	ble.n	80087e6 <__gethex+0x286>
 800871e:	1b87      	subs	r7, r0, r6
 8008720:	4639      	mov	r1, r7
 8008722:	4620      	mov	r0, r4
 8008724:	f000 feea 	bl	80094fc <__any_on>
 8008728:	4682      	mov	sl, r0
 800872a:	b1a8      	cbz	r0, 8008758 <__gethex+0x1f8>
 800872c:	1e7b      	subs	r3, r7, #1
 800872e:	1159      	asrs	r1, r3, #5
 8008730:	f003 021f 	and.w	r2, r3, #31
 8008734:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008738:	f04f 0a01 	mov.w	sl, #1
 800873c:	fa0a f202 	lsl.w	r2, sl, r2
 8008740:	420a      	tst	r2, r1
 8008742:	d009      	beq.n	8008758 <__gethex+0x1f8>
 8008744:	4553      	cmp	r3, sl
 8008746:	dd05      	ble.n	8008754 <__gethex+0x1f4>
 8008748:	1eb9      	subs	r1, r7, #2
 800874a:	4620      	mov	r0, r4
 800874c:	f000 fed6 	bl	80094fc <__any_on>
 8008750:	2800      	cmp	r0, #0
 8008752:	d145      	bne.n	80087e0 <__gethex+0x280>
 8008754:	f04f 0a02 	mov.w	sl, #2
 8008758:	4639      	mov	r1, r7
 800875a:	4620      	mov	r0, r4
 800875c:	f7ff fe98 	bl	8008490 <rshift>
 8008760:	443d      	add	r5, r7
 8008762:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008766:	42ab      	cmp	r3, r5
 8008768:	da4c      	bge.n	8008804 <__gethex+0x2a4>
 800876a:	ee18 0a10 	vmov	r0, s16
 800876e:	4621      	mov	r1, r4
 8008770:	f000 fa6a 	bl	8008c48 <_Bfree>
 8008774:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008776:	2300      	movs	r3, #0
 8008778:	6013      	str	r3, [r2, #0]
 800877a:	27a3      	movs	r7, #163	; 0xa3
 800877c:	e785      	b.n	800868a <__gethex+0x12a>
 800877e:	1e73      	subs	r3, r6, #1
 8008780:	9a05      	ldr	r2, [sp, #20]
 8008782:	9303      	str	r3, [sp, #12]
 8008784:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008788:	4293      	cmp	r3, r2
 800878a:	d019      	beq.n	80087c0 <__gethex+0x260>
 800878c:	f1bb 0f20 	cmp.w	fp, #32
 8008790:	d107      	bne.n	80087a2 <__gethex+0x242>
 8008792:	9b02      	ldr	r3, [sp, #8]
 8008794:	9a00      	ldr	r2, [sp, #0]
 8008796:	f843 2b04 	str.w	r2, [r3], #4
 800879a:	9302      	str	r3, [sp, #8]
 800879c:	2300      	movs	r3, #0
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	469b      	mov	fp, r3
 80087a2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80087a6:	f7ff fec5 	bl	8008534 <__hexdig_fun>
 80087aa:	9b00      	ldr	r3, [sp, #0]
 80087ac:	f000 000f 	and.w	r0, r0, #15
 80087b0:	fa00 f00b 	lsl.w	r0, r0, fp
 80087b4:	4303      	orrs	r3, r0
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	f10b 0b04 	add.w	fp, fp, #4
 80087bc:	9b03      	ldr	r3, [sp, #12]
 80087be:	e00d      	b.n	80087dc <__gethex+0x27c>
 80087c0:	9b03      	ldr	r3, [sp, #12]
 80087c2:	9a06      	ldr	r2, [sp, #24]
 80087c4:	4413      	add	r3, r2
 80087c6:	42bb      	cmp	r3, r7
 80087c8:	d3e0      	bcc.n	800878c <__gethex+0x22c>
 80087ca:	4618      	mov	r0, r3
 80087cc:	9901      	ldr	r1, [sp, #4]
 80087ce:	9307      	str	r3, [sp, #28]
 80087d0:	4652      	mov	r2, sl
 80087d2:	f001 f8e1 	bl	8009998 <strncmp>
 80087d6:	9b07      	ldr	r3, [sp, #28]
 80087d8:	2800      	cmp	r0, #0
 80087da:	d1d7      	bne.n	800878c <__gethex+0x22c>
 80087dc:	461e      	mov	r6, r3
 80087de:	e78b      	b.n	80086f8 <__gethex+0x198>
 80087e0:	f04f 0a03 	mov.w	sl, #3
 80087e4:	e7b8      	b.n	8008758 <__gethex+0x1f8>
 80087e6:	da0a      	bge.n	80087fe <__gethex+0x29e>
 80087e8:	1a37      	subs	r7, r6, r0
 80087ea:	4621      	mov	r1, r4
 80087ec:	ee18 0a10 	vmov	r0, s16
 80087f0:	463a      	mov	r2, r7
 80087f2:	f000 fc45 	bl	8009080 <__lshift>
 80087f6:	1bed      	subs	r5, r5, r7
 80087f8:	4604      	mov	r4, r0
 80087fa:	f100 0914 	add.w	r9, r0, #20
 80087fe:	f04f 0a00 	mov.w	sl, #0
 8008802:	e7ae      	b.n	8008762 <__gethex+0x202>
 8008804:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008808:	42a8      	cmp	r0, r5
 800880a:	dd72      	ble.n	80088f2 <__gethex+0x392>
 800880c:	1b45      	subs	r5, r0, r5
 800880e:	42ae      	cmp	r6, r5
 8008810:	dc36      	bgt.n	8008880 <__gethex+0x320>
 8008812:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008816:	2b02      	cmp	r3, #2
 8008818:	d02a      	beq.n	8008870 <__gethex+0x310>
 800881a:	2b03      	cmp	r3, #3
 800881c:	d02c      	beq.n	8008878 <__gethex+0x318>
 800881e:	2b01      	cmp	r3, #1
 8008820:	d115      	bne.n	800884e <__gethex+0x2ee>
 8008822:	42ae      	cmp	r6, r5
 8008824:	d113      	bne.n	800884e <__gethex+0x2ee>
 8008826:	2e01      	cmp	r6, #1
 8008828:	d10b      	bne.n	8008842 <__gethex+0x2e2>
 800882a:	9a04      	ldr	r2, [sp, #16]
 800882c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	2301      	movs	r3, #1
 8008834:	6123      	str	r3, [r4, #16]
 8008836:	f8c9 3000 	str.w	r3, [r9]
 800883a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800883c:	2762      	movs	r7, #98	; 0x62
 800883e:	601c      	str	r4, [r3, #0]
 8008840:	e723      	b.n	800868a <__gethex+0x12a>
 8008842:	1e71      	subs	r1, r6, #1
 8008844:	4620      	mov	r0, r4
 8008846:	f000 fe59 	bl	80094fc <__any_on>
 800884a:	2800      	cmp	r0, #0
 800884c:	d1ed      	bne.n	800882a <__gethex+0x2ca>
 800884e:	ee18 0a10 	vmov	r0, s16
 8008852:	4621      	mov	r1, r4
 8008854:	f000 f9f8 	bl	8008c48 <_Bfree>
 8008858:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800885a:	2300      	movs	r3, #0
 800885c:	6013      	str	r3, [r2, #0]
 800885e:	2750      	movs	r7, #80	; 0x50
 8008860:	e713      	b.n	800868a <__gethex+0x12a>
 8008862:	bf00      	nop
 8008864:	0800a808 	.word	0x0800a808
 8008868:	0800a78c 	.word	0x0800a78c
 800886c:	0800a79d 	.word	0x0800a79d
 8008870:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1eb      	bne.n	800884e <__gethex+0x2ee>
 8008876:	e7d8      	b.n	800882a <__gethex+0x2ca>
 8008878:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1d5      	bne.n	800882a <__gethex+0x2ca>
 800887e:	e7e6      	b.n	800884e <__gethex+0x2ee>
 8008880:	1e6f      	subs	r7, r5, #1
 8008882:	f1ba 0f00 	cmp.w	sl, #0
 8008886:	d131      	bne.n	80088ec <__gethex+0x38c>
 8008888:	b127      	cbz	r7, 8008894 <__gethex+0x334>
 800888a:	4639      	mov	r1, r7
 800888c:	4620      	mov	r0, r4
 800888e:	f000 fe35 	bl	80094fc <__any_on>
 8008892:	4682      	mov	sl, r0
 8008894:	117b      	asrs	r3, r7, #5
 8008896:	2101      	movs	r1, #1
 8008898:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800889c:	f007 071f 	and.w	r7, r7, #31
 80088a0:	fa01 f707 	lsl.w	r7, r1, r7
 80088a4:	421f      	tst	r7, r3
 80088a6:	4629      	mov	r1, r5
 80088a8:	4620      	mov	r0, r4
 80088aa:	bf18      	it	ne
 80088ac:	f04a 0a02 	orrne.w	sl, sl, #2
 80088b0:	1b76      	subs	r6, r6, r5
 80088b2:	f7ff fded 	bl	8008490 <rshift>
 80088b6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80088ba:	2702      	movs	r7, #2
 80088bc:	f1ba 0f00 	cmp.w	sl, #0
 80088c0:	d048      	beq.n	8008954 <__gethex+0x3f4>
 80088c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80088c6:	2b02      	cmp	r3, #2
 80088c8:	d015      	beq.n	80088f6 <__gethex+0x396>
 80088ca:	2b03      	cmp	r3, #3
 80088cc:	d017      	beq.n	80088fe <__gethex+0x39e>
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d109      	bne.n	80088e6 <__gethex+0x386>
 80088d2:	f01a 0f02 	tst.w	sl, #2
 80088d6:	d006      	beq.n	80088e6 <__gethex+0x386>
 80088d8:	f8d9 0000 	ldr.w	r0, [r9]
 80088dc:	ea4a 0a00 	orr.w	sl, sl, r0
 80088e0:	f01a 0f01 	tst.w	sl, #1
 80088e4:	d10e      	bne.n	8008904 <__gethex+0x3a4>
 80088e6:	f047 0710 	orr.w	r7, r7, #16
 80088ea:	e033      	b.n	8008954 <__gethex+0x3f4>
 80088ec:	f04f 0a01 	mov.w	sl, #1
 80088f0:	e7d0      	b.n	8008894 <__gethex+0x334>
 80088f2:	2701      	movs	r7, #1
 80088f4:	e7e2      	b.n	80088bc <__gethex+0x35c>
 80088f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088f8:	f1c3 0301 	rsb	r3, r3, #1
 80088fc:	9315      	str	r3, [sp, #84]	; 0x54
 80088fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008900:	2b00      	cmp	r3, #0
 8008902:	d0f0      	beq.n	80088e6 <__gethex+0x386>
 8008904:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008908:	f104 0314 	add.w	r3, r4, #20
 800890c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008910:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008914:	f04f 0c00 	mov.w	ip, #0
 8008918:	4618      	mov	r0, r3
 800891a:	f853 2b04 	ldr.w	r2, [r3], #4
 800891e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008922:	d01c      	beq.n	800895e <__gethex+0x3fe>
 8008924:	3201      	adds	r2, #1
 8008926:	6002      	str	r2, [r0, #0]
 8008928:	2f02      	cmp	r7, #2
 800892a:	f104 0314 	add.w	r3, r4, #20
 800892e:	d13f      	bne.n	80089b0 <__gethex+0x450>
 8008930:	f8d8 2000 	ldr.w	r2, [r8]
 8008934:	3a01      	subs	r2, #1
 8008936:	42b2      	cmp	r2, r6
 8008938:	d10a      	bne.n	8008950 <__gethex+0x3f0>
 800893a:	1171      	asrs	r1, r6, #5
 800893c:	2201      	movs	r2, #1
 800893e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008942:	f006 061f 	and.w	r6, r6, #31
 8008946:	fa02 f606 	lsl.w	r6, r2, r6
 800894a:	421e      	tst	r6, r3
 800894c:	bf18      	it	ne
 800894e:	4617      	movne	r7, r2
 8008950:	f047 0720 	orr.w	r7, r7, #32
 8008954:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008956:	601c      	str	r4, [r3, #0]
 8008958:	9b04      	ldr	r3, [sp, #16]
 800895a:	601d      	str	r5, [r3, #0]
 800895c:	e695      	b.n	800868a <__gethex+0x12a>
 800895e:	4299      	cmp	r1, r3
 8008960:	f843 cc04 	str.w	ip, [r3, #-4]
 8008964:	d8d8      	bhi.n	8008918 <__gethex+0x3b8>
 8008966:	68a3      	ldr	r3, [r4, #8]
 8008968:	459b      	cmp	fp, r3
 800896a:	db19      	blt.n	80089a0 <__gethex+0x440>
 800896c:	6861      	ldr	r1, [r4, #4]
 800896e:	ee18 0a10 	vmov	r0, s16
 8008972:	3101      	adds	r1, #1
 8008974:	f000 f928 	bl	8008bc8 <_Balloc>
 8008978:	4681      	mov	r9, r0
 800897a:	b918      	cbnz	r0, 8008984 <__gethex+0x424>
 800897c:	4b1a      	ldr	r3, [pc, #104]	; (80089e8 <__gethex+0x488>)
 800897e:	4602      	mov	r2, r0
 8008980:	2184      	movs	r1, #132	; 0x84
 8008982:	e6a8      	b.n	80086d6 <__gethex+0x176>
 8008984:	6922      	ldr	r2, [r4, #16]
 8008986:	3202      	adds	r2, #2
 8008988:	f104 010c 	add.w	r1, r4, #12
 800898c:	0092      	lsls	r2, r2, #2
 800898e:	300c      	adds	r0, #12
 8008990:	f000 f90c 	bl	8008bac <memcpy>
 8008994:	4621      	mov	r1, r4
 8008996:	ee18 0a10 	vmov	r0, s16
 800899a:	f000 f955 	bl	8008c48 <_Bfree>
 800899e:	464c      	mov	r4, r9
 80089a0:	6923      	ldr	r3, [r4, #16]
 80089a2:	1c5a      	adds	r2, r3, #1
 80089a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089a8:	6122      	str	r2, [r4, #16]
 80089aa:	2201      	movs	r2, #1
 80089ac:	615a      	str	r2, [r3, #20]
 80089ae:	e7bb      	b.n	8008928 <__gethex+0x3c8>
 80089b0:	6922      	ldr	r2, [r4, #16]
 80089b2:	455a      	cmp	r2, fp
 80089b4:	dd0b      	ble.n	80089ce <__gethex+0x46e>
 80089b6:	2101      	movs	r1, #1
 80089b8:	4620      	mov	r0, r4
 80089ba:	f7ff fd69 	bl	8008490 <rshift>
 80089be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089c2:	3501      	adds	r5, #1
 80089c4:	42ab      	cmp	r3, r5
 80089c6:	f6ff aed0 	blt.w	800876a <__gethex+0x20a>
 80089ca:	2701      	movs	r7, #1
 80089cc:	e7c0      	b.n	8008950 <__gethex+0x3f0>
 80089ce:	f016 061f 	ands.w	r6, r6, #31
 80089d2:	d0fa      	beq.n	80089ca <__gethex+0x46a>
 80089d4:	449a      	add	sl, r3
 80089d6:	f1c6 0620 	rsb	r6, r6, #32
 80089da:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80089de:	f000 f9e9 	bl	8008db4 <__hi0bits>
 80089e2:	42b0      	cmp	r0, r6
 80089e4:	dbe7      	blt.n	80089b6 <__gethex+0x456>
 80089e6:	e7f0      	b.n	80089ca <__gethex+0x46a>
 80089e8:	0800a78c 	.word	0x0800a78c

080089ec <L_shift>:
 80089ec:	f1c2 0208 	rsb	r2, r2, #8
 80089f0:	0092      	lsls	r2, r2, #2
 80089f2:	b570      	push	{r4, r5, r6, lr}
 80089f4:	f1c2 0620 	rsb	r6, r2, #32
 80089f8:	6843      	ldr	r3, [r0, #4]
 80089fa:	6804      	ldr	r4, [r0, #0]
 80089fc:	fa03 f506 	lsl.w	r5, r3, r6
 8008a00:	432c      	orrs	r4, r5
 8008a02:	40d3      	lsrs	r3, r2
 8008a04:	6004      	str	r4, [r0, #0]
 8008a06:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a0a:	4288      	cmp	r0, r1
 8008a0c:	d3f4      	bcc.n	80089f8 <L_shift+0xc>
 8008a0e:	bd70      	pop	{r4, r5, r6, pc}

08008a10 <__match>:
 8008a10:	b530      	push	{r4, r5, lr}
 8008a12:	6803      	ldr	r3, [r0, #0]
 8008a14:	3301      	adds	r3, #1
 8008a16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a1a:	b914      	cbnz	r4, 8008a22 <__match+0x12>
 8008a1c:	6003      	str	r3, [r0, #0]
 8008a1e:	2001      	movs	r0, #1
 8008a20:	bd30      	pop	{r4, r5, pc}
 8008a22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a26:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a2a:	2d19      	cmp	r5, #25
 8008a2c:	bf98      	it	ls
 8008a2e:	3220      	addls	r2, #32
 8008a30:	42a2      	cmp	r2, r4
 8008a32:	d0f0      	beq.n	8008a16 <__match+0x6>
 8008a34:	2000      	movs	r0, #0
 8008a36:	e7f3      	b.n	8008a20 <__match+0x10>

08008a38 <__hexnan>:
 8008a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a3c:	680b      	ldr	r3, [r1, #0]
 8008a3e:	6801      	ldr	r1, [r0, #0]
 8008a40:	115e      	asrs	r6, r3, #5
 8008a42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a46:	f013 031f 	ands.w	r3, r3, #31
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	bf18      	it	ne
 8008a4e:	3604      	addne	r6, #4
 8008a50:	2500      	movs	r5, #0
 8008a52:	1f37      	subs	r7, r6, #4
 8008a54:	4682      	mov	sl, r0
 8008a56:	4690      	mov	r8, r2
 8008a58:	9301      	str	r3, [sp, #4]
 8008a5a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a5e:	46b9      	mov	r9, r7
 8008a60:	463c      	mov	r4, r7
 8008a62:	9502      	str	r5, [sp, #8]
 8008a64:	46ab      	mov	fp, r5
 8008a66:	784a      	ldrb	r2, [r1, #1]
 8008a68:	1c4b      	adds	r3, r1, #1
 8008a6a:	9303      	str	r3, [sp, #12]
 8008a6c:	b342      	cbz	r2, 8008ac0 <__hexnan+0x88>
 8008a6e:	4610      	mov	r0, r2
 8008a70:	9105      	str	r1, [sp, #20]
 8008a72:	9204      	str	r2, [sp, #16]
 8008a74:	f7ff fd5e 	bl	8008534 <__hexdig_fun>
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	d14f      	bne.n	8008b1c <__hexnan+0xe4>
 8008a7c:	9a04      	ldr	r2, [sp, #16]
 8008a7e:	9905      	ldr	r1, [sp, #20]
 8008a80:	2a20      	cmp	r2, #32
 8008a82:	d818      	bhi.n	8008ab6 <__hexnan+0x7e>
 8008a84:	9b02      	ldr	r3, [sp, #8]
 8008a86:	459b      	cmp	fp, r3
 8008a88:	dd13      	ble.n	8008ab2 <__hexnan+0x7a>
 8008a8a:	454c      	cmp	r4, r9
 8008a8c:	d206      	bcs.n	8008a9c <__hexnan+0x64>
 8008a8e:	2d07      	cmp	r5, #7
 8008a90:	dc04      	bgt.n	8008a9c <__hexnan+0x64>
 8008a92:	462a      	mov	r2, r5
 8008a94:	4649      	mov	r1, r9
 8008a96:	4620      	mov	r0, r4
 8008a98:	f7ff ffa8 	bl	80089ec <L_shift>
 8008a9c:	4544      	cmp	r4, r8
 8008a9e:	d950      	bls.n	8008b42 <__hexnan+0x10a>
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	f1a4 0904 	sub.w	r9, r4, #4
 8008aa6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008aaa:	f8cd b008 	str.w	fp, [sp, #8]
 8008aae:	464c      	mov	r4, r9
 8008ab0:	461d      	mov	r5, r3
 8008ab2:	9903      	ldr	r1, [sp, #12]
 8008ab4:	e7d7      	b.n	8008a66 <__hexnan+0x2e>
 8008ab6:	2a29      	cmp	r2, #41	; 0x29
 8008ab8:	d156      	bne.n	8008b68 <__hexnan+0x130>
 8008aba:	3102      	adds	r1, #2
 8008abc:	f8ca 1000 	str.w	r1, [sl]
 8008ac0:	f1bb 0f00 	cmp.w	fp, #0
 8008ac4:	d050      	beq.n	8008b68 <__hexnan+0x130>
 8008ac6:	454c      	cmp	r4, r9
 8008ac8:	d206      	bcs.n	8008ad8 <__hexnan+0xa0>
 8008aca:	2d07      	cmp	r5, #7
 8008acc:	dc04      	bgt.n	8008ad8 <__hexnan+0xa0>
 8008ace:	462a      	mov	r2, r5
 8008ad0:	4649      	mov	r1, r9
 8008ad2:	4620      	mov	r0, r4
 8008ad4:	f7ff ff8a 	bl	80089ec <L_shift>
 8008ad8:	4544      	cmp	r4, r8
 8008ada:	d934      	bls.n	8008b46 <__hexnan+0x10e>
 8008adc:	f1a8 0204 	sub.w	r2, r8, #4
 8008ae0:	4623      	mov	r3, r4
 8008ae2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ae6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008aea:	429f      	cmp	r7, r3
 8008aec:	d2f9      	bcs.n	8008ae2 <__hexnan+0xaa>
 8008aee:	1b3b      	subs	r3, r7, r4
 8008af0:	f023 0303 	bic.w	r3, r3, #3
 8008af4:	3304      	adds	r3, #4
 8008af6:	3401      	adds	r4, #1
 8008af8:	3e03      	subs	r6, #3
 8008afa:	42b4      	cmp	r4, r6
 8008afc:	bf88      	it	hi
 8008afe:	2304      	movhi	r3, #4
 8008b00:	4443      	add	r3, r8
 8008b02:	2200      	movs	r2, #0
 8008b04:	f843 2b04 	str.w	r2, [r3], #4
 8008b08:	429f      	cmp	r7, r3
 8008b0a:	d2fb      	bcs.n	8008b04 <__hexnan+0xcc>
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	b91b      	cbnz	r3, 8008b18 <__hexnan+0xe0>
 8008b10:	4547      	cmp	r7, r8
 8008b12:	d127      	bne.n	8008b64 <__hexnan+0x12c>
 8008b14:	2301      	movs	r3, #1
 8008b16:	603b      	str	r3, [r7, #0]
 8008b18:	2005      	movs	r0, #5
 8008b1a:	e026      	b.n	8008b6a <__hexnan+0x132>
 8008b1c:	3501      	adds	r5, #1
 8008b1e:	2d08      	cmp	r5, #8
 8008b20:	f10b 0b01 	add.w	fp, fp, #1
 8008b24:	dd06      	ble.n	8008b34 <__hexnan+0xfc>
 8008b26:	4544      	cmp	r4, r8
 8008b28:	d9c3      	bls.n	8008ab2 <__hexnan+0x7a>
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b30:	2501      	movs	r5, #1
 8008b32:	3c04      	subs	r4, #4
 8008b34:	6822      	ldr	r2, [r4, #0]
 8008b36:	f000 000f 	and.w	r0, r0, #15
 8008b3a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008b3e:	6022      	str	r2, [r4, #0]
 8008b40:	e7b7      	b.n	8008ab2 <__hexnan+0x7a>
 8008b42:	2508      	movs	r5, #8
 8008b44:	e7b5      	b.n	8008ab2 <__hexnan+0x7a>
 8008b46:	9b01      	ldr	r3, [sp, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d0df      	beq.n	8008b0c <__hexnan+0xd4>
 8008b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b50:	f1c3 0320 	rsb	r3, r3, #32
 8008b54:	fa22 f303 	lsr.w	r3, r2, r3
 8008b58:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008b5c:	401a      	ands	r2, r3
 8008b5e:	f846 2c04 	str.w	r2, [r6, #-4]
 8008b62:	e7d3      	b.n	8008b0c <__hexnan+0xd4>
 8008b64:	3f04      	subs	r7, #4
 8008b66:	e7d1      	b.n	8008b0c <__hexnan+0xd4>
 8008b68:	2004      	movs	r0, #4
 8008b6a:	b007      	add	sp, #28
 8008b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b70 <_localeconv_r>:
 8008b70:	4800      	ldr	r0, [pc, #0]	; (8008b74 <_localeconv_r+0x4>)
 8008b72:	4770      	bx	lr
 8008b74:	20003110 	.word	0x20003110

08008b78 <malloc>:
 8008b78:	4b02      	ldr	r3, [pc, #8]	; (8008b84 <malloc+0xc>)
 8008b7a:	4601      	mov	r1, r0
 8008b7c:	6818      	ldr	r0, [r3, #0]
 8008b7e:	f000 bd3d 	b.w	80095fc <_malloc_r>
 8008b82:	bf00      	nop
 8008b84:	20002fb8 	.word	0x20002fb8

08008b88 <__ascii_mbtowc>:
 8008b88:	b082      	sub	sp, #8
 8008b8a:	b901      	cbnz	r1, 8008b8e <__ascii_mbtowc+0x6>
 8008b8c:	a901      	add	r1, sp, #4
 8008b8e:	b142      	cbz	r2, 8008ba2 <__ascii_mbtowc+0x1a>
 8008b90:	b14b      	cbz	r3, 8008ba6 <__ascii_mbtowc+0x1e>
 8008b92:	7813      	ldrb	r3, [r2, #0]
 8008b94:	600b      	str	r3, [r1, #0]
 8008b96:	7812      	ldrb	r2, [r2, #0]
 8008b98:	1e10      	subs	r0, r2, #0
 8008b9a:	bf18      	it	ne
 8008b9c:	2001      	movne	r0, #1
 8008b9e:	b002      	add	sp, #8
 8008ba0:	4770      	bx	lr
 8008ba2:	4610      	mov	r0, r2
 8008ba4:	e7fb      	b.n	8008b9e <__ascii_mbtowc+0x16>
 8008ba6:	f06f 0001 	mvn.w	r0, #1
 8008baa:	e7f8      	b.n	8008b9e <__ascii_mbtowc+0x16>

08008bac <memcpy>:
 8008bac:	440a      	add	r2, r1
 8008bae:	4291      	cmp	r1, r2
 8008bb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bb4:	d100      	bne.n	8008bb8 <memcpy+0xc>
 8008bb6:	4770      	bx	lr
 8008bb8:	b510      	push	{r4, lr}
 8008bba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bc2:	4291      	cmp	r1, r2
 8008bc4:	d1f9      	bne.n	8008bba <memcpy+0xe>
 8008bc6:	bd10      	pop	{r4, pc}

08008bc8 <_Balloc>:
 8008bc8:	b570      	push	{r4, r5, r6, lr}
 8008bca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bcc:	4604      	mov	r4, r0
 8008bce:	460d      	mov	r5, r1
 8008bd0:	b976      	cbnz	r6, 8008bf0 <_Balloc+0x28>
 8008bd2:	2010      	movs	r0, #16
 8008bd4:	f7ff ffd0 	bl	8008b78 <malloc>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	6260      	str	r0, [r4, #36]	; 0x24
 8008bdc:	b920      	cbnz	r0, 8008be8 <_Balloc+0x20>
 8008bde:	4b18      	ldr	r3, [pc, #96]	; (8008c40 <_Balloc+0x78>)
 8008be0:	4818      	ldr	r0, [pc, #96]	; (8008c44 <_Balloc+0x7c>)
 8008be2:	2166      	movs	r1, #102	; 0x66
 8008be4:	f000 fef8 	bl	80099d8 <__assert_func>
 8008be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bec:	6006      	str	r6, [r0, #0]
 8008bee:	60c6      	str	r6, [r0, #12]
 8008bf0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bf2:	68f3      	ldr	r3, [r6, #12]
 8008bf4:	b183      	cbz	r3, 8008c18 <_Balloc+0x50>
 8008bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bfe:	b9b8      	cbnz	r0, 8008c30 <_Balloc+0x68>
 8008c00:	2101      	movs	r1, #1
 8008c02:	fa01 f605 	lsl.w	r6, r1, r5
 8008c06:	1d72      	adds	r2, r6, #5
 8008c08:	0092      	lsls	r2, r2, #2
 8008c0a:	4620      	mov	r0, r4
 8008c0c:	f000 fc97 	bl	800953e <_calloc_r>
 8008c10:	b160      	cbz	r0, 8008c2c <_Balloc+0x64>
 8008c12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c16:	e00e      	b.n	8008c36 <_Balloc+0x6e>
 8008c18:	2221      	movs	r2, #33	; 0x21
 8008c1a:	2104      	movs	r1, #4
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f000 fc8e 	bl	800953e <_calloc_r>
 8008c22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c24:	60f0      	str	r0, [r6, #12]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d1e4      	bne.n	8008bf6 <_Balloc+0x2e>
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	bd70      	pop	{r4, r5, r6, pc}
 8008c30:	6802      	ldr	r2, [r0, #0]
 8008c32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c36:	2300      	movs	r3, #0
 8008c38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c3c:	e7f7      	b.n	8008c2e <_Balloc+0x66>
 8008c3e:	bf00      	nop
 8008c40:	0800a716 	.word	0x0800a716
 8008c44:	0800a81c 	.word	0x0800a81c

08008c48 <_Bfree>:
 8008c48:	b570      	push	{r4, r5, r6, lr}
 8008c4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c4c:	4605      	mov	r5, r0
 8008c4e:	460c      	mov	r4, r1
 8008c50:	b976      	cbnz	r6, 8008c70 <_Bfree+0x28>
 8008c52:	2010      	movs	r0, #16
 8008c54:	f7ff ff90 	bl	8008b78 <malloc>
 8008c58:	4602      	mov	r2, r0
 8008c5a:	6268      	str	r0, [r5, #36]	; 0x24
 8008c5c:	b920      	cbnz	r0, 8008c68 <_Bfree+0x20>
 8008c5e:	4b09      	ldr	r3, [pc, #36]	; (8008c84 <_Bfree+0x3c>)
 8008c60:	4809      	ldr	r0, [pc, #36]	; (8008c88 <_Bfree+0x40>)
 8008c62:	218a      	movs	r1, #138	; 0x8a
 8008c64:	f000 feb8 	bl	80099d8 <__assert_func>
 8008c68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c6c:	6006      	str	r6, [r0, #0]
 8008c6e:	60c6      	str	r6, [r0, #12]
 8008c70:	b13c      	cbz	r4, 8008c82 <_Bfree+0x3a>
 8008c72:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c74:	6862      	ldr	r2, [r4, #4]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c7c:	6021      	str	r1, [r4, #0]
 8008c7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c82:	bd70      	pop	{r4, r5, r6, pc}
 8008c84:	0800a716 	.word	0x0800a716
 8008c88:	0800a81c 	.word	0x0800a81c

08008c8c <__multadd>:
 8008c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c90:	690e      	ldr	r6, [r1, #16]
 8008c92:	4607      	mov	r7, r0
 8008c94:	4698      	mov	r8, r3
 8008c96:	460c      	mov	r4, r1
 8008c98:	f101 0014 	add.w	r0, r1, #20
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	6805      	ldr	r5, [r0, #0]
 8008ca0:	b2a9      	uxth	r1, r5
 8008ca2:	fb02 8101 	mla	r1, r2, r1, r8
 8008ca6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008caa:	0c2d      	lsrs	r5, r5, #16
 8008cac:	fb02 c505 	mla	r5, r2, r5, ip
 8008cb0:	b289      	uxth	r1, r1
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008cb8:	429e      	cmp	r6, r3
 8008cba:	f840 1b04 	str.w	r1, [r0], #4
 8008cbe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008cc2:	dcec      	bgt.n	8008c9e <__multadd+0x12>
 8008cc4:	f1b8 0f00 	cmp.w	r8, #0
 8008cc8:	d022      	beq.n	8008d10 <__multadd+0x84>
 8008cca:	68a3      	ldr	r3, [r4, #8]
 8008ccc:	42b3      	cmp	r3, r6
 8008cce:	dc19      	bgt.n	8008d04 <__multadd+0x78>
 8008cd0:	6861      	ldr	r1, [r4, #4]
 8008cd2:	4638      	mov	r0, r7
 8008cd4:	3101      	adds	r1, #1
 8008cd6:	f7ff ff77 	bl	8008bc8 <_Balloc>
 8008cda:	4605      	mov	r5, r0
 8008cdc:	b928      	cbnz	r0, 8008cea <__multadd+0x5e>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	4b0d      	ldr	r3, [pc, #52]	; (8008d18 <__multadd+0x8c>)
 8008ce2:	480e      	ldr	r0, [pc, #56]	; (8008d1c <__multadd+0x90>)
 8008ce4:	21b5      	movs	r1, #181	; 0xb5
 8008ce6:	f000 fe77 	bl	80099d8 <__assert_func>
 8008cea:	6922      	ldr	r2, [r4, #16]
 8008cec:	3202      	adds	r2, #2
 8008cee:	f104 010c 	add.w	r1, r4, #12
 8008cf2:	0092      	lsls	r2, r2, #2
 8008cf4:	300c      	adds	r0, #12
 8008cf6:	f7ff ff59 	bl	8008bac <memcpy>
 8008cfa:	4621      	mov	r1, r4
 8008cfc:	4638      	mov	r0, r7
 8008cfe:	f7ff ffa3 	bl	8008c48 <_Bfree>
 8008d02:	462c      	mov	r4, r5
 8008d04:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008d08:	3601      	adds	r6, #1
 8008d0a:	f8c3 8014 	str.w	r8, [r3, #20]
 8008d0e:	6126      	str	r6, [r4, #16]
 8008d10:	4620      	mov	r0, r4
 8008d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d16:	bf00      	nop
 8008d18:	0800a78c 	.word	0x0800a78c
 8008d1c:	0800a81c 	.word	0x0800a81c

08008d20 <__s2b>:
 8008d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d24:	460c      	mov	r4, r1
 8008d26:	4615      	mov	r5, r2
 8008d28:	461f      	mov	r7, r3
 8008d2a:	2209      	movs	r2, #9
 8008d2c:	3308      	adds	r3, #8
 8008d2e:	4606      	mov	r6, r0
 8008d30:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d34:	2100      	movs	r1, #0
 8008d36:	2201      	movs	r2, #1
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	db09      	blt.n	8008d50 <__s2b+0x30>
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	f7ff ff43 	bl	8008bc8 <_Balloc>
 8008d42:	b940      	cbnz	r0, 8008d56 <__s2b+0x36>
 8008d44:	4602      	mov	r2, r0
 8008d46:	4b19      	ldr	r3, [pc, #100]	; (8008dac <__s2b+0x8c>)
 8008d48:	4819      	ldr	r0, [pc, #100]	; (8008db0 <__s2b+0x90>)
 8008d4a:	21ce      	movs	r1, #206	; 0xce
 8008d4c:	f000 fe44 	bl	80099d8 <__assert_func>
 8008d50:	0052      	lsls	r2, r2, #1
 8008d52:	3101      	adds	r1, #1
 8008d54:	e7f0      	b.n	8008d38 <__s2b+0x18>
 8008d56:	9b08      	ldr	r3, [sp, #32]
 8008d58:	6143      	str	r3, [r0, #20]
 8008d5a:	2d09      	cmp	r5, #9
 8008d5c:	f04f 0301 	mov.w	r3, #1
 8008d60:	6103      	str	r3, [r0, #16]
 8008d62:	dd16      	ble.n	8008d92 <__s2b+0x72>
 8008d64:	f104 0909 	add.w	r9, r4, #9
 8008d68:	46c8      	mov	r8, r9
 8008d6a:	442c      	add	r4, r5
 8008d6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d70:	4601      	mov	r1, r0
 8008d72:	3b30      	subs	r3, #48	; 0x30
 8008d74:	220a      	movs	r2, #10
 8008d76:	4630      	mov	r0, r6
 8008d78:	f7ff ff88 	bl	8008c8c <__multadd>
 8008d7c:	45a0      	cmp	r8, r4
 8008d7e:	d1f5      	bne.n	8008d6c <__s2b+0x4c>
 8008d80:	f1a5 0408 	sub.w	r4, r5, #8
 8008d84:	444c      	add	r4, r9
 8008d86:	1b2d      	subs	r5, r5, r4
 8008d88:	1963      	adds	r3, r4, r5
 8008d8a:	42bb      	cmp	r3, r7
 8008d8c:	db04      	blt.n	8008d98 <__s2b+0x78>
 8008d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d92:	340a      	adds	r4, #10
 8008d94:	2509      	movs	r5, #9
 8008d96:	e7f6      	b.n	8008d86 <__s2b+0x66>
 8008d98:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d9c:	4601      	mov	r1, r0
 8008d9e:	3b30      	subs	r3, #48	; 0x30
 8008da0:	220a      	movs	r2, #10
 8008da2:	4630      	mov	r0, r6
 8008da4:	f7ff ff72 	bl	8008c8c <__multadd>
 8008da8:	e7ee      	b.n	8008d88 <__s2b+0x68>
 8008daa:	bf00      	nop
 8008dac:	0800a78c 	.word	0x0800a78c
 8008db0:	0800a81c 	.word	0x0800a81c

08008db4 <__hi0bits>:
 8008db4:	0c03      	lsrs	r3, r0, #16
 8008db6:	041b      	lsls	r3, r3, #16
 8008db8:	b9d3      	cbnz	r3, 8008df0 <__hi0bits+0x3c>
 8008dba:	0400      	lsls	r0, r0, #16
 8008dbc:	2310      	movs	r3, #16
 8008dbe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008dc2:	bf04      	itt	eq
 8008dc4:	0200      	lsleq	r0, r0, #8
 8008dc6:	3308      	addeq	r3, #8
 8008dc8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008dcc:	bf04      	itt	eq
 8008dce:	0100      	lsleq	r0, r0, #4
 8008dd0:	3304      	addeq	r3, #4
 8008dd2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008dd6:	bf04      	itt	eq
 8008dd8:	0080      	lsleq	r0, r0, #2
 8008dda:	3302      	addeq	r3, #2
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	db05      	blt.n	8008dec <__hi0bits+0x38>
 8008de0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008de4:	f103 0301 	add.w	r3, r3, #1
 8008de8:	bf08      	it	eq
 8008dea:	2320      	moveq	r3, #32
 8008dec:	4618      	mov	r0, r3
 8008dee:	4770      	bx	lr
 8008df0:	2300      	movs	r3, #0
 8008df2:	e7e4      	b.n	8008dbe <__hi0bits+0xa>

08008df4 <__lo0bits>:
 8008df4:	6803      	ldr	r3, [r0, #0]
 8008df6:	f013 0207 	ands.w	r2, r3, #7
 8008dfa:	4601      	mov	r1, r0
 8008dfc:	d00b      	beq.n	8008e16 <__lo0bits+0x22>
 8008dfe:	07da      	lsls	r2, r3, #31
 8008e00:	d424      	bmi.n	8008e4c <__lo0bits+0x58>
 8008e02:	0798      	lsls	r0, r3, #30
 8008e04:	bf49      	itett	mi
 8008e06:	085b      	lsrmi	r3, r3, #1
 8008e08:	089b      	lsrpl	r3, r3, #2
 8008e0a:	2001      	movmi	r0, #1
 8008e0c:	600b      	strmi	r3, [r1, #0]
 8008e0e:	bf5c      	itt	pl
 8008e10:	600b      	strpl	r3, [r1, #0]
 8008e12:	2002      	movpl	r0, #2
 8008e14:	4770      	bx	lr
 8008e16:	b298      	uxth	r0, r3
 8008e18:	b9b0      	cbnz	r0, 8008e48 <__lo0bits+0x54>
 8008e1a:	0c1b      	lsrs	r3, r3, #16
 8008e1c:	2010      	movs	r0, #16
 8008e1e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008e22:	bf04      	itt	eq
 8008e24:	0a1b      	lsreq	r3, r3, #8
 8008e26:	3008      	addeq	r0, #8
 8008e28:	071a      	lsls	r2, r3, #28
 8008e2a:	bf04      	itt	eq
 8008e2c:	091b      	lsreq	r3, r3, #4
 8008e2e:	3004      	addeq	r0, #4
 8008e30:	079a      	lsls	r2, r3, #30
 8008e32:	bf04      	itt	eq
 8008e34:	089b      	lsreq	r3, r3, #2
 8008e36:	3002      	addeq	r0, #2
 8008e38:	07da      	lsls	r2, r3, #31
 8008e3a:	d403      	bmi.n	8008e44 <__lo0bits+0x50>
 8008e3c:	085b      	lsrs	r3, r3, #1
 8008e3e:	f100 0001 	add.w	r0, r0, #1
 8008e42:	d005      	beq.n	8008e50 <__lo0bits+0x5c>
 8008e44:	600b      	str	r3, [r1, #0]
 8008e46:	4770      	bx	lr
 8008e48:	4610      	mov	r0, r2
 8008e4a:	e7e8      	b.n	8008e1e <__lo0bits+0x2a>
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	4770      	bx	lr
 8008e50:	2020      	movs	r0, #32
 8008e52:	4770      	bx	lr

08008e54 <__i2b>:
 8008e54:	b510      	push	{r4, lr}
 8008e56:	460c      	mov	r4, r1
 8008e58:	2101      	movs	r1, #1
 8008e5a:	f7ff feb5 	bl	8008bc8 <_Balloc>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	b928      	cbnz	r0, 8008e6e <__i2b+0x1a>
 8008e62:	4b05      	ldr	r3, [pc, #20]	; (8008e78 <__i2b+0x24>)
 8008e64:	4805      	ldr	r0, [pc, #20]	; (8008e7c <__i2b+0x28>)
 8008e66:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008e6a:	f000 fdb5 	bl	80099d8 <__assert_func>
 8008e6e:	2301      	movs	r3, #1
 8008e70:	6144      	str	r4, [r0, #20]
 8008e72:	6103      	str	r3, [r0, #16]
 8008e74:	bd10      	pop	{r4, pc}
 8008e76:	bf00      	nop
 8008e78:	0800a78c 	.word	0x0800a78c
 8008e7c:	0800a81c 	.word	0x0800a81c

08008e80 <__multiply>:
 8008e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e84:	4614      	mov	r4, r2
 8008e86:	690a      	ldr	r2, [r1, #16]
 8008e88:	6923      	ldr	r3, [r4, #16]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	bfb8      	it	lt
 8008e8e:	460b      	movlt	r3, r1
 8008e90:	460d      	mov	r5, r1
 8008e92:	bfbc      	itt	lt
 8008e94:	4625      	movlt	r5, r4
 8008e96:	461c      	movlt	r4, r3
 8008e98:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008e9c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008ea0:	68ab      	ldr	r3, [r5, #8]
 8008ea2:	6869      	ldr	r1, [r5, #4]
 8008ea4:	eb0a 0709 	add.w	r7, sl, r9
 8008ea8:	42bb      	cmp	r3, r7
 8008eaa:	b085      	sub	sp, #20
 8008eac:	bfb8      	it	lt
 8008eae:	3101      	addlt	r1, #1
 8008eb0:	f7ff fe8a 	bl	8008bc8 <_Balloc>
 8008eb4:	b930      	cbnz	r0, 8008ec4 <__multiply+0x44>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	4b42      	ldr	r3, [pc, #264]	; (8008fc4 <__multiply+0x144>)
 8008eba:	4843      	ldr	r0, [pc, #268]	; (8008fc8 <__multiply+0x148>)
 8008ebc:	f240 115d 	movw	r1, #349	; 0x15d
 8008ec0:	f000 fd8a 	bl	80099d8 <__assert_func>
 8008ec4:	f100 0614 	add.w	r6, r0, #20
 8008ec8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008ecc:	4633      	mov	r3, r6
 8008ece:	2200      	movs	r2, #0
 8008ed0:	4543      	cmp	r3, r8
 8008ed2:	d31e      	bcc.n	8008f12 <__multiply+0x92>
 8008ed4:	f105 0c14 	add.w	ip, r5, #20
 8008ed8:	f104 0314 	add.w	r3, r4, #20
 8008edc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008ee0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008ee4:	9202      	str	r2, [sp, #8]
 8008ee6:	ebac 0205 	sub.w	r2, ip, r5
 8008eea:	3a15      	subs	r2, #21
 8008eec:	f022 0203 	bic.w	r2, r2, #3
 8008ef0:	3204      	adds	r2, #4
 8008ef2:	f105 0115 	add.w	r1, r5, #21
 8008ef6:	458c      	cmp	ip, r1
 8008ef8:	bf38      	it	cc
 8008efa:	2204      	movcc	r2, #4
 8008efc:	9201      	str	r2, [sp, #4]
 8008efe:	9a02      	ldr	r2, [sp, #8]
 8008f00:	9303      	str	r3, [sp, #12]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d808      	bhi.n	8008f18 <__multiply+0x98>
 8008f06:	2f00      	cmp	r7, #0
 8008f08:	dc55      	bgt.n	8008fb6 <__multiply+0x136>
 8008f0a:	6107      	str	r7, [r0, #16]
 8008f0c:	b005      	add	sp, #20
 8008f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f12:	f843 2b04 	str.w	r2, [r3], #4
 8008f16:	e7db      	b.n	8008ed0 <__multiply+0x50>
 8008f18:	f8b3 a000 	ldrh.w	sl, [r3]
 8008f1c:	f1ba 0f00 	cmp.w	sl, #0
 8008f20:	d020      	beq.n	8008f64 <__multiply+0xe4>
 8008f22:	f105 0e14 	add.w	lr, r5, #20
 8008f26:	46b1      	mov	r9, r6
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008f2e:	f8d9 b000 	ldr.w	fp, [r9]
 8008f32:	b2a1      	uxth	r1, r4
 8008f34:	fa1f fb8b 	uxth.w	fp, fp
 8008f38:	fb0a b101 	mla	r1, sl, r1, fp
 8008f3c:	4411      	add	r1, r2
 8008f3e:	f8d9 2000 	ldr.w	r2, [r9]
 8008f42:	0c24      	lsrs	r4, r4, #16
 8008f44:	0c12      	lsrs	r2, r2, #16
 8008f46:	fb0a 2404 	mla	r4, sl, r4, r2
 8008f4a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008f4e:	b289      	uxth	r1, r1
 8008f50:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008f54:	45f4      	cmp	ip, lr
 8008f56:	f849 1b04 	str.w	r1, [r9], #4
 8008f5a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008f5e:	d8e4      	bhi.n	8008f2a <__multiply+0xaa>
 8008f60:	9901      	ldr	r1, [sp, #4]
 8008f62:	5072      	str	r2, [r6, r1]
 8008f64:	9a03      	ldr	r2, [sp, #12]
 8008f66:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008f6a:	3304      	adds	r3, #4
 8008f6c:	f1b9 0f00 	cmp.w	r9, #0
 8008f70:	d01f      	beq.n	8008fb2 <__multiply+0x132>
 8008f72:	6834      	ldr	r4, [r6, #0]
 8008f74:	f105 0114 	add.w	r1, r5, #20
 8008f78:	46b6      	mov	lr, r6
 8008f7a:	f04f 0a00 	mov.w	sl, #0
 8008f7e:	880a      	ldrh	r2, [r1, #0]
 8008f80:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008f84:	fb09 b202 	mla	r2, r9, r2, fp
 8008f88:	4492      	add	sl, r2
 8008f8a:	b2a4      	uxth	r4, r4
 8008f8c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008f90:	f84e 4b04 	str.w	r4, [lr], #4
 8008f94:	f851 4b04 	ldr.w	r4, [r1], #4
 8008f98:	f8be 2000 	ldrh.w	r2, [lr]
 8008f9c:	0c24      	lsrs	r4, r4, #16
 8008f9e:	fb09 2404 	mla	r4, r9, r4, r2
 8008fa2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008fa6:	458c      	cmp	ip, r1
 8008fa8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008fac:	d8e7      	bhi.n	8008f7e <__multiply+0xfe>
 8008fae:	9a01      	ldr	r2, [sp, #4]
 8008fb0:	50b4      	str	r4, [r6, r2]
 8008fb2:	3604      	adds	r6, #4
 8008fb4:	e7a3      	b.n	8008efe <__multiply+0x7e>
 8008fb6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1a5      	bne.n	8008f0a <__multiply+0x8a>
 8008fbe:	3f01      	subs	r7, #1
 8008fc0:	e7a1      	b.n	8008f06 <__multiply+0x86>
 8008fc2:	bf00      	nop
 8008fc4:	0800a78c 	.word	0x0800a78c
 8008fc8:	0800a81c 	.word	0x0800a81c

08008fcc <__pow5mult>:
 8008fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fd0:	4615      	mov	r5, r2
 8008fd2:	f012 0203 	ands.w	r2, r2, #3
 8008fd6:	4606      	mov	r6, r0
 8008fd8:	460f      	mov	r7, r1
 8008fda:	d007      	beq.n	8008fec <__pow5mult+0x20>
 8008fdc:	4c25      	ldr	r4, [pc, #148]	; (8009074 <__pow5mult+0xa8>)
 8008fde:	3a01      	subs	r2, #1
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008fe6:	f7ff fe51 	bl	8008c8c <__multadd>
 8008fea:	4607      	mov	r7, r0
 8008fec:	10ad      	asrs	r5, r5, #2
 8008fee:	d03d      	beq.n	800906c <__pow5mult+0xa0>
 8008ff0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008ff2:	b97c      	cbnz	r4, 8009014 <__pow5mult+0x48>
 8008ff4:	2010      	movs	r0, #16
 8008ff6:	f7ff fdbf 	bl	8008b78 <malloc>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	6270      	str	r0, [r6, #36]	; 0x24
 8008ffe:	b928      	cbnz	r0, 800900c <__pow5mult+0x40>
 8009000:	4b1d      	ldr	r3, [pc, #116]	; (8009078 <__pow5mult+0xac>)
 8009002:	481e      	ldr	r0, [pc, #120]	; (800907c <__pow5mult+0xb0>)
 8009004:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009008:	f000 fce6 	bl	80099d8 <__assert_func>
 800900c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009010:	6004      	str	r4, [r0, #0]
 8009012:	60c4      	str	r4, [r0, #12]
 8009014:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009018:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800901c:	b94c      	cbnz	r4, 8009032 <__pow5mult+0x66>
 800901e:	f240 2171 	movw	r1, #625	; 0x271
 8009022:	4630      	mov	r0, r6
 8009024:	f7ff ff16 	bl	8008e54 <__i2b>
 8009028:	2300      	movs	r3, #0
 800902a:	f8c8 0008 	str.w	r0, [r8, #8]
 800902e:	4604      	mov	r4, r0
 8009030:	6003      	str	r3, [r0, #0]
 8009032:	f04f 0900 	mov.w	r9, #0
 8009036:	07eb      	lsls	r3, r5, #31
 8009038:	d50a      	bpl.n	8009050 <__pow5mult+0x84>
 800903a:	4639      	mov	r1, r7
 800903c:	4622      	mov	r2, r4
 800903e:	4630      	mov	r0, r6
 8009040:	f7ff ff1e 	bl	8008e80 <__multiply>
 8009044:	4639      	mov	r1, r7
 8009046:	4680      	mov	r8, r0
 8009048:	4630      	mov	r0, r6
 800904a:	f7ff fdfd 	bl	8008c48 <_Bfree>
 800904e:	4647      	mov	r7, r8
 8009050:	106d      	asrs	r5, r5, #1
 8009052:	d00b      	beq.n	800906c <__pow5mult+0xa0>
 8009054:	6820      	ldr	r0, [r4, #0]
 8009056:	b938      	cbnz	r0, 8009068 <__pow5mult+0x9c>
 8009058:	4622      	mov	r2, r4
 800905a:	4621      	mov	r1, r4
 800905c:	4630      	mov	r0, r6
 800905e:	f7ff ff0f 	bl	8008e80 <__multiply>
 8009062:	6020      	str	r0, [r4, #0]
 8009064:	f8c0 9000 	str.w	r9, [r0]
 8009068:	4604      	mov	r4, r0
 800906a:	e7e4      	b.n	8009036 <__pow5mult+0x6a>
 800906c:	4638      	mov	r0, r7
 800906e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009072:	bf00      	nop
 8009074:	0800a970 	.word	0x0800a970
 8009078:	0800a716 	.word	0x0800a716
 800907c:	0800a81c 	.word	0x0800a81c

08009080 <__lshift>:
 8009080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009084:	460c      	mov	r4, r1
 8009086:	6849      	ldr	r1, [r1, #4]
 8009088:	6923      	ldr	r3, [r4, #16]
 800908a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800908e:	68a3      	ldr	r3, [r4, #8]
 8009090:	4607      	mov	r7, r0
 8009092:	4691      	mov	r9, r2
 8009094:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009098:	f108 0601 	add.w	r6, r8, #1
 800909c:	42b3      	cmp	r3, r6
 800909e:	db0b      	blt.n	80090b8 <__lshift+0x38>
 80090a0:	4638      	mov	r0, r7
 80090a2:	f7ff fd91 	bl	8008bc8 <_Balloc>
 80090a6:	4605      	mov	r5, r0
 80090a8:	b948      	cbnz	r0, 80090be <__lshift+0x3e>
 80090aa:	4602      	mov	r2, r0
 80090ac:	4b28      	ldr	r3, [pc, #160]	; (8009150 <__lshift+0xd0>)
 80090ae:	4829      	ldr	r0, [pc, #164]	; (8009154 <__lshift+0xd4>)
 80090b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80090b4:	f000 fc90 	bl	80099d8 <__assert_func>
 80090b8:	3101      	adds	r1, #1
 80090ba:	005b      	lsls	r3, r3, #1
 80090bc:	e7ee      	b.n	800909c <__lshift+0x1c>
 80090be:	2300      	movs	r3, #0
 80090c0:	f100 0114 	add.w	r1, r0, #20
 80090c4:	f100 0210 	add.w	r2, r0, #16
 80090c8:	4618      	mov	r0, r3
 80090ca:	4553      	cmp	r3, sl
 80090cc:	db33      	blt.n	8009136 <__lshift+0xb6>
 80090ce:	6920      	ldr	r0, [r4, #16]
 80090d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80090d4:	f104 0314 	add.w	r3, r4, #20
 80090d8:	f019 091f 	ands.w	r9, r9, #31
 80090dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80090e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80090e4:	d02b      	beq.n	800913e <__lshift+0xbe>
 80090e6:	f1c9 0e20 	rsb	lr, r9, #32
 80090ea:	468a      	mov	sl, r1
 80090ec:	2200      	movs	r2, #0
 80090ee:	6818      	ldr	r0, [r3, #0]
 80090f0:	fa00 f009 	lsl.w	r0, r0, r9
 80090f4:	4302      	orrs	r2, r0
 80090f6:	f84a 2b04 	str.w	r2, [sl], #4
 80090fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80090fe:	459c      	cmp	ip, r3
 8009100:	fa22 f20e 	lsr.w	r2, r2, lr
 8009104:	d8f3      	bhi.n	80090ee <__lshift+0x6e>
 8009106:	ebac 0304 	sub.w	r3, ip, r4
 800910a:	3b15      	subs	r3, #21
 800910c:	f023 0303 	bic.w	r3, r3, #3
 8009110:	3304      	adds	r3, #4
 8009112:	f104 0015 	add.w	r0, r4, #21
 8009116:	4584      	cmp	ip, r0
 8009118:	bf38      	it	cc
 800911a:	2304      	movcc	r3, #4
 800911c:	50ca      	str	r2, [r1, r3]
 800911e:	b10a      	cbz	r2, 8009124 <__lshift+0xa4>
 8009120:	f108 0602 	add.w	r6, r8, #2
 8009124:	3e01      	subs	r6, #1
 8009126:	4638      	mov	r0, r7
 8009128:	612e      	str	r6, [r5, #16]
 800912a:	4621      	mov	r1, r4
 800912c:	f7ff fd8c 	bl	8008c48 <_Bfree>
 8009130:	4628      	mov	r0, r5
 8009132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009136:	f842 0f04 	str.w	r0, [r2, #4]!
 800913a:	3301      	adds	r3, #1
 800913c:	e7c5      	b.n	80090ca <__lshift+0x4a>
 800913e:	3904      	subs	r1, #4
 8009140:	f853 2b04 	ldr.w	r2, [r3], #4
 8009144:	f841 2f04 	str.w	r2, [r1, #4]!
 8009148:	459c      	cmp	ip, r3
 800914a:	d8f9      	bhi.n	8009140 <__lshift+0xc0>
 800914c:	e7ea      	b.n	8009124 <__lshift+0xa4>
 800914e:	bf00      	nop
 8009150:	0800a78c 	.word	0x0800a78c
 8009154:	0800a81c 	.word	0x0800a81c

08009158 <__mcmp>:
 8009158:	b530      	push	{r4, r5, lr}
 800915a:	6902      	ldr	r2, [r0, #16]
 800915c:	690c      	ldr	r4, [r1, #16]
 800915e:	1b12      	subs	r2, r2, r4
 8009160:	d10e      	bne.n	8009180 <__mcmp+0x28>
 8009162:	f100 0314 	add.w	r3, r0, #20
 8009166:	3114      	adds	r1, #20
 8009168:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800916c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009170:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009174:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009178:	42a5      	cmp	r5, r4
 800917a:	d003      	beq.n	8009184 <__mcmp+0x2c>
 800917c:	d305      	bcc.n	800918a <__mcmp+0x32>
 800917e:	2201      	movs	r2, #1
 8009180:	4610      	mov	r0, r2
 8009182:	bd30      	pop	{r4, r5, pc}
 8009184:	4283      	cmp	r3, r0
 8009186:	d3f3      	bcc.n	8009170 <__mcmp+0x18>
 8009188:	e7fa      	b.n	8009180 <__mcmp+0x28>
 800918a:	f04f 32ff 	mov.w	r2, #4294967295
 800918e:	e7f7      	b.n	8009180 <__mcmp+0x28>

08009190 <__mdiff>:
 8009190:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009194:	460c      	mov	r4, r1
 8009196:	4606      	mov	r6, r0
 8009198:	4611      	mov	r1, r2
 800919a:	4620      	mov	r0, r4
 800919c:	4617      	mov	r7, r2
 800919e:	f7ff ffdb 	bl	8009158 <__mcmp>
 80091a2:	1e05      	subs	r5, r0, #0
 80091a4:	d110      	bne.n	80091c8 <__mdiff+0x38>
 80091a6:	4629      	mov	r1, r5
 80091a8:	4630      	mov	r0, r6
 80091aa:	f7ff fd0d 	bl	8008bc8 <_Balloc>
 80091ae:	b930      	cbnz	r0, 80091be <__mdiff+0x2e>
 80091b0:	4b39      	ldr	r3, [pc, #228]	; (8009298 <__mdiff+0x108>)
 80091b2:	4602      	mov	r2, r0
 80091b4:	f240 2132 	movw	r1, #562	; 0x232
 80091b8:	4838      	ldr	r0, [pc, #224]	; (800929c <__mdiff+0x10c>)
 80091ba:	f000 fc0d 	bl	80099d8 <__assert_func>
 80091be:	2301      	movs	r3, #1
 80091c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80091c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c8:	bfa4      	itt	ge
 80091ca:	463b      	movge	r3, r7
 80091cc:	4627      	movge	r7, r4
 80091ce:	4630      	mov	r0, r6
 80091d0:	6879      	ldr	r1, [r7, #4]
 80091d2:	bfa6      	itte	ge
 80091d4:	461c      	movge	r4, r3
 80091d6:	2500      	movge	r5, #0
 80091d8:	2501      	movlt	r5, #1
 80091da:	f7ff fcf5 	bl	8008bc8 <_Balloc>
 80091de:	b920      	cbnz	r0, 80091ea <__mdiff+0x5a>
 80091e0:	4b2d      	ldr	r3, [pc, #180]	; (8009298 <__mdiff+0x108>)
 80091e2:	4602      	mov	r2, r0
 80091e4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80091e8:	e7e6      	b.n	80091b8 <__mdiff+0x28>
 80091ea:	693e      	ldr	r6, [r7, #16]
 80091ec:	60c5      	str	r5, [r0, #12]
 80091ee:	6925      	ldr	r5, [r4, #16]
 80091f0:	f107 0114 	add.w	r1, r7, #20
 80091f4:	f104 0914 	add.w	r9, r4, #20
 80091f8:	f100 0e14 	add.w	lr, r0, #20
 80091fc:	f107 0210 	add.w	r2, r7, #16
 8009200:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009204:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009208:	46f2      	mov	sl, lr
 800920a:	2700      	movs	r7, #0
 800920c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009210:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009214:	fa1f f883 	uxth.w	r8, r3
 8009218:	fa17 f78b 	uxtah	r7, r7, fp
 800921c:	0c1b      	lsrs	r3, r3, #16
 800921e:	eba7 0808 	sub.w	r8, r7, r8
 8009222:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009226:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800922a:	fa1f f888 	uxth.w	r8, r8
 800922e:	141f      	asrs	r7, r3, #16
 8009230:	454d      	cmp	r5, r9
 8009232:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009236:	f84a 3b04 	str.w	r3, [sl], #4
 800923a:	d8e7      	bhi.n	800920c <__mdiff+0x7c>
 800923c:	1b2b      	subs	r3, r5, r4
 800923e:	3b15      	subs	r3, #21
 8009240:	f023 0303 	bic.w	r3, r3, #3
 8009244:	3304      	adds	r3, #4
 8009246:	3415      	adds	r4, #21
 8009248:	42a5      	cmp	r5, r4
 800924a:	bf38      	it	cc
 800924c:	2304      	movcc	r3, #4
 800924e:	4419      	add	r1, r3
 8009250:	4473      	add	r3, lr
 8009252:	469e      	mov	lr, r3
 8009254:	460d      	mov	r5, r1
 8009256:	4565      	cmp	r5, ip
 8009258:	d30e      	bcc.n	8009278 <__mdiff+0xe8>
 800925a:	f10c 0203 	add.w	r2, ip, #3
 800925e:	1a52      	subs	r2, r2, r1
 8009260:	f022 0203 	bic.w	r2, r2, #3
 8009264:	3903      	subs	r1, #3
 8009266:	458c      	cmp	ip, r1
 8009268:	bf38      	it	cc
 800926a:	2200      	movcc	r2, #0
 800926c:	441a      	add	r2, r3
 800926e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009272:	b17b      	cbz	r3, 8009294 <__mdiff+0x104>
 8009274:	6106      	str	r6, [r0, #16]
 8009276:	e7a5      	b.n	80091c4 <__mdiff+0x34>
 8009278:	f855 8b04 	ldr.w	r8, [r5], #4
 800927c:	fa17 f488 	uxtah	r4, r7, r8
 8009280:	1422      	asrs	r2, r4, #16
 8009282:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009286:	b2a4      	uxth	r4, r4
 8009288:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800928c:	f84e 4b04 	str.w	r4, [lr], #4
 8009290:	1417      	asrs	r7, r2, #16
 8009292:	e7e0      	b.n	8009256 <__mdiff+0xc6>
 8009294:	3e01      	subs	r6, #1
 8009296:	e7ea      	b.n	800926e <__mdiff+0xde>
 8009298:	0800a78c 	.word	0x0800a78c
 800929c:	0800a81c 	.word	0x0800a81c

080092a0 <__ulp>:
 80092a0:	b082      	sub	sp, #8
 80092a2:	ed8d 0b00 	vstr	d0, [sp]
 80092a6:	9b01      	ldr	r3, [sp, #4]
 80092a8:	4912      	ldr	r1, [pc, #72]	; (80092f4 <__ulp+0x54>)
 80092aa:	4019      	ands	r1, r3
 80092ac:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80092b0:	2900      	cmp	r1, #0
 80092b2:	dd05      	ble.n	80092c0 <__ulp+0x20>
 80092b4:	2200      	movs	r2, #0
 80092b6:	460b      	mov	r3, r1
 80092b8:	ec43 2b10 	vmov	d0, r2, r3
 80092bc:	b002      	add	sp, #8
 80092be:	4770      	bx	lr
 80092c0:	4249      	negs	r1, r1
 80092c2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80092c6:	ea4f 5021 	mov.w	r0, r1, asr #20
 80092ca:	f04f 0200 	mov.w	r2, #0
 80092ce:	f04f 0300 	mov.w	r3, #0
 80092d2:	da04      	bge.n	80092de <__ulp+0x3e>
 80092d4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80092d8:	fa41 f300 	asr.w	r3, r1, r0
 80092dc:	e7ec      	b.n	80092b8 <__ulp+0x18>
 80092de:	f1a0 0114 	sub.w	r1, r0, #20
 80092e2:	291e      	cmp	r1, #30
 80092e4:	bfda      	itte	le
 80092e6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80092ea:	fa20 f101 	lsrle.w	r1, r0, r1
 80092ee:	2101      	movgt	r1, #1
 80092f0:	460a      	mov	r2, r1
 80092f2:	e7e1      	b.n	80092b8 <__ulp+0x18>
 80092f4:	7ff00000 	.word	0x7ff00000

080092f8 <__b2d>:
 80092f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fa:	6905      	ldr	r5, [r0, #16]
 80092fc:	f100 0714 	add.w	r7, r0, #20
 8009300:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009304:	1f2e      	subs	r6, r5, #4
 8009306:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800930a:	4620      	mov	r0, r4
 800930c:	f7ff fd52 	bl	8008db4 <__hi0bits>
 8009310:	f1c0 0320 	rsb	r3, r0, #32
 8009314:	280a      	cmp	r0, #10
 8009316:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009394 <__b2d+0x9c>
 800931a:	600b      	str	r3, [r1, #0]
 800931c:	dc14      	bgt.n	8009348 <__b2d+0x50>
 800931e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009322:	fa24 f10e 	lsr.w	r1, r4, lr
 8009326:	42b7      	cmp	r7, r6
 8009328:	ea41 030c 	orr.w	r3, r1, ip
 800932c:	bf34      	ite	cc
 800932e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009332:	2100      	movcs	r1, #0
 8009334:	3015      	adds	r0, #21
 8009336:	fa04 f000 	lsl.w	r0, r4, r0
 800933a:	fa21 f10e 	lsr.w	r1, r1, lr
 800933e:	ea40 0201 	orr.w	r2, r0, r1
 8009342:	ec43 2b10 	vmov	d0, r2, r3
 8009346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009348:	42b7      	cmp	r7, r6
 800934a:	bf3a      	itte	cc
 800934c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009350:	f1a5 0608 	subcc.w	r6, r5, #8
 8009354:	2100      	movcs	r1, #0
 8009356:	380b      	subs	r0, #11
 8009358:	d017      	beq.n	800938a <__b2d+0x92>
 800935a:	f1c0 0c20 	rsb	ip, r0, #32
 800935e:	fa04 f500 	lsl.w	r5, r4, r0
 8009362:	42be      	cmp	r6, r7
 8009364:	fa21 f40c 	lsr.w	r4, r1, ip
 8009368:	ea45 0504 	orr.w	r5, r5, r4
 800936c:	bf8c      	ite	hi
 800936e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009372:	2400      	movls	r4, #0
 8009374:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009378:	fa01 f000 	lsl.w	r0, r1, r0
 800937c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009380:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009384:	ea40 0204 	orr.w	r2, r0, r4
 8009388:	e7db      	b.n	8009342 <__b2d+0x4a>
 800938a:	ea44 030c 	orr.w	r3, r4, ip
 800938e:	460a      	mov	r2, r1
 8009390:	e7d7      	b.n	8009342 <__b2d+0x4a>
 8009392:	bf00      	nop
 8009394:	3ff00000 	.word	0x3ff00000

08009398 <__d2b>:
 8009398:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800939c:	4689      	mov	r9, r1
 800939e:	2101      	movs	r1, #1
 80093a0:	ec57 6b10 	vmov	r6, r7, d0
 80093a4:	4690      	mov	r8, r2
 80093a6:	f7ff fc0f 	bl	8008bc8 <_Balloc>
 80093aa:	4604      	mov	r4, r0
 80093ac:	b930      	cbnz	r0, 80093bc <__d2b+0x24>
 80093ae:	4602      	mov	r2, r0
 80093b0:	4b25      	ldr	r3, [pc, #148]	; (8009448 <__d2b+0xb0>)
 80093b2:	4826      	ldr	r0, [pc, #152]	; (800944c <__d2b+0xb4>)
 80093b4:	f240 310a 	movw	r1, #778	; 0x30a
 80093b8:	f000 fb0e 	bl	80099d8 <__assert_func>
 80093bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80093c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80093c4:	bb35      	cbnz	r5, 8009414 <__d2b+0x7c>
 80093c6:	2e00      	cmp	r6, #0
 80093c8:	9301      	str	r3, [sp, #4]
 80093ca:	d028      	beq.n	800941e <__d2b+0x86>
 80093cc:	4668      	mov	r0, sp
 80093ce:	9600      	str	r6, [sp, #0]
 80093d0:	f7ff fd10 	bl	8008df4 <__lo0bits>
 80093d4:	9900      	ldr	r1, [sp, #0]
 80093d6:	b300      	cbz	r0, 800941a <__d2b+0x82>
 80093d8:	9a01      	ldr	r2, [sp, #4]
 80093da:	f1c0 0320 	rsb	r3, r0, #32
 80093de:	fa02 f303 	lsl.w	r3, r2, r3
 80093e2:	430b      	orrs	r3, r1
 80093e4:	40c2      	lsrs	r2, r0
 80093e6:	6163      	str	r3, [r4, #20]
 80093e8:	9201      	str	r2, [sp, #4]
 80093ea:	9b01      	ldr	r3, [sp, #4]
 80093ec:	61a3      	str	r3, [r4, #24]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	bf14      	ite	ne
 80093f2:	2202      	movne	r2, #2
 80093f4:	2201      	moveq	r2, #1
 80093f6:	6122      	str	r2, [r4, #16]
 80093f8:	b1d5      	cbz	r5, 8009430 <__d2b+0x98>
 80093fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80093fe:	4405      	add	r5, r0
 8009400:	f8c9 5000 	str.w	r5, [r9]
 8009404:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009408:	f8c8 0000 	str.w	r0, [r8]
 800940c:	4620      	mov	r0, r4
 800940e:	b003      	add	sp, #12
 8009410:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009414:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009418:	e7d5      	b.n	80093c6 <__d2b+0x2e>
 800941a:	6161      	str	r1, [r4, #20]
 800941c:	e7e5      	b.n	80093ea <__d2b+0x52>
 800941e:	a801      	add	r0, sp, #4
 8009420:	f7ff fce8 	bl	8008df4 <__lo0bits>
 8009424:	9b01      	ldr	r3, [sp, #4]
 8009426:	6163      	str	r3, [r4, #20]
 8009428:	2201      	movs	r2, #1
 800942a:	6122      	str	r2, [r4, #16]
 800942c:	3020      	adds	r0, #32
 800942e:	e7e3      	b.n	80093f8 <__d2b+0x60>
 8009430:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009434:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009438:	f8c9 0000 	str.w	r0, [r9]
 800943c:	6918      	ldr	r0, [r3, #16]
 800943e:	f7ff fcb9 	bl	8008db4 <__hi0bits>
 8009442:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009446:	e7df      	b.n	8009408 <__d2b+0x70>
 8009448:	0800a78c 	.word	0x0800a78c
 800944c:	0800a81c 	.word	0x0800a81c

08009450 <__ratio>:
 8009450:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009454:	4688      	mov	r8, r1
 8009456:	4669      	mov	r1, sp
 8009458:	4681      	mov	r9, r0
 800945a:	f7ff ff4d 	bl	80092f8 <__b2d>
 800945e:	a901      	add	r1, sp, #4
 8009460:	4640      	mov	r0, r8
 8009462:	ec55 4b10 	vmov	r4, r5, d0
 8009466:	f7ff ff47 	bl	80092f8 <__b2d>
 800946a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800946e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009472:	eba3 0c02 	sub.w	ip, r3, r2
 8009476:	e9dd 3200 	ldrd	r3, r2, [sp]
 800947a:	1a9b      	subs	r3, r3, r2
 800947c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009480:	ec51 0b10 	vmov	r0, r1, d0
 8009484:	2b00      	cmp	r3, #0
 8009486:	bfd6      	itet	le
 8009488:	460a      	movle	r2, r1
 800948a:	462a      	movgt	r2, r5
 800948c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009490:	468b      	mov	fp, r1
 8009492:	462f      	mov	r7, r5
 8009494:	bfd4      	ite	le
 8009496:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800949a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800949e:	4620      	mov	r0, r4
 80094a0:	ee10 2a10 	vmov	r2, s0
 80094a4:	465b      	mov	r3, fp
 80094a6:	4639      	mov	r1, r7
 80094a8:	f7f7 f9d0 	bl	800084c <__aeabi_ddiv>
 80094ac:	ec41 0b10 	vmov	d0, r0, r1
 80094b0:	b003      	add	sp, #12
 80094b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080094b6 <__copybits>:
 80094b6:	3901      	subs	r1, #1
 80094b8:	b570      	push	{r4, r5, r6, lr}
 80094ba:	1149      	asrs	r1, r1, #5
 80094bc:	6914      	ldr	r4, [r2, #16]
 80094be:	3101      	adds	r1, #1
 80094c0:	f102 0314 	add.w	r3, r2, #20
 80094c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80094c8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80094cc:	1f05      	subs	r5, r0, #4
 80094ce:	42a3      	cmp	r3, r4
 80094d0:	d30c      	bcc.n	80094ec <__copybits+0x36>
 80094d2:	1aa3      	subs	r3, r4, r2
 80094d4:	3b11      	subs	r3, #17
 80094d6:	f023 0303 	bic.w	r3, r3, #3
 80094da:	3211      	adds	r2, #17
 80094dc:	42a2      	cmp	r2, r4
 80094de:	bf88      	it	hi
 80094e0:	2300      	movhi	r3, #0
 80094e2:	4418      	add	r0, r3
 80094e4:	2300      	movs	r3, #0
 80094e6:	4288      	cmp	r0, r1
 80094e8:	d305      	bcc.n	80094f6 <__copybits+0x40>
 80094ea:	bd70      	pop	{r4, r5, r6, pc}
 80094ec:	f853 6b04 	ldr.w	r6, [r3], #4
 80094f0:	f845 6f04 	str.w	r6, [r5, #4]!
 80094f4:	e7eb      	b.n	80094ce <__copybits+0x18>
 80094f6:	f840 3b04 	str.w	r3, [r0], #4
 80094fa:	e7f4      	b.n	80094e6 <__copybits+0x30>

080094fc <__any_on>:
 80094fc:	f100 0214 	add.w	r2, r0, #20
 8009500:	6900      	ldr	r0, [r0, #16]
 8009502:	114b      	asrs	r3, r1, #5
 8009504:	4298      	cmp	r0, r3
 8009506:	b510      	push	{r4, lr}
 8009508:	db11      	blt.n	800952e <__any_on+0x32>
 800950a:	dd0a      	ble.n	8009522 <__any_on+0x26>
 800950c:	f011 011f 	ands.w	r1, r1, #31
 8009510:	d007      	beq.n	8009522 <__any_on+0x26>
 8009512:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009516:	fa24 f001 	lsr.w	r0, r4, r1
 800951a:	fa00 f101 	lsl.w	r1, r0, r1
 800951e:	428c      	cmp	r4, r1
 8009520:	d10b      	bne.n	800953a <__any_on+0x3e>
 8009522:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009526:	4293      	cmp	r3, r2
 8009528:	d803      	bhi.n	8009532 <__any_on+0x36>
 800952a:	2000      	movs	r0, #0
 800952c:	bd10      	pop	{r4, pc}
 800952e:	4603      	mov	r3, r0
 8009530:	e7f7      	b.n	8009522 <__any_on+0x26>
 8009532:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009536:	2900      	cmp	r1, #0
 8009538:	d0f5      	beq.n	8009526 <__any_on+0x2a>
 800953a:	2001      	movs	r0, #1
 800953c:	e7f6      	b.n	800952c <__any_on+0x30>

0800953e <_calloc_r>:
 800953e:	b513      	push	{r0, r1, r4, lr}
 8009540:	434a      	muls	r2, r1
 8009542:	4611      	mov	r1, r2
 8009544:	9201      	str	r2, [sp, #4]
 8009546:	f000 f859 	bl	80095fc <_malloc_r>
 800954a:	4604      	mov	r4, r0
 800954c:	b118      	cbz	r0, 8009556 <_calloc_r+0x18>
 800954e:	9a01      	ldr	r2, [sp, #4]
 8009550:	2100      	movs	r1, #0
 8009552:	f7fc fbbf 	bl	8005cd4 <memset>
 8009556:	4620      	mov	r0, r4
 8009558:	b002      	add	sp, #8
 800955a:	bd10      	pop	{r4, pc}

0800955c <_free_r>:
 800955c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800955e:	2900      	cmp	r1, #0
 8009560:	d048      	beq.n	80095f4 <_free_r+0x98>
 8009562:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009566:	9001      	str	r0, [sp, #4]
 8009568:	2b00      	cmp	r3, #0
 800956a:	f1a1 0404 	sub.w	r4, r1, #4
 800956e:	bfb8      	it	lt
 8009570:	18e4      	addlt	r4, r4, r3
 8009572:	f000 fa7b 	bl	8009a6c <__malloc_lock>
 8009576:	4a20      	ldr	r2, [pc, #128]	; (80095f8 <_free_r+0x9c>)
 8009578:	9801      	ldr	r0, [sp, #4]
 800957a:	6813      	ldr	r3, [r2, #0]
 800957c:	4615      	mov	r5, r2
 800957e:	b933      	cbnz	r3, 800958e <_free_r+0x32>
 8009580:	6063      	str	r3, [r4, #4]
 8009582:	6014      	str	r4, [r2, #0]
 8009584:	b003      	add	sp, #12
 8009586:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800958a:	f000 ba75 	b.w	8009a78 <__malloc_unlock>
 800958e:	42a3      	cmp	r3, r4
 8009590:	d90b      	bls.n	80095aa <_free_r+0x4e>
 8009592:	6821      	ldr	r1, [r4, #0]
 8009594:	1862      	adds	r2, r4, r1
 8009596:	4293      	cmp	r3, r2
 8009598:	bf04      	itt	eq
 800959a:	681a      	ldreq	r2, [r3, #0]
 800959c:	685b      	ldreq	r3, [r3, #4]
 800959e:	6063      	str	r3, [r4, #4]
 80095a0:	bf04      	itt	eq
 80095a2:	1852      	addeq	r2, r2, r1
 80095a4:	6022      	streq	r2, [r4, #0]
 80095a6:	602c      	str	r4, [r5, #0]
 80095a8:	e7ec      	b.n	8009584 <_free_r+0x28>
 80095aa:	461a      	mov	r2, r3
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	b10b      	cbz	r3, 80095b4 <_free_r+0x58>
 80095b0:	42a3      	cmp	r3, r4
 80095b2:	d9fa      	bls.n	80095aa <_free_r+0x4e>
 80095b4:	6811      	ldr	r1, [r2, #0]
 80095b6:	1855      	adds	r5, r2, r1
 80095b8:	42a5      	cmp	r5, r4
 80095ba:	d10b      	bne.n	80095d4 <_free_r+0x78>
 80095bc:	6824      	ldr	r4, [r4, #0]
 80095be:	4421      	add	r1, r4
 80095c0:	1854      	adds	r4, r2, r1
 80095c2:	42a3      	cmp	r3, r4
 80095c4:	6011      	str	r1, [r2, #0]
 80095c6:	d1dd      	bne.n	8009584 <_free_r+0x28>
 80095c8:	681c      	ldr	r4, [r3, #0]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	6053      	str	r3, [r2, #4]
 80095ce:	4421      	add	r1, r4
 80095d0:	6011      	str	r1, [r2, #0]
 80095d2:	e7d7      	b.n	8009584 <_free_r+0x28>
 80095d4:	d902      	bls.n	80095dc <_free_r+0x80>
 80095d6:	230c      	movs	r3, #12
 80095d8:	6003      	str	r3, [r0, #0]
 80095da:	e7d3      	b.n	8009584 <_free_r+0x28>
 80095dc:	6825      	ldr	r5, [r4, #0]
 80095de:	1961      	adds	r1, r4, r5
 80095e0:	428b      	cmp	r3, r1
 80095e2:	bf04      	itt	eq
 80095e4:	6819      	ldreq	r1, [r3, #0]
 80095e6:	685b      	ldreq	r3, [r3, #4]
 80095e8:	6063      	str	r3, [r4, #4]
 80095ea:	bf04      	itt	eq
 80095ec:	1949      	addeq	r1, r1, r5
 80095ee:	6021      	streq	r1, [r4, #0]
 80095f0:	6054      	str	r4, [r2, #4]
 80095f2:	e7c7      	b.n	8009584 <_free_r+0x28>
 80095f4:	b003      	add	sp, #12
 80095f6:	bd30      	pop	{r4, r5, pc}
 80095f8:	200033c0 	.word	0x200033c0

080095fc <_malloc_r>:
 80095fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095fe:	1ccd      	adds	r5, r1, #3
 8009600:	f025 0503 	bic.w	r5, r5, #3
 8009604:	3508      	adds	r5, #8
 8009606:	2d0c      	cmp	r5, #12
 8009608:	bf38      	it	cc
 800960a:	250c      	movcc	r5, #12
 800960c:	2d00      	cmp	r5, #0
 800960e:	4606      	mov	r6, r0
 8009610:	db01      	blt.n	8009616 <_malloc_r+0x1a>
 8009612:	42a9      	cmp	r1, r5
 8009614:	d903      	bls.n	800961e <_malloc_r+0x22>
 8009616:	230c      	movs	r3, #12
 8009618:	6033      	str	r3, [r6, #0]
 800961a:	2000      	movs	r0, #0
 800961c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800961e:	f000 fa25 	bl	8009a6c <__malloc_lock>
 8009622:	4921      	ldr	r1, [pc, #132]	; (80096a8 <_malloc_r+0xac>)
 8009624:	680a      	ldr	r2, [r1, #0]
 8009626:	4614      	mov	r4, r2
 8009628:	b99c      	cbnz	r4, 8009652 <_malloc_r+0x56>
 800962a:	4f20      	ldr	r7, [pc, #128]	; (80096ac <_malloc_r+0xb0>)
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	b923      	cbnz	r3, 800963a <_malloc_r+0x3e>
 8009630:	4621      	mov	r1, r4
 8009632:	4630      	mov	r0, r6
 8009634:	f000 f9a0 	bl	8009978 <_sbrk_r>
 8009638:	6038      	str	r0, [r7, #0]
 800963a:	4629      	mov	r1, r5
 800963c:	4630      	mov	r0, r6
 800963e:	f000 f99b 	bl	8009978 <_sbrk_r>
 8009642:	1c43      	adds	r3, r0, #1
 8009644:	d123      	bne.n	800968e <_malloc_r+0x92>
 8009646:	230c      	movs	r3, #12
 8009648:	6033      	str	r3, [r6, #0]
 800964a:	4630      	mov	r0, r6
 800964c:	f000 fa14 	bl	8009a78 <__malloc_unlock>
 8009650:	e7e3      	b.n	800961a <_malloc_r+0x1e>
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	1b5b      	subs	r3, r3, r5
 8009656:	d417      	bmi.n	8009688 <_malloc_r+0x8c>
 8009658:	2b0b      	cmp	r3, #11
 800965a:	d903      	bls.n	8009664 <_malloc_r+0x68>
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	441c      	add	r4, r3
 8009660:	6025      	str	r5, [r4, #0]
 8009662:	e004      	b.n	800966e <_malloc_r+0x72>
 8009664:	6863      	ldr	r3, [r4, #4]
 8009666:	42a2      	cmp	r2, r4
 8009668:	bf0c      	ite	eq
 800966a:	600b      	streq	r3, [r1, #0]
 800966c:	6053      	strne	r3, [r2, #4]
 800966e:	4630      	mov	r0, r6
 8009670:	f000 fa02 	bl	8009a78 <__malloc_unlock>
 8009674:	f104 000b 	add.w	r0, r4, #11
 8009678:	1d23      	adds	r3, r4, #4
 800967a:	f020 0007 	bic.w	r0, r0, #7
 800967e:	1ac2      	subs	r2, r0, r3
 8009680:	d0cc      	beq.n	800961c <_malloc_r+0x20>
 8009682:	1a1b      	subs	r3, r3, r0
 8009684:	50a3      	str	r3, [r4, r2]
 8009686:	e7c9      	b.n	800961c <_malloc_r+0x20>
 8009688:	4622      	mov	r2, r4
 800968a:	6864      	ldr	r4, [r4, #4]
 800968c:	e7cc      	b.n	8009628 <_malloc_r+0x2c>
 800968e:	1cc4      	adds	r4, r0, #3
 8009690:	f024 0403 	bic.w	r4, r4, #3
 8009694:	42a0      	cmp	r0, r4
 8009696:	d0e3      	beq.n	8009660 <_malloc_r+0x64>
 8009698:	1a21      	subs	r1, r4, r0
 800969a:	4630      	mov	r0, r6
 800969c:	f000 f96c 	bl	8009978 <_sbrk_r>
 80096a0:	3001      	adds	r0, #1
 80096a2:	d1dd      	bne.n	8009660 <_malloc_r+0x64>
 80096a4:	e7cf      	b.n	8009646 <_malloc_r+0x4a>
 80096a6:	bf00      	nop
 80096a8:	200033c0 	.word	0x200033c0
 80096ac:	200033c4 	.word	0x200033c4

080096b0 <__ssputs_r>:
 80096b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b4:	688e      	ldr	r6, [r1, #8]
 80096b6:	429e      	cmp	r6, r3
 80096b8:	4682      	mov	sl, r0
 80096ba:	460c      	mov	r4, r1
 80096bc:	4690      	mov	r8, r2
 80096be:	461f      	mov	r7, r3
 80096c0:	d838      	bhi.n	8009734 <__ssputs_r+0x84>
 80096c2:	898a      	ldrh	r2, [r1, #12]
 80096c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80096c8:	d032      	beq.n	8009730 <__ssputs_r+0x80>
 80096ca:	6825      	ldr	r5, [r4, #0]
 80096cc:	6909      	ldr	r1, [r1, #16]
 80096ce:	eba5 0901 	sub.w	r9, r5, r1
 80096d2:	6965      	ldr	r5, [r4, #20]
 80096d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096dc:	3301      	adds	r3, #1
 80096de:	444b      	add	r3, r9
 80096e0:	106d      	asrs	r5, r5, #1
 80096e2:	429d      	cmp	r5, r3
 80096e4:	bf38      	it	cc
 80096e6:	461d      	movcc	r5, r3
 80096e8:	0553      	lsls	r3, r2, #21
 80096ea:	d531      	bpl.n	8009750 <__ssputs_r+0xa0>
 80096ec:	4629      	mov	r1, r5
 80096ee:	f7ff ff85 	bl	80095fc <_malloc_r>
 80096f2:	4606      	mov	r6, r0
 80096f4:	b950      	cbnz	r0, 800970c <__ssputs_r+0x5c>
 80096f6:	230c      	movs	r3, #12
 80096f8:	f8ca 3000 	str.w	r3, [sl]
 80096fc:	89a3      	ldrh	r3, [r4, #12]
 80096fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009702:	81a3      	strh	r3, [r4, #12]
 8009704:	f04f 30ff 	mov.w	r0, #4294967295
 8009708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800970c:	6921      	ldr	r1, [r4, #16]
 800970e:	464a      	mov	r2, r9
 8009710:	f7ff fa4c 	bl	8008bac <memcpy>
 8009714:	89a3      	ldrh	r3, [r4, #12]
 8009716:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800971a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800971e:	81a3      	strh	r3, [r4, #12]
 8009720:	6126      	str	r6, [r4, #16]
 8009722:	6165      	str	r5, [r4, #20]
 8009724:	444e      	add	r6, r9
 8009726:	eba5 0509 	sub.w	r5, r5, r9
 800972a:	6026      	str	r6, [r4, #0]
 800972c:	60a5      	str	r5, [r4, #8]
 800972e:	463e      	mov	r6, r7
 8009730:	42be      	cmp	r6, r7
 8009732:	d900      	bls.n	8009736 <__ssputs_r+0x86>
 8009734:	463e      	mov	r6, r7
 8009736:	4632      	mov	r2, r6
 8009738:	6820      	ldr	r0, [r4, #0]
 800973a:	4641      	mov	r1, r8
 800973c:	f000 f97c 	bl	8009a38 <memmove>
 8009740:	68a3      	ldr	r3, [r4, #8]
 8009742:	6822      	ldr	r2, [r4, #0]
 8009744:	1b9b      	subs	r3, r3, r6
 8009746:	4432      	add	r2, r6
 8009748:	60a3      	str	r3, [r4, #8]
 800974a:	6022      	str	r2, [r4, #0]
 800974c:	2000      	movs	r0, #0
 800974e:	e7db      	b.n	8009708 <__ssputs_r+0x58>
 8009750:	462a      	mov	r2, r5
 8009752:	f000 f997 	bl	8009a84 <_realloc_r>
 8009756:	4606      	mov	r6, r0
 8009758:	2800      	cmp	r0, #0
 800975a:	d1e1      	bne.n	8009720 <__ssputs_r+0x70>
 800975c:	6921      	ldr	r1, [r4, #16]
 800975e:	4650      	mov	r0, sl
 8009760:	f7ff fefc 	bl	800955c <_free_r>
 8009764:	e7c7      	b.n	80096f6 <__ssputs_r+0x46>
	...

08009768 <_svfiprintf_r>:
 8009768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976c:	4698      	mov	r8, r3
 800976e:	898b      	ldrh	r3, [r1, #12]
 8009770:	061b      	lsls	r3, r3, #24
 8009772:	b09d      	sub	sp, #116	; 0x74
 8009774:	4607      	mov	r7, r0
 8009776:	460d      	mov	r5, r1
 8009778:	4614      	mov	r4, r2
 800977a:	d50e      	bpl.n	800979a <_svfiprintf_r+0x32>
 800977c:	690b      	ldr	r3, [r1, #16]
 800977e:	b963      	cbnz	r3, 800979a <_svfiprintf_r+0x32>
 8009780:	2140      	movs	r1, #64	; 0x40
 8009782:	f7ff ff3b 	bl	80095fc <_malloc_r>
 8009786:	6028      	str	r0, [r5, #0]
 8009788:	6128      	str	r0, [r5, #16]
 800978a:	b920      	cbnz	r0, 8009796 <_svfiprintf_r+0x2e>
 800978c:	230c      	movs	r3, #12
 800978e:	603b      	str	r3, [r7, #0]
 8009790:	f04f 30ff 	mov.w	r0, #4294967295
 8009794:	e0d1      	b.n	800993a <_svfiprintf_r+0x1d2>
 8009796:	2340      	movs	r3, #64	; 0x40
 8009798:	616b      	str	r3, [r5, #20]
 800979a:	2300      	movs	r3, #0
 800979c:	9309      	str	r3, [sp, #36]	; 0x24
 800979e:	2320      	movs	r3, #32
 80097a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097a8:	2330      	movs	r3, #48	; 0x30
 80097aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009954 <_svfiprintf_r+0x1ec>
 80097ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097b2:	f04f 0901 	mov.w	r9, #1
 80097b6:	4623      	mov	r3, r4
 80097b8:	469a      	mov	sl, r3
 80097ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097be:	b10a      	cbz	r2, 80097c4 <_svfiprintf_r+0x5c>
 80097c0:	2a25      	cmp	r2, #37	; 0x25
 80097c2:	d1f9      	bne.n	80097b8 <_svfiprintf_r+0x50>
 80097c4:	ebba 0b04 	subs.w	fp, sl, r4
 80097c8:	d00b      	beq.n	80097e2 <_svfiprintf_r+0x7a>
 80097ca:	465b      	mov	r3, fp
 80097cc:	4622      	mov	r2, r4
 80097ce:	4629      	mov	r1, r5
 80097d0:	4638      	mov	r0, r7
 80097d2:	f7ff ff6d 	bl	80096b0 <__ssputs_r>
 80097d6:	3001      	adds	r0, #1
 80097d8:	f000 80aa 	beq.w	8009930 <_svfiprintf_r+0x1c8>
 80097dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097de:	445a      	add	r2, fp
 80097e0:	9209      	str	r2, [sp, #36]	; 0x24
 80097e2:	f89a 3000 	ldrb.w	r3, [sl]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	f000 80a2 	beq.w	8009930 <_svfiprintf_r+0x1c8>
 80097ec:	2300      	movs	r3, #0
 80097ee:	f04f 32ff 	mov.w	r2, #4294967295
 80097f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097f6:	f10a 0a01 	add.w	sl, sl, #1
 80097fa:	9304      	str	r3, [sp, #16]
 80097fc:	9307      	str	r3, [sp, #28]
 80097fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009802:	931a      	str	r3, [sp, #104]	; 0x68
 8009804:	4654      	mov	r4, sl
 8009806:	2205      	movs	r2, #5
 8009808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800980c:	4851      	ldr	r0, [pc, #324]	; (8009954 <_svfiprintf_r+0x1ec>)
 800980e:	f7f6 fce7 	bl	80001e0 <memchr>
 8009812:	9a04      	ldr	r2, [sp, #16]
 8009814:	b9d8      	cbnz	r0, 800984e <_svfiprintf_r+0xe6>
 8009816:	06d0      	lsls	r0, r2, #27
 8009818:	bf44      	itt	mi
 800981a:	2320      	movmi	r3, #32
 800981c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009820:	0711      	lsls	r1, r2, #28
 8009822:	bf44      	itt	mi
 8009824:	232b      	movmi	r3, #43	; 0x2b
 8009826:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800982a:	f89a 3000 	ldrb.w	r3, [sl]
 800982e:	2b2a      	cmp	r3, #42	; 0x2a
 8009830:	d015      	beq.n	800985e <_svfiprintf_r+0xf6>
 8009832:	9a07      	ldr	r2, [sp, #28]
 8009834:	4654      	mov	r4, sl
 8009836:	2000      	movs	r0, #0
 8009838:	f04f 0c0a 	mov.w	ip, #10
 800983c:	4621      	mov	r1, r4
 800983e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009842:	3b30      	subs	r3, #48	; 0x30
 8009844:	2b09      	cmp	r3, #9
 8009846:	d94e      	bls.n	80098e6 <_svfiprintf_r+0x17e>
 8009848:	b1b0      	cbz	r0, 8009878 <_svfiprintf_r+0x110>
 800984a:	9207      	str	r2, [sp, #28]
 800984c:	e014      	b.n	8009878 <_svfiprintf_r+0x110>
 800984e:	eba0 0308 	sub.w	r3, r0, r8
 8009852:	fa09 f303 	lsl.w	r3, r9, r3
 8009856:	4313      	orrs	r3, r2
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	46a2      	mov	sl, r4
 800985c:	e7d2      	b.n	8009804 <_svfiprintf_r+0x9c>
 800985e:	9b03      	ldr	r3, [sp, #12]
 8009860:	1d19      	adds	r1, r3, #4
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	9103      	str	r1, [sp, #12]
 8009866:	2b00      	cmp	r3, #0
 8009868:	bfbb      	ittet	lt
 800986a:	425b      	neglt	r3, r3
 800986c:	f042 0202 	orrlt.w	r2, r2, #2
 8009870:	9307      	strge	r3, [sp, #28]
 8009872:	9307      	strlt	r3, [sp, #28]
 8009874:	bfb8      	it	lt
 8009876:	9204      	strlt	r2, [sp, #16]
 8009878:	7823      	ldrb	r3, [r4, #0]
 800987a:	2b2e      	cmp	r3, #46	; 0x2e
 800987c:	d10c      	bne.n	8009898 <_svfiprintf_r+0x130>
 800987e:	7863      	ldrb	r3, [r4, #1]
 8009880:	2b2a      	cmp	r3, #42	; 0x2a
 8009882:	d135      	bne.n	80098f0 <_svfiprintf_r+0x188>
 8009884:	9b03      	ldr	r3, [sp, #12]
 8009886:	1d1a      	adds	r2, r3, #4
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	9203      	str	r2, [sp, #12]
 800988c:	2b00      	cmp	r3, #0
 800988e:	bfb8      	it	lt
 8009890:	f04f 33ff 	movlt.w	r3, #4294967295
 8009894:	3402      	adds	r4, #2
 8009896:	9305      	str	r3, [sp, #20]
 8009898:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009964 <_svfiprintf_r+0x1fc>
 800989c:	7821      	ldrb	r1, [r4, #0]
 800989e:	2203      	movs	r2, #3
 80098a0:	4650      	mov	r0, sl
 80098a2:	f7f6 fc9d 	bl	80001e0 <memchr>
 80098a6:	b140      	cbz	r0, 80098ba <_svfiprintf_r+0x152>
 80098a8:	2340      	movs	r3, #64	; 0x40
 80098aa:	eba0 000a 	sub.w	r0, r0, sl
 80098ae:	fa03 f000 	lsl.w	r0, r3, r0
 80098b2:	9b04      	ldr	r3, [sp, #16]
 80098b4:	4303      	orrs	r3, r0
 80098b6:	3401      	adds	r4, #1
 80098b8:	9304      	str	r3, [sp, #16]
 80098ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098be:	4826      	ldr	r0, [pc, #152]	; (8009958 <_svfiprintf_r+0x1f0>)
 80098c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098c4:	2206      	movs	r2, #6
 80098c6:	f7f6 fc8b 	bl	80001e0 <memchr>
 80098ca:	2800      	cmp	r0, #0
 80098cc:	d038      	beq.n	8009940 <_svfiprintf_r+0x1d8>
 80098ce:	4b23      	ldr	r3, [pc, #140]	; (800995c <_svfiprintf_r+0x1f4>)
 80098d0:	bb1b      	cbnz	r3, 800991a <_svfiprintf_r+0x1b2>
 80098d2:	9b03      	ldr	r3, [sp, #12]
 80098d4:	3307      	adds	r3, #7
 80098d6:	f023 0307 	bic.w	r3, r3, #7
 80098da:	3308      	adds	r3, #8
 80098dc:	9303      	str	r3, [sp, #12]
 80098de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e0:	4433      	add	r3, r6
 80098e2:	9309      	str	r3, [sp, #36]	; 0x24
 80098e4:	e767      	b.n	80097b6 <_svfiprintf_r+0x4e>
 80098e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80098ea:	460c      	mov	r4, r1
 80098ec:	2001      	movs	r0, #1
 80098ee:	e7a5      	b.n	800983c <_svfiprintf_r+0xd4>
 80098f0:	2300      	movs	r3, #0
 80098f2:	3401      	adds	r4, #1
 80098f4:	9305      	str	r3, [sp, #20]
 80098f6:	4619      	mov	r1, r3
 80098f8:	f04f 0c0a 	mov.w	ip, #10
 80098fc:	4620      	mov	r0, r4
 80098fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009902:	3a30      	subs	r2, #48	; 0x30
 8009904:	2a09      	cmp	r2, #9
 8009906:	d903      	bls.n	8009910 <_svfiprintf_r+0x1a8>
 8009908:	2b00      	cmp	r3, #0
 800990a:	d0c5      	beq.n	8009898 <_svfiprintf_r+0x130>
 800990c:	9105      	str	r1, [sp, #20]
 800990e:	e7c3      	b.n	8009898 <_svfiprintf_r+0x130>
 8009910:	fb0c 2101 	mla	r1, ip, r1, r2
 8009914:	4604      	mov	r4, r0
 8009916:	2301      	movs	r3, #1
 8009918:	e7f0      	b.n	80098fc <_svfiprintf_r+0x194>
 800991a:	ab03      	add	r3, sp, #12
 800991c:	9300      	str	r3, [sp, #0]
 800991e:	462a      	mov	r2, r5
 8009920:	4b0f      	ldr	r3, [pc, #60]	; (8009960 <_svfiprintf_r+0x1f8>)
 8009922:	a904      	add	r1, sp, #16
 8009924:	4638      	mov	r0, r7
 8009926:	f7fc fa7d 	bl	8005e24 <_printf_float>
 800992a:	1c42      	adds	r2, r0, #1
 800992c:	4606      	mov	r6, r0
 800992e:	d1d6      	bne.n	80098de <_svfiprintf_r+0x176>
 8009930:	89ab      	ldrh	r3, [r5, #12]
 8009932:	065b      	lsls	r3, r3, #25
 8009934:	f53f af2c 	bmi.w	8009790 <_svfiprintf_r+0x28>
 8009938:	9809      	ldr	r0, [sp, #36]	; 0x24
 800993a:	b01d      	add	sp, #116	; 0x74
 800993c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009940:	ab03      	add	r3, sp, #12
 8009942:	9300      	str	r3, [sp, #0]
 8009944:	462a      	mov	r2, r5
 8009946:	4b06      	ldr	r3, [pc, #24]	; (8009960 <_svfiprintf_r+0x1f8>)
 8009948:	a904      	add	r1, sp, #16
 800994a:	4638      	mov	r0, r7
 800994c:	f7fc fd0e 	bl	800636c <_printf_i>
 8009950:	e7eb      	b.n	800992a <_svfiprintf_r+0x1c2>
 8009952:	bf00      	nop
 8009954:	0800a97c 	.word	0x0800a97c
 8009958:	0800a986 	.word	0x0800a986
 800995c:	08005e25 	.word	0x08005e25
 8009960:	080096b1 	.word	0x080096b1
 8009964:	0800a982 	.word	0x0800a982

08009968 <nan>:
 8009968:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009970 <nan+0x8>
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	00000000 	.word	0x00000000
 8009974:	7ff80000 	.word	0x7ff80000

08009978 <_sbrk_r>:
 8009978:	b538      	push	{r3, r4, r5, lr}
 800997a:	4d06      	ldr	r5, [pc, #24]	; (8009994 <_sbrk_r+0x1c>)
 800997c:	2300      	movs	r3, #0
 800997e:	4604      	mov	r4, r0
 8009980:	4608      	mov	r0, r1
 8009982:	602b      	str	r3, [r5, #0]
 8009984:	f7f8 f93a 	bl	8001bfc <_sbrk>
 8009988:	1c43      	adds	r3, r0, #1
 800998a:	d102      	bne.n	8009992 <_sbrk_r+0x1a>
 800998c:	682b      	ldr	r3, [r5, #0]
 800998e:	b103      	cbz	r3, 8009992 <_sbrk_r+0x1a>
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	bd38      	pop	{r3, r4, r5, pc}
 8009994:	200065dc 	.word	0x200065dc

08009998 <strncmp>:
 8009998:	b510      	push	{r4, lr}
 800999a:	b16a      	cbz	r2, 80099b8 <strncmp+0x20>
 800999c:	3901      	subs	r1, #1
 800999e:	1884      	adds	r4, r0, r2
 80099a0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80099a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d103      	bne.n	80099b4 <strncmp+0x1c>
 80099ac:	42a0      	cmp	r0, r4
 80099ae:	d001      	beq.n	80099b4 <strncmp+0x1c>
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d1f5      	bne.n	80099a0 <strncmp+0x8>
 80099b4:	1a98      	subs	r0, r3, r2
 80099b6:	bd10      	pop	{r4, pc}
 80099b8:	4610      	mov	r0, r2
 80099ba:	e7fc      	b.n	80099b6 <strncmp+0x1e>

080099bc <__ascii_wctomb>:
 80099bc:	b149      	cbz	r1, 80099d2 <__ascii_wctomb+0x16>
 80099be:	2aff      	cmp	r2, #255	; 0xff
 80099c0:	bf85      	ittet	hi
 80099c2:	238a      	movhi	r3, #138	; 0x8a
 80099c4:	6003      	strhi	r3, [r0, #0]
 80099c6:	700a      	strbls	r2, [r1, #0]
 80099c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80099cc:	bf98      	it	ls
 80099ce:	2001      	movls	r0, #1
 80099d0:	4770      	bx	lr
 80099d2:	4608      	mov	r0, r1
 80099d4:	4770      	bx	lr
	...

080099d8 <__assert_func>:
 80099d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80099da:	4614      	mov	r4, r2
 80099dc:	461a      	mov	r2, r3
 80099de:	4b09      	ldr	r3, [pc, #36]	; (8009a04 <__assert_func+0x2c>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4605      	mov	r5, r0
 80099e4:	68d8      	ldr	r0, [r3, #12]
 80099e6:	b14c      	cbz	r4, 80099fc <__assert_func+0x24>
 80099e8:	4b07      	ldr	r3, [pc, #28]	; (8009a08 <__assert_func+0x30>)
 80099ea:	9100      	str	r1, [sp, #0]
 80099ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099f0:	4906      	ldr	r1, [pc, #24]	; (8009a0c <__assert_func+0x34>)
 80099f2:	462b      	mov	r3, r5
 80099f4:	f000 f80e 	bl	8009a14 <fiprintf>
 80099f8:	f000 fa84 	bl	8009f04 <abort>
 80099fc:	4b04      	ldr	r3, [pc, #16]	; (8009a10 <__assert_func+0x38>)
 80099fe:	461c      	mov	r4, r3
 8009a00:	e7f3      	b.n	80099ea <__assert_func+0x12>
 8009a02:	bf00      	nop
 8009a04:	20002fb8 	.word	0x20002fb8
 8009a08:	0800a98d 	.word	0x0800a98d
 8009a0c:	0800a99a 	.word	0x0800a99a
 8009a10:	0800a9c8 	.word	0x0800a9c8

08009a14 <fiprintf>:
 8009a14:	b40e      	push	{r1, r2, r3}
 8009a16:	b503      	push	{r0, r1, lr}
 8009a18:	4601      	mov	r1, r0
 8009a1a:	ab03      	add	r3, sp, #12
 8009a1c:	4805      	ldr	r0, [pc, #20]	; (8009a34 <fiprintf+0x20>)
 8009a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a22:	6800      	ldr	r0, [r0, #0]
 8009a24:	9301      	str	r3, [sp, #4]
 8009a26:	f000 f87d 	bl	8009b24 <_vfiprintf_r>
 8009a2a:	b002      	add	sp, #8
 8009a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a30:	b003      	add	sp, #12
 8009a32:	4770      	bx	lr
 8009a34:	20002fb8 	.word	0x20002fb8

08009a38 <memmove>:
 8009a38:	4288      	cmp	r0, r1
 8009a3a:	b510      	push	{r4, lr}
 8009a3c:	eb01 0402 	add.w	r4, r1, r2
 8009a40:	d902      	bls.n	8009a48 <memmove+0x10>
 8009a42:	4284      	cmp	r4, r0
 8009a44:	4623      	mov	r3, r4
 8009a46:	d807      	bhi.n	8009a58 <memmove+0x20>
 8009a48:	1e43      	subs	r3, r0, #1
 8009a4a:	42a1      	cmp	r1, r4
 8009a4c:	d008      	beq.n	8009a60 <memmove+0x28>
 8009a4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a56:	e7f8      	b.n	8009a4a <memmove+0x12>
 8009a58:	4402      	add	r2, r0
 8009a5a:	4601      	mov	r1, r0
 8009a5c:	428a      	cmp	r2, r1
 8009a5e:	d100      	bne.n	8009a62 <memmove+0x2a>
 8009a60:	bd10      	pop	{r4, pc}
 8009a62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a6a:	e7f7      	b.n	8009a5c <memmove+0x24>

08009a6c <__malloc_lock>:
 8009a6c:	4801      	ldr	r0, [pc, #4]	; (8009a74 <__malloc_lock+0x8>)
 8009a6e:	f000 bc09 	b.w	800a284 <__retarget_lock_acquire_recursive>
 8009a72:	bf00      	nop
 8009a74:	200065e4 	.word	0x200065e4

08009a78 <__malloc_unlock>:
 8009a78:	4801      	ldr	r0, [pc, #4]	; (8009a80 <__malloc_unlock+0x8>)
 8009a7a:	f000 bc04 	b.w	800a286 <__retarget_lock_release_recursive>
 8009a7e:	bf00      	nop
 8009a80:	200065e4 	.word	0x200065e4

08009a84 <_realloc_r>:
 8009a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a86:	4607      	mov	r7, r0
 8009a88:	4614      	mov	r4, r2
 8009a8a:	460e      	mov	r6, r1
 8009a8c:	b921      	cbnz	r1, 8009a98 <_realloc_r+0x14>
 8009a8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009a92:	4611      	mov	r1, r2
 8009a94:	f7ff bdb2 	b.w	80095fc <_malloc_r>
 8009a98:	b922      	cbnz	r2, 8009aa4 <_realloc_r+0x20>
 8009a9a:	f7ff fd5f 	bl	800955c <_free_r>
 8009a9e:	4625      	mov	r5, r4
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009aa4:	f000 fc54 	bl	800a350 <_malloc_usable_size_r>
 8009aa8:	42a0      	cmp	r0, r4
 8009aaa:	d20f      	bcs.n	8009acc <_realloc_r+0x48>
 8009aac:	4621      	mov	r1, r4
 8009aae:	4638      	mov	r0, r7
 8009ab0:	f7ff fda4 	bl	80095fc <_malloc_r>
 8009ab4:	4605      	mov	r5, r0
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	d0f2      	beq.n	8009aa0 <_realloc_r+0x1c>
 8009aba:	4631      	mov	r1, r6
 8009abc:	4622      	mov	r2, r4
 8009abe:	f7ff f875 	bl	8008bac <memcpy>
 8009ac2:	4631      	mov	r1, r6
 8009ac4:	4638      	mov	r0, r7
 8009ac6:	f7ff fd49 	bl	800955c <_free_r>
 8009aca:	e7e9      	b.n	8009aa0 <_realloc_r+0x1c>
 8009acc:	4635      	mov	r5, r6
 8009ace:	e7e7      	b.n	8009aa0 <_realloc_r+0x1c>

08009ad0 <__sfputc_r>:
 8009ad0:	6893      	ldr	r3, [r2, #8]
 8009ad2:	3b01      	subs	r3, #1
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	b410      	push	{r4}
 8009ad8:	6093      	str	r3, [r2, #8]
 8009ada:	da08      	bge.n	8009aee <__sfputc_r+0x1e>
 8009adc:	6994      	ldr	r4, [r2, #24]
 8009ade:	42a3      	cmp	r3, r4
 8009ae0:	db01      	blt.n	8009ae6 <__sfputc_r+0x16>
 8009ae2:	290a      	cmp	r1, #10
 8009ae4:	d103      	bne.n	8009aee <__sfputc_r+0x1e>
 8009ae6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009aea:	f000 b94b 	b.w	8009d84 <__swbuf_r>
 8009aee:	6813      	ldr	r3, [r2, #0]
 8009af0:	1c58      	adds	r0, r3, #1
 8009af2:	6010      	str	r0, [r2, #0]
 8009af4:	7019      	strb	r1, [r3, #0]
 8009af6:	4608      	mov	r0, r1
 8009af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009afc:	4770      	bx	lr

08009afe <__sfputs_r>:
 8009afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b00:	4606      	mov	r6, r0
 8009b02:	460f      	mov	r7, r1
 8009b04:	4614      	mov	r4, r2
 8009b06:	18d5      	adds	r5, r2, r3
 8009b08:	42ac      	cmp	r4, r5
 8009b0a:	d101      	bne.n	8009b10 <__sfputs_r+0x12>
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	e007      	b.n	8009b20 <__sfputs_r+0x22>
 8009b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b14:	463a      	mov	r2, r7
 8009b16:	4630      	mov	r0, r6
 8009b18:	f7ff ffda 	bl	8009ad0 <__sfputc_r>
 8009b1c:	1c43      	adds	r3, r0, #1
 8009b1e:	d1f3      	bne.n	8009b08 <__sfputs_r+0xa>
 8009b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b24 <_vfiprintf_r>:
 8009b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b28:	460d      	mov	r5, r1
 8009b2a:	b09d      	sub	sp, #116	; 0x74
 8009b2c:	4614      	mov	r4, r2
 8009b2e:	4698      	mov	r8, r3
 8009b30:	4606      	mov	r6, r0
 8009b32:	b118      	cbz	r0, 8009b3c <_vfiprintf_r+0x18>
 8009b34:	6983      	ldr	r3, [r0, #24]
 8009b36:	b90b      	cbnz	r3, 8009b3c <_vfiprintf_r+0x18>
 8009b38:	f000 fb06 	bl	800a148 <__sinit>
 8009b3c:	4b89      	ldr	r3, [pc, #548]	; (8009d64 <_vfiprintf_r+0x240>)
 8009b3e:	429d      	cmp	r5, r3
 8009b40:	d11b      	bne.n	8009b7a <_vfiprintf_r+0x56>
 8009b42:	6875      	ldr	r5, [r6, #4]
 8009b44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b46:	07d9      	lsls	r1, r3, #31
 8009b48:	d405      	bmi.n	8009b56 <_vfiprintf_r+0x32>
 8009b4a:	89ab      	ldrh	r3, [r5, #12]
 8009b4c:	059a      	lsls	r2, r3, #22
 8009b4e:	d402      	bmi.n	8009b56 <_vfiprintf_r+0x32>
 8009b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b52:	f000 fb97 	bl	800a284 <__retarget_lock_acquire_recursive>
 8009b56:	89ab      	ldrh	r3, [r5, #12]
 8009b58:	071b      	lsls	r3, r3, #28
 8009b5a:	d501      	bpl.n	8009b60 <_vfiprintf_r+0x3c>
 8009b5c:	692b      	ldr	r3, [r5, #16]
 8009b5e:	b9eb      	cbnz	r3, 8009b9c <_vfiprintf_r+0x78>
 8009b60:	4629      	mov	r1, r5
 8009b62:	4630      	mov	r0, r6
 8009b64:	f000 f960 	bl	8009e28 <__swsetup_r>
 8009b68:	b1c0      	cbz	r0, 8009b9c <_vfiprintf_r+0x78>
 8009b6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b6c:	07dc      	lsls	r4, r3, #31
 8009b6e:	d50e      	bpl.n	8009b8e <_vfiprintf_r+0x6a>
 8009b70:	f04f 30ff 	mov.w	r0, #4294967295
 8009b74:	b01d      	add	sp, #116	; 0x74
 8009b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b7a:	4b7b      	ldr	r3, [pc, #492]	; (8009d68 <_vfiprintf_r+0x244>)
 8009b7c:	429d      	cmp	r5, r3
 8009b7e:	d101      	bne.n	8009b84 <_vfiprintf_r+0x60>
 8009b80:	68b5      	ldr	r5, [r6, #8]
 8009b82:	e7df      	b.n	8009b44 <_vfiprintf_r+0x20>
 8009b84:	4b79      	ldr	r3, [pc, #484]	; (8009d6c <_vfiprintf_r+0x248>)
 8009b86:	429d      	cmp	r5, r3
 8009b88:	bf08      	it	eq
 8009b8a:	68f5      	ldreq	r5, [r6, #12]
 8009b8c:	e7da      	b.n	8009b44 <_vfiprintf_r+0x20>
 8009b8e:	89ab      	ldrh	r3, [r5, #12]
 8009b90:	0598      	lsls	r0, r3, #22
 8009b92:	d4ed      	bmi.n	8009b70 <_vfiprintf_r+0x4c>
 8009b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b96:	f000 fb76 	bl	800a286 <__retarget_lock_release_recursive>
 8009b9a:	e7e9      	b.n	8009b70 <_vfiprintf_r+0x4c>
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8009ba0:	2320      	movs	r3, #32
 8009ba2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009baa:	2330      	movs	r3, #48	; 0x30
 8009bac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009d70 <_vfiprintf_r+0x24c>
 8009bb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bb4:	f04f 0901 	mov.w	r9, #1
 8009bb8:	4623      	mov	r3, r4
 8009bba:	469a      	mov	sl, r3
 8009bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bc0:	b10a      	cbz	r2, 8009bc6 <_vfiprintf_r+0xa2>
 8009bc2:	2a25      	cmp	r2, #37	; 0x25
 8009bc4:	d1f9      	bne.n	8009bba <_vfiprintf_r+0x96>
 8009bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8009bca:	d00b      	beq.n	8009be4 <_vfiprintf_r+0xc0>
 8009bcc:	465b      	mov	r3, fp
 8009bce:	4622      	mov	r2, r4
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	f7ff ff93 	bl	8009afe <__sfputs_r>
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f000 80aa 	beq.w	8009d32 <_vfiprintf_r+0x20e>
 8009bde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009be0:	445a      	add	r2, fp
 8009be2:	9209      	str	r2, [sp, #36]	; 0x24
 8009be4:	f89a 3000 	ldrb.w	r3, [sl]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	f000 80a2 	beq.w	8009d32 <_vfiprintf_r+0x20e>
 8009bee:	2300      	movs	r3, #0
 8009bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bf8:	f10a 0a01 	add.w	sl, sl, #1
 8009bfc:	9304      	str	r3, [sp, #16]
 8009bfe:	9307      	str	r3, [sp, #28]
 8009c00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c04:	931a      	str	r3, [sp, #104]	; 0x68
 8009c06:	4654      	mov	r4, sl
 8009c08:	2205      	movs	r2, #5
 8009c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c0e:	4858      	ldr	r0, [pc, #352]	; (8009d70 <_vfiprintf_r+0x24c>)
 8009c10:	f7f6 fae6 	bl	80001e0 <memchr>
 8009c14:	9a04      	ldr	r2, [sp, #16]
 8009c16:	b9d8      	cbnz	r0, 8009c50 <_vfiprintf_r+0x12c>
 8009c18:	06d1      	lsls	r1, r2, #27
 8009c1a:	bf44      	itt	mi
 8009c1c:	2320      	movmi	r3, #32
 8009c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c22:	0713      	lsls	r3, r2, #28
 8009c24:	bf44      	itt	mi
 8009c26:	232b      	movmi	r3, #43	; 0x2b
 8009c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8009c30:	2b2a      	cmp	r3, #42	; 0x2a
 8009c32:	d015      	beq.n	8009c60 <_vfiprintf_r+0x13c>
 8009c34:	9a07      	ldr	r2, [sp, #28]
 8009c36:	4654      	mov	r4, sl
 8009c38:	2000      	movs	r0, #0
 8009c3a:	f04f 0c0a 	mov.w	ip, #10
 8009c3e:	4621      	mov	r1, r4
 8009c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c44:	3b30      	subs	r3, #48	; 0x30
 8009c46:	2b09      	cmp	r3, #9
 8009c48:	d94e      	bls.n	8009ce8 <_vfiprintf_r+0x1c4>
 8009c4a:	b1b0      	cbz	r0, 8009c7a <_vfiprintf_r+0x156>
 8009c4c:	9207      	str	r2, [sp, #28]
 8009c4e:	e014      	b.n	8009c7a <_vfiprintf_r+0x156>
 8009c50:	eba0 0308 	sub.w	r3, r0, r8
 8009c54:	fa09 f303 	lsl.w	r3, r9, r3
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	46a2      	mov	sl, r4
 8009c5e:	e7d2      	b.n	8009c06 <_vfiprintf_r+0xe2>
 8009c60:	9b03      	ldr	r3, [sp, #12]
 8009c62:	1d19      	adds	r1, r3, #4
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	9103      	str	r1, [sp, #12]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	bfbb      	ittet	lt
 8009c6c:	425b      	neglt	r3, r3
 8009c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8009c72:	9307      	strge	r3, [sp, #28]
 8009c74:	9307      	strlt	r3, [sp, #28]
 8009c76:	bfb8      	it	lt
 8009c78:	9204      	strlt	r2, [sp, #16]
 8009c7a:	7823      	ldrb	r3, [r4, #0]
 8009c7c:	2b2e      	cmp	r3, #46	; 0x2e
 8009c7e:	d10c      	bne.n	8009c9a <_vfiprintf_r+0x176>
 8009c80:	7863      	ldrb	r3, [r4, #1]
 8009c82:	2b2a      	cmp	r3, #42	; 0x2a
 8009c84:	d135      	bne.n	8009cf2 <_vfiprintf_r+0x1ce>
 8009c86:	9b03      	ldr	r3, [sp, #12]
 8009c88:	1d1a      	adds	r2, r3, #4
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	9203      	str	r2, [sp, #12]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	bfb8      	it	lt
 8009c92:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c96:	3402      	adds	r4, #2
 8009c98:	9305      	str	r3, [sp, #20]
 8009c9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009d80 <_vfiprintf_r+0x25c>
 8009c9e:	7821      	ldrb	r1, [r4, #0]
 8009ca0:	2203      	movs	r2, #3
 8009ca2:	4650      	mov	r0, sl
 8009ca4:	f7f6 fa9c 	bl	80001e0 <memchr>
 8009ca8:	b140      	cbz	r0, 8009cbc <_vfiprintf_r+0x198>
 8009caa:	2340      	movs	r3, #64	; 0x40
 8009cac:	eba0 000a 	sub.w	r0, r0, sl
 8009cb0:	fa03 f000 	lsl.w	r0, r3, r0
 8009cb4:	9b04      	ldr	r3, [sp, #16]
 8009cb6:	4303      	orrs	r3, r0
 8009cb8:	3401      	adds	r4, #1
 8009cba:	9304      	str	r3, [sp, #16]
 8009cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cc0:	482c      	ldr	r0, [pc, #176]	; (8009d74 <_vfiprintf_r+0x250>)
 8009cc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cc6:	2206      	movs	r2, #6
 8009cc8:	f7f6 fa8a 	bl	80001e0 <memchr>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d03f      	beq.n	8009d50 <_vfiprintf_r+0x22c>
 8009cd0:	4b29      	ldr	r3, [pc, #164]	; (8009d78 <_vfiprintf_r+0x254>)
 8009cd2:	bb1b      	cbnz	r3, 8009d1c <_vfiprintf_r+0x1f8>
 8009cd4:	9b03      	ldr	r3, [sp, #12]
 8009cd6:	3307      	adds	r3, #7
 8009cd8:	f023 0307 	bic.w	r3, r3, #7
 8009cdc:	3308      	adds	r3, #8
 8009cde:	9303      	str	r3, [sp, #12]
 8009ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ce2:	443b      	add	r3, r7
 8009ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ce6:	e767      	b.n	8009bb8 <_vfiprintf_r+0x94>
 8009ce8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cec:	460c      	mov	r4, r1
 8009cee:	2001      	movs	r0, #1
 8009cf0:	e7a5      	b.n	8009c3e <_vfiprintf_r+0x11a>
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	3401      	adds	r4, #1
 8009cf6:	9305      	str	r3, [sp, #20]
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	f04f 0c0a 	mov.w	ip, #10
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d04:	3a30      	subs	r2, #48	; 0x30
 8009d06:	2a09      	cmp	r2, #9
 8009d08:	d903      	bls.n	8009d12 <_vfiprintf_r+0x1ee>
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d0c5      	beq.n	8009c9a <_vfiprintf_r+0x176>
 8009d0e:	9105      	str	r1, [sp, #20]
 8009d10:	e7c3      	b.n	8009c9a <_vfiprintf_r+0x176>
 8009d12:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d16:	4604      	mov	r4, r0
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e7f0      	b.n	8009cfe <_vfiprintf_r+0x1da>
 8009d1c:	ab03      	add	r3, sp, #12
 8009d1e:	9300      	str	r3, [sp, #0]
 8009d20:	462a      	mov	r2, r5
 8009d22:	4b16      	ldr	r3, [pc, #88]	; (8009d7c <_vfiprintf_r+0x258>)
 8009d24:	a904      	add	r1, sp, #16
 8009d26:	4630      	mov	r0, r6
 8009d28:	f7fc f87c 	bl	8005e24 <_printf_float>
 8009d2c:	4607      	mov	r7, r0
 8009d2e:	1c78      	adds	r0, r7, #1
 8009d30:	d1d6      	bne.n	8009ce0 <_vfiprintf_r+0x1bc>
 8009d32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d34:	07d9      	lsls	r1, r3, #31
 8009d36:	d405      	bmi.n	8009d44 <_vfiprintf_r+0x220>
 8009d38:	89ab      	ldrh	r3, [r5, #12]
 8009d3a:	059a      	lsls	r2, r3, #22
 8009d3c:	d402      	bmi.n	8009d44 <_vfiprintf_r+0x220>
 8009d3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d40:	f000 faa1 	bl	800a286 <__retarget_lock_release_recursive>
 8009d44:	89ab      	ldrh	r3, [r5, #12]
 8009d46:	065b      	lsls	r3, r3, #25
 8009d48:	f53f af12 	bmi.w	8009b70 <_vfiprintf_r+0x4c>
 8009d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d4e:	e711      	b.n	8009b74 <_vfiprintf_r+0x50>
 8009d50:	ab03      	add	r3, sp, #12
 8009d52:	9300      	str	r3, [sp, #0]
 8009d54:	462a      	mov	r2, r5
 8009d56:	4b09      	ldr	r3, [pc, #36]	; (8009d7c <_vfiprintf_r+0x258>)
 8009d58:	a904      	add	r1, sp, #16
 8009d5a:	4630      	mov	r0, r6
 8009d5c:	f7fc fb06 	bl	800636c <_printf_i>
 8009d60:	e7e4      	b.n	8009d2c <_vfiprintf_r+0x208>
 8009d62:	bf00      	nop
 8009d64:	0800a9ec 	.word	0x0800a9ec
 8009d68:	0800aa0c 	.word	0x0800aa0c
 8009d6c:	0800a9cc 	.word	0x0800a9cc
 8009d70:	0800a97c 	.word	0x0800a97c
 8009d74:	0800a986 	.word	0x0800a986
 8009d78:	08005e25 	.word	0x08005e25
 8009d7c:	08009aff 	.word	0x08009aff
 8009d80:	0800a982 	.word	0x0800a982

08009d84 <__swbuf_r>:
 8009d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d86:	460e      	mov	r6, r1
 8009d88:	4614      	mov	r4, r2
 8009d8a:	4605      	mov	r5, r0
 8009d8c:	b118      	cbz	r0, 8009d96 <__swbuf_r+0x12>
 8009d8e:	6983      	ldr	r3, [r0, #24]
 8009d90:	b90b      	cbnz	r3, 8009d96 <__swbuf_r+0x12>
 8009d92:	f000 f9d9 	bl	800a148 <__sinit>
 8009d96:	4b21      	ldr	r3, [pc, #132]	; (8009e1c <__swbuf_r+0x98>)
 8009d98:	429c      	cmp	r4, r3
 8009d9a:	d12b      	bne.n	8009df4 <__swbuf_r+0x70>
 8009d9c:	686c      	ldr	r4, [r5, #4]
 8009d9e:	69a3      	ldr	r3, [r4, #24]
 8009da0:	60a3      	str	r3, [r4, #8]
 8009da2:	89a3      	ldrh	r3, [r4, #12]
 8009da4:	071a      	lsls	r2, r3, #28
 8009da6:	d52f      	bpl.n	8009e08 <__swbuf_r+0x84>
 8009da8:	6923      	ldr	r3, [r4, #16]
 8009daa:	b36b      	cbz	r3, 8009e08 <__swbuf_r+0x84>
 8009dac:	6923      	ldr	r3, [r4, #16]
 8009dae:	6820      	ldr	r0, [r4, #0]
 8009db0:	1ac0      	subs	r0, r0, r3
 8009db2:	6963      	ldr	r3, [r4, #20]
 8009db4:	b2f6      	uxtb	r6, r6
 8009db6:	4283      	cmp	r3, r0
 8009db8:	4637      	mov	r7, r6
 8009dba:	dc04      	bgt.n	8009dc6 <__swbuf_r+0x42>
 8009dbc:	4621      	mov	r1, r4
 8009dbe:	4628      	mov	r0, r5
 8009dc0:	f000 f92e 	bl	800a020 <_fflush_r>
 8009dc4:	bb30      	cbnz	r0, 8009e14 <__swbuf_r+0x90>
 8009dc6:	68a3      	ldr	r3, [r4, #8]
 8009dc8:	3b01      	subs	r3, #1
 8009dca:	60a3      	str	r3, [r4, #8]
 8009dcc:	6823      	ldr	r3, [r4, #0]
 8009dce:	1c5a      	adds	r2, r3, #1
 8009dd0:	6022      	str	r2, [r4, #0]
 8009dd2:	701e      	strb	r6, [r3, #0]
 8009dd4:	6963      	ldr	r3, [r4, #20]
 8009dd6:	3001      	adds	r0, #1
 8009dd8:	4283      	cmp	r3, r0
 8009dda:	d004      	beq.n	8009de6 <__swbuf_r+0x62>
 8009ddc:	89a3      	ldrh	r3, [r4, #12]
 8009dde:	07db      	lsls	r3, r3, #31
 8009de0:	d506      	bpl.n	8009df0 <__swbuf_r+0x6c>
 8009de2:	2e0a      	cmp	r6, #10
 8009de4:	d104      	bne.n	8009df0 <__swbuf_r+0x6c>
 8009de6:	4621      	mov	r1, r4
 8009de8:	4628      	mov	r0, r5
 8009dea:	f000 f919 	bl	800a020 <_fflush_r>
 8009dee:	b988      	cbnz	r0, 8009e14 <__swbuf_r+0x90>
 8009df0:	4638      	mov	r0, r7
 8009df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009df4:	4b0a      	ldr	r3, [pc, #40]	; (8009e20 <__swbuf_r+0x9c>)
 8009df6:	429c      	cmp	r4, r3
 8009df8:	d101      	bne.n	8009dfe <__swbuf_r+0x7a>
 8009dfa:	68ac      	ldr	r4, [r5, #8]
 8009dfc:	e7cf      	b.n	8009d9e <__swbuf_r+0x1a>
 8009dfe:	4b09      	ldr	r3, [pc, #36]	; (8009e24 <__swbuf_r+0xa0>)
 8009e00:	429c      	cmp	r4, r3
 8009e02:	bf08      	it	eq
 8009e04:	68ec      	ldreq	r4, [r5, #12]
 8009e06:	e7ca      	b.n	8009d9e <__swbuf_r+0x1a>
 8009e08:	4621      	mov	r1, r4
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	f000 f80c 	bl	8009e28 <__swsetup_r>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	d0cb      	beq.n	8009dac <__swbuf_r+0x28>
 8009e14:	f04f 37ff 	mov.w	r7, #4294967295
 8009e18:	e7ea      	b.n	8009df0 <__swbuf_r+0x6c>
 8009e1a:	bf00      	nop
 8009e1c:	0800a9ec 	.word	0x0800a9ec
 8009e20:	0800aa0c 	.word	0x0800aa0c
 8009e24:	0800a9cc 	.word	0x0800a9cc

08009e28 <__swsetup_r>:
 8009e28:	4b32      	ldr	r3, [pc, #200]	; (8009ef4 <__swsetup_r+0xcc>)
 8009e2a:	b570      	push	{r4, r5, r6, lr}
 8009e2c:	681d      	ldr	r5, [r3, #0]
 8009e2e:	4606      	mov	r6, r0
 8009e30:	460c      	mov	r4, r1
 8009e32:	b125      	cbz	r5, 8009e3e <__swsetup_r+0x16>
 8009e34:	69ab      	ldr	r3, [r5, #24]
 8009e36:	b913      	cbnz	r3, 8009e3e <__swsetup_r+0x16>
 8009e38:	4628      	mov	r0, r5
 8009e3a:	f000 f985 	bl	800a148 <__sinit>
 8009e3e:	4b2e      	ldr	r3, [pc, #184]	; (8009ef8 <__swsetup_r+0xd0>)
 8009e40:	429c      	cmp	r4, r3
 8009e42:	d10f      	bne.n	8009e64 <__swsetup_r+0x3c>
 8009e44:	686c      	ldr	r4, [r5, #4]
 8009e46:	89a3      	ldrh	r3, [r4, #12]
 8009e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e4c:	0719      	lsls	r1, r3, #28
 8009e4e:	d42c      	bmi.n	8009eaa <__swsetup_r+0x82>
 8009e50:	06dd      	lsls	r5, r3, #27
 8009e52:	d411      	bmi.n	8009e78 <__swsetup_r+0x50>
 8009e54:	2309      	movs	r3, #9
 8009e56:	6033      	str	r3, [r6, #0]
 8009e58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e5c:	81a3      	strh	r3, [r4, #12]
 8009e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e62:	e03e      	b.n	8009ee2 <__swsetup_r+0xba>
 8009e64:	4b25      	ldr	r3, [pc, #148]	; (8009efc <__swsetup_r+0xd4>)
 8009e66:	429c      	cmp	r4, r3
 8009e68:	d101      	bne.n	8009e6e <__swsetup_r+0x46>
 8009e6a:	68ac      	ldr	r4, [r5, #8]
 8009e6c:	e7eb      	b.n	8009e46 <__swsetup_r+0x1e>
 8009e6e:	4b24      	ldr	r3, [pc, #144]	; (8009f00 <__swsetup_r+0xd8>)
 8009e70:	429c      	cmp	r4, r3
 8009e72:	bf08      	it	eq
 8009e74:	68ec      	ldreq	r4, [r5, #12]
 8009e76:	e7e6      	b.n	8009e46 <__swsetup_r+0x1e>
 8009e78:	0758      	lsls	r0, r3, #29
 8009e7a:	d512      	bpl.n	8009ea2 <__swsetup_r+0x7a>
 8009e7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e7e:	b141      	cbz	r1, 8009e92 <__swsetup_r+0x6a>
 8009e80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e84:	4299      	cmp	r1, r3
 8009e86:	d002      	beq.n	8009e8e <__swsetup_r+0x66>
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7ff fb67 	bl	800955c <_free_r>
 8009e8e:	2300      	movs	r3, #0
 8009e90:	6363      	str	r3, [r4, #52]	; 0x34
 8009e92:	89a3      	ldrh	r3, [r4, #12]
 8009e94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009e98:	81a3      	strh	r3, [r4, #12]
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	6063      	str	r3, [r4, #4]
 8009e9e:	6923      	ldr	r3, [r4, #16]
 8009ea0:	6023      	str	r3, [r4, #0]
 8009ea2:	89a3      	ldrh	r3, [r4, #12]
 8009ea4:	f043 0308 	orr.w	r3, r3, #8
 8009ea8:	81a3      	strh	r3, [r4, #12]
 8009eaa:	6923      	ldr	r3, [r4, #16]
 8009eac:	b94b      	cbnz	r3, 8009ec2 <__swsetup_r+0x9a>
 8009eae:	89a3      	ldrh	r3, [r4, #12]
 8009eb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009eb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009eb8:	d003      	beq.n	8009ec2 <__swsetup_r+0x9a>
 8009eba:	4621      	mov	r1, r4
 8009ebc:	4630      	mov	r0, r6
 8009ebe:	f000 fa07 	bl	800a2d0 <__smakebuf_r>
 8009ec2:	89a0      	ldrh	r0, [r4, #12]
 8009ec4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ec8:	f010 0301 	ands.w	r3, r0, #1
 8009ecc:	d00a      	beq.n	8009ee4 <__swsetup_r+0xbc>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	60a3      	str	r3, [r4, #8]
 8009ed2:	6963      	ldr	r3, [r4, #20]
 8009ed4:	425b      	negs	r3, r3
 8009ed6:	61a3      	str	r3, [r4, #24]
 8009ed8:	6923      	ldr	r3, [r4, #16]
 8009eda:	b943      	cbnz	r3, 8009eee <__swsetup_r+0xc6>
 8009edc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009ee0:	d1ba      	bne.n	8009e58 <__swsetup_r+0x30>
 8009ee2:	bd70      	pop	{r4, r5, r6, pc}
 8009ee4:	0781      	lsls	r1, r0, #30
 8009ee6:	bf58      	it	pl
 8009ee8:	6963      	ldrpl	r3, [r4, #20]
 8009eea:	60a3      	str	r3, [r4, #8]
 8009eec:	e7f4      	b.n	8009ed8 <__swsetup_r+0xb0>
 8009eee:	2000      	movs	r0, #0
 8009ef0:	e7f7      	b.n	8009ee2 <__swsetup_r+0xba>
 8009ef2:	bf00      	nop
 8009ef4:	20002fb8 	.word	0x20002fb8
 8009ef8:	0800a9ec 	.word	0x0800a9ec
 8009efc:	0800aa0c 	.word	0x0800aa0c
 8009f00:	0800a9cc 	.word	0x0800a9cc

08009f04 <abort>:
 8009f04:	b508      	push	{r3, lr}
 8009f06:	2006      	movs	r0, #6
 8009f08:	f000 fa52 	bl	800a3b0 <raise>
 8009f0c:	2001      	movs	r0, #1
 8009f0e:	f7f7 fdfd 	bl	8001b0c <_exit>
	...

08009f14 <__sflush_r>:
 8009f14:	898a      	ldrh	r2, [r1, #12]
 8009f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f1a:	4605      	mov	r5, r0
 8009f1c:	0710      	lsls	r0, r2, #28
 8009f1e:	460c      	mov	r4, r1
 8009f20:	d458      	bmi.n	8009fd4 <__sflush_r+0xc0>
 8009f22:	684b      	ldr	r3, [r1, #4]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	dc05      	bgt.n	8009f34 <__sflush_r+0x20>
 8009f28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	dc02      	bgt.n	8009f34 <__sflush_r+0x20>
 8009f2e:	2000      	movs	r0, #0
 8009f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f36:	2e00      	cmp	r6, #0
 8009f38:	d0f9      	beq.n	8009f2e <__sflush_r+0x1a>
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f40:	682f      	ldr	r7, [r5, #0]
 8009f42:	602b      	str	r3, [r5, #0]
 8009f44:	d032      	beq.n	8009fac <__sflush_r+0x98>
 8009f46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f48:	89a3      	ldrh	r3, [r4, #12]
 8009f4a:	075a      	lsls	r2, r3, #29
 8009f4c:	d505      	bpl.n	8009f5a <__sflush_r+0x46>
 8009f4e:	6863      	ldr	r3, [r4, #4]
 8009f50:	1ac0      	subs	r0, r0, r3
 8009f52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f54:	b10b      	cbz	r3, 8009f5a <__sflush_r+0x46>
 8009f56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f58:	1ac0      	subs	r0, r0, r3
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f60:	6a21      	ldr	r1, [r4, #32]
 8009f62:	4628      	mov	r0, r5
 8009f64:	47b0      	blx	r6
 8009f66:	1c43      	adds	r3, r0, #1
 8009f68:	89a3      	ldrh	r3, [r4, #12]
 8009f6a:	d106      	bne.n	8009f7a <__sflush_r+0x66>
 8009f6c:	6829      	ldr	r1, [r5, #0]
 8009f6e:	291d      	cmp	r1, #29
 8009f70:	d82c      	bhi.n	8009fcc <__sflush_r+0xb8>
 8009f72:	4a2a      	ldr	r2, [pc, #168]	; (800a01c <__sflush_r+0x108>)
 8009f74:	40ca      	lsrs	r2, r1
 8009f76:	07d6      	lsls	r6, r2, #31
 8009f78:	d528      	bpl.n	8009fcc <__sflush_r+0xb8>
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	6062      	str	r2, [r4, #4]
 8009f7e:	04d9      	lsls	r1, r3, #19
 8009f80:	6922      	ldr	r2, [r4, #16]
 8009f82:	6022      	str	r2, [r4, #0]
 8009f84:	d504      	bpl.n	8009f90 <__sflush_r+0x7c>
 8009f86:	1c42      	adds	r2, r0, #1
 8009f88:	d101      	bne.n	8009f8e <__sflush_r+0x7a>
 8009f8a:	682b      	ldr	r3, [r5, #0]
 8009f8c:	b903      	cbnz	r3, 8009f90 <__sflush_r+0x7c>
 8009f8e:	6560      	str	r0, [r4, #84]	; 0x54
 8009f90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f92:	602f      	str	r7, [r5, #0]
 8009f94:	2900      	cmp	r1, #0
 8009f96:	d0ca      	beq.n	8009f2e <__sflush_r+0x1a>
 8009f98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f9c:	4299      	cmp	r1, r3
 8009f9e:	d002      	beq.n	8009fa6 <__sflush_r+0x92>
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	f7ff fadb 	bl	800955c <_free_r>
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	6360      	str	r0, [r4, #52]	; 0x34
 8009faa:	e7c1      	b.n	8009f30 <__sflush_r+0x1c>
 8009fac:	6a21      	ldr	r1, [r4, #32]
 8009fae:	2301      	movs	r3, #1
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	47b0      	blx	r6
 8009fb4:	1c41      	adds	r1, r0, #1
 8009fb6:	d1c7      	bne.n	8009f48 <__sflush_r+0x34>
 8009fb8:	682b      	ldr	r3, [r5, #0]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d0c4      	beq.n	8009f48 <__sflush_r+0x34>
 8009fbe:	2b1d      	cmp	r3, #29
 8009fc0:	d001      	beq.n	8009fc6 <__sflush_r+0xb2>
 8009fc2:	2b16      	cmp	r3, #22
 8009fc4:	d101      	bne.n	8009fca <__sflush_r+0xb6>
 8009fc6:	602f      	str	r7, [r5, #0]
 8009fc8:	e7b1      	b.n	8009f2e <__sflush_r+0x1a>
 8009fca:	89a3      	ldrh	r3, [r4, #12]
 8009fcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fd0:	81a3      	strh	r3, [r4, #12]
 8009fd2:	e7ad      	b.n	8009f30 <__sflush_r+0x1c>
 8009fd4:	690f      	ldr	r7, [r1, #16]
 8009fd6:	2f00      	cmp	r7, #0
 8009fd8:	d0a9      	beq.n	8009f2e <__sflush_r+0x1a>
 8009fda:	0793      	lsls	r3, r2, #30
 8009fdc:	680e      	ldr	r6, [r1, #0]
 8009fde:	bf08      	it	eq
 8009fe0:	694b      	ldreq	r3, [r1, #20]
 8009fe2:	600f      	str	r7, [r1, #0]
 8009fe4:	bf18      	it	ne
 8009fe6:	2300      	movne	r3, #0
 8009fe8:	eba6 0807 	sub.w	r8, r6, r7
 8009fec:	608b      	str	r3, [r1, #8]
 8009fee:	f1b8 0f00 	cmp.w	r8, #0
 8009ff2:	dd9c      	ble.n	8009f2e <__sflush_r+0x1a>
 8009ff4:	6a21      	ldr	r1, [r4, #32]
 8009ff6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ff8:	4643      	mov	r3, r8
 8009ffa:	463a      	mov	r2, r7
 8009ffc:	4628      	mov	r0, r5
 8009ffe:	47b0      	blx	r6
 800a000:	2800      	cmp	r0, #0
 800a002:	dc06      	bgt.n	800a012 <__sflush_r+0xfe>
 800a004:	89a3      	ldrh	r3, [r4, #12]
 800a006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a00a:	81a3      	strh	r3, [r4, #12]
 800a00c:	f04f 30ff 	mov.w	r0, #4294967295
 800a010:	e78e      	b.n	8009f30 <__sflush_r+0x1c>
 800a012:	4407      	add	r7, r0
 800a014:	eba8 0800 	sub.w	r8, r8, r0
 800a018:	e7e9      	b.n	8009fee <__sflush_r+0xda>
 800a01a:	bf00      	nop
 800a01c:	20400001 	.word	0x20400001

0800a020 <_fflush_r>:
 800a020:	b538      	push	{r3, r4, r5, lr}
 800a022:	690b      	ldr	r3, [r1, #16]
 800a024:	4605      	mov	r5, r0
 800a026:	460c      	mov	r4, r1
 800a028:	b913      	cbnz	r3, 800a030 <_fflush_r+0x10>
 800a02a:	2500      	movs	r5, #0
 800a02c:	4628      	mov	r0, r5
 800a02e:	bd38      	pop	{r3, r4, r5, pc}
 800a030:	b118      	cbz	r0, 800a03a <_fflush_r+0x1a>
 800a032:	6983      	ldr	r3, [r0, #24]
 800a034:	b90b      	cbnz	r3, 800a03a <_fflush_r+0x1a>
 800a036:	f000 f887 	bl	800a148 <__sinit>
 800a03a:	4b14      	ldr	r3, [pc, #80]	; (800a08c <_fflush_r+0x6c>)
 800a03c:	429c      	cmp	r4, r3
 800a03e:	d11b      	bne.n	800a078 <_fflush_r+0x58>
 800a040:	686c      	ldr	r4, [r5, #4]
 800a042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d0ef      	beq.n	800a02a <_fflush_r+0xa>
 800a04a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a04c:	07d0      	lsls	r0, r2, #31
 800a04e:	d404      	bmi.n	800a05a <_fflush_r+0x3a>
 800a050:	0599      	lsls	r1, r3, #22
 800a052:	d402      	bmi.n	800a05a <_fflush_r+0x3a>
 800a054:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a056:	f000 f915 	bl	800a284 <__retarget_lock_acquire_recursive>
 800a05a:	4628      	mov	r0, r5
 800a05c:	4621      	mov	r1, r4
 800a05e:	f7ff ff59 	bl	8009f14 <__sflush_r>
 800a062:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a064:	07da      	lsls	r2, r3, #31
 800a066:	4605      	mov	r5, r0
 800a068:	d4e0      	bmi.n	800a02c <_fflush_r+0xc>
 800a06a:	89a3      	ldrh	r3, [r4, #12]
 800a06c:	059b      	lsls	r3, r3, #22
 800a06e:	d4dd      	bmi.n	800a02c <_fflush_r+0xc>
 800a070:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a072:	f000 f908 	bl	800a286 <__retarget_lock_release_recursive>
 800a076:	e7d9      	b.n	800a02c <_fflush_r+0xc>
 800a078:	4b05      	ldr	r3, [pc, #20]	; (800a090 <_fflush_r+0x70>)
 800a07a:	429c      	cmp	r4, r3
 800a07c:	d101      	bne.n	800a082 <_fflush_r+0x62>
 800a07e:	68ac      	ldr	r4, [r5, #8]
 800a080:	e7df      	b.n	800a042 <_fflush_r+0x22>
 800a082:	4b04      	ldr	r3, [pc, #16]	; (800a094 <_fflush_r+0x74>)
 800a084:	429c      	cmp	r4, r3
 800a086:	bf08      	it	eq
 800a088:	68ec      	ldreq	r4, [r5, #12]
 800a08a:	e7da      	b.n	800a042 <_fflush_r+0x22>
 800a08c:	0800a9ec 	.word	0x0800a9ec
 800a090:	0800aa0c 	.word	0x0800aa0c
 800a094:	0800a9cc 	.word	0x0800a9cc

0800a098 <std>:
 800a098:	2300      	movs	r3, #0
 800a09a:	b510      	push	{r4, lr}
 800a09c:	4604      	mov	r4, r0
 800a09e:	e9c0 3300 	strd	r3, r3, [r0]
 800a0a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0a6:	6083      	str	r3, [r0, #8]
 800a0a8:	8181      	strh	r1, [r0, #12]
 800a0aa:	6643      	str	r3, [r0, #100]	; 0x64
 800a0ac:	81c2      	strh	r2, [r0, #14]
 800a0ae:	6183      	str	r3, [r0, #24]
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	2208      	movs	r2, #8
 800a0b4:	305c      	adds	r0, #92	; 0x5c
 800a0b6:	f7fb fe0d 	bl	8005cd4 <memset>
 800a0ba:	4b05      	ldr	r3, [pc, #20]	; (800a0d0 <std+0x38>)
 800a0bc:	6263      	str	r3, [r4, #36]	; 0x24
 800a0be:	4b05      	ldr	r3, [pc, #20]	; (800a0d4 <std+0x3c>)
 800a0c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a0c2:	4b05      	ldr	r3, [pc, #20]	; (800a0d8 <std+0x40>)
 800a0c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a0c6:	4b05      	ldr	r3, [pc, #20]	; (800a0dc <std+0x44>)
 800a0c8:	6224      	str	r4, [r4, #32]
 800a0ca:	6323      	str	r3, [r4, #48]	; 0x30
 800a0cc:	bd10      	pop	{r4, pc}
 800a0ce:	bf00      	nop
 800a0d0:	0800a3e9 	.word	0x0800a3e9
 800a0d4:	0800a40b 	.word	0x0800a40b
 800a0d8:	0800a443 	.word	0x0800a443
 800a0dc:	0800a467 	.word	0x0800a467

0800a0e0 <_cleanup_r>:
 800a0e0:	4901      	ldr	r1, [pc, #4]	; (800a0e8 <_cleanup_r+0x8>)
 800a0e2:	f000 b8af 	b.w	800a244 <_fwalk_reent>
 800a0e6:	bf00      	nop
 800a0e8:	0800a021 	.word	0x0800a021

0800a0ec <__sfmoreglue>:
 800a0ec:	b570      	push	{r4, r5, r6, lr}
 800a0ee:	1e4a      	subs	r2, r1, #1
 800a0f0:	2568      	movs	r5, #104	; 0x68
 800a0f2:	4355      	muls	r5, r2
 800a0f4:	460e      	mov	r6, r1
 800a0f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a0fa:	f7ff fa7f 	bl	80095fc <_malloc_r>
 800a0fe:	4604      	mov	r4, r0
 800a100:	b140      	cbz	r0, 800a114 <__sfmoreglue+0x28>
 800a102:	2100      	movs	r1, #0
 800a104:	e9c0 1600 	strd	r1, r6, [r0]
 800a108:	300c      	adds	r0, #12
 800a10a:	60a0      	str	r0, [r4, #8]
 800a10c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a110:	f7fb fde0 	bl	8005cd4 <memset>
 800a114:	4620      	mov	r0, r4
 800a116:	bd70      	pop	{r4, r5, r6, pc}

0800a118 <__sfp_lock_acquire>:
 800a118:	4801      	ldr	r0, [pc, #4]	; (800a120 <__sfp_lock_acquire+0x8>)
 800a11a:	f000 b8b3 	b.w	800a284 <__retarget_lock_acquire_recursive>
 800a11e:	bf00      	nop
 800a120:	200065e8 	.word	0x200065e8

0800a124 <__sfp_lock_release>:
 800a124:	4801      	ldr	r0, [pc, #4]	; (800a12c <__sfp_lock_release+0x8>)
 800a126:	f000 b8ae 	b.w	800a286 <__retarget_lock_release_recursive>
 800a12a:	bf00      	nop
 800a12c:	200065e8 	.word	0x200065e8

0800a130 <__sinit_lock_acquire>:
 800a130:	4801      	ldr	r0, [pc, #4]	; (800a138 <__sinit_lock_acquire+0x8>)
 800a132:	f000 b8a7 	b.w	800a284 <__retarget_lock_acquire_recursive>
 800a136:	bf00      	nop
 800a138:	200065e3 	.word	0x200065e3

0800a13c <__sinit_lock_release>:
 800a13c:	4801      	ldr	r0, [pc, #4]	; (800a144 <__sinit_lock_release+0x8>)
 800a13e:	f000 b8a2 	b.w	800a286 <__retarget_lock_release_recursive>
 800a142:	bf00      	nop
 800a144:	200065e3 	.word	0x200065e3

0800a148 <__sinit>:
 800a148:	b510      	push	{r4, lr}
 800a14a:	4604      	mov	r4, r0
 800a14c:	f7ff fff0 	bl	800a130 <__sinit_lock_acquire>
 800a150:	69a3      	ldr	r3, [r4, #24]
 800a152:	b11b      	cbz	r3, 800a15c <__sinit+0x14>
 800a154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a158:	f7ff bff0 	b.w	800a13c <__sinit_lock_release>
 800a15c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a160:	6523      	str	r3, [r4, #80]	; 0x50
 800a162:	4b13      	ldr	r3, [pc, #76]	; (800a1b0 <__sinit+0x68>)
 800a164:	4a13      	ldr	r2, [pc, #76]	; (800a1b4 <__sinit+0x6c>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	62a2      	str	r2, [r4, #40]	; 0x28
 800a16a:	42a3      	cmp	r3, r4
 800a16c:	bf04      	itt	eq
 800a16e:	2301      	moveq	r3, #1
 800a170:	61a3      	streq	r3, [r4, #24]
 800a172:	4620      	mov	r0, r4
 800a174:	f000 f820 	bl	800a1b8 <__sfp>
 800a178:	6060      	str	r0, [r4, #4]
 800a17a:	4620      	mov	r0, r4
 800a17c:	f000 f81c 	bl	800a1b8 <__sfp>
 800a180:	60a0      	str	r0, [r4, #8]
 800a182:	4620      	mov	r0, r4
 800a184:	f000 f818 	bl	800a1b8 <__sfp>
 800a188:	2200      	movs	r2, #0
 800a18a:	60e0      	str	r0, [r4, #12]
 800a18c:	2104      	movs	r1, #4
 800a18e:	6860      	ldr	r0, [r4, #4]
 800a190:	f7ff ff82 	bl	800a098 <std>
 800a194:	68a0      	ldr	r0, [r4, #8]
 800a196:	2201      	movs	r2, #1
 800a198:	2109      	movs	r1, #9
 800a19a:	f7ff ff7d 	bl	800a098 <std>
 800a19e:	68e0      	ldr	r0, [r4, #12]
 800a1a0:	2202      	movs	r2, #2
 800a1a2:	2112      	movs	r1, #18
 800a1a4:	f7ff ff78 	bl	800a098 <std>
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	61a3      	str	r3, [r4, #24]
 800a1ac:	e7d2      	b.n	800a154 <__sinit+0xc>
 800a1ae:	bf00      	nop
 800a1b0:	0800a578 	.word	0x0800a578
 800a1b4:	0800a0e1 	.word	0x0800a0e1

0800a1b8 <__sfp>:
 800a1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ba:	4607      	mov	r7, r0
 800a1bc:	f7ff ffac 	bl	800a118 <__sfp_lock_acquire>
 800a1c0:	4b1e      	ldr	r3, [pc, #120]	; (800a23c <__sfp+0x84>)
 800a1c2:	681e      	ldr	r6, [r3, #0]
 800a1c4:	69b3      	ldr	r3, [r6, #24]
 800a1c6:	b913      	cbnz	r3, 800a1ce <__sfp+0x16>
 800a1c8:	4630      	mov	r0, r6
 800a1ca:	f7ff ffbd 	bl	800a148 <__sinit>
 800a1ce:	3648      	adds	r6, #72	; 0x48
 800a1d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	d503      	bpl.n	800a1e0 <__sfp+0x28>
 800a1d8:	6833      	ldr	r3, [r6, #0]
 800a1da:	b30b      	cbz	r3, 800a220 <__sfp+0x68>
 800a1dc:	6836      	ldr	r6, [r6, #0]
 800a1de:	e7f7      	b.n	800a1d0 <__sfp+0x18>
 800a1e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a1e4:	b9d5      	cbnz	r5, 800a21c <__sfp+0x64>
 800a1e6:	4b16      	ldr	r3, [pc, #88]	; (800a240 <__sfp+0x88>)
 800a1e8:	60e3      	str	r3, [r4, #12]
 800a1ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a1ee:	6665      	str	r5, [r4, #100]	; 0x64
 800a1f0:	f000 f847 	bl	800a282 <__retarget_lock_init_recursive>
 800a1f4:	f7ff ff96 	bl	800a124 <__sfp_lock_release>
 800a1f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a1fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a200:	6025      	str	r5, [r4, #0]
 800a202:	61a5      	str	r5, [r4, #24]
 800a204:	2208      	movs	r2, #8
 800a206:	4629      	mov	r1, r5
 800a208:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a20c:	f7fb fd62 	bl	8005cd4 <memset>
 800a210:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a214:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a218:	4620      	mov	r0, r4
 800a21a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a21c:	3468      	adds	r4, #104	; 0x68
 800a21e:	e7d9      	b.n	800a1d4 <__sfp+0x1c>
 800a220:	2104      	movs	r1, #4
 800a222:	4638      	mov	r0, r7
 800a224:	f7ff ff62 	bl	800a0ec <__sfmoreglue>
 800a228:	4604      	mov	r4, r0
 800a22a:	6030      	str	r0, [r6, #0]
 800a22c:	2800      	cmp	r0, #0
 800a22e:	d1d5      	bne.n	800a1dc <__sfp+0x24>
 800a230:	f7ff ff78 	bl	800a124 <__sfp_lock_release>
 800a234:	230c      	movs	r3, #12
 800a236:	603b      	str	r3, [r7, #0]
 800a238:	e7ee      	b.n	800a218 <__sfp+0x60>
 800a23a:	bf00      	nop
 800a23c:	0800a578 	.word	0x0800a578
 800a240:	ffff0001 	.word	0xffff0001

0800a244 <_fwalk_reent>:
 800a244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a248:	4606      	mov	r6, r0
 800a24a:	4688      	mov	r8, r1
 800a24c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a250:	2700      	movs	r7, #0
 800a252:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a256:	f1b9 0901 	subs.w	r9, r9, #1
 800a25a:	d505      	bpl.n	800a268 <_fwalk_reent+0x24>
 800a25c:	6824      	ldr	r4, [r4, #0]
 800a25e:	2c00      	cmp	r4, #0
 800a260:	d1f7      	bne.n	800a252 <_fwalk_reent+0xe>
 800a262:	4638      	mov	r0, r7
 800a264:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a268:	89ab      	ldrh	r3, [r5, #12]
 800a26a:	2b01      	cmp	r3, #1
 800a26c:	d907      	bls.n	800a27e <_fwalk_reent+0x3a>
 800a26e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a272:	3301      	adds	r3, #1
 800a274:	d003      	beq.n	800a27e <_fwalk_reent+0x3a>
 800a276:	4629      	mov	r1, r5
 800a278:	4630      	mov	r0, r6
 800a27a:	47c0      	blx	r8
 800a27c:	4307      	orrs	r7, r0
 800a27e:	3568      	adds	r5, #104	; 0x68
 800a280:	e7e9      	b.n	800a256 <_fwalk_reent+0x12>

0800a282 <__retarget_lock_init_recursive>:
 800a282:	4770      	bx	lr

0800a284 <__retarget_lock_acquire_recursive>:
 800a284:	4770      	bx	lr

0800a286 <__retarget_lock_release_recursive>:
 800a286:	4770      	bx	lr

0800a288 <__swhatbuf_r>:
 800a288:	b570      	push	{r4, r5, r6, lr}
 800a28a:	460e      	mov	r6, r1
 800a28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a290:	2900      	cmp	r1, #0
 800a292:	b096      	sub	sp, #88	; 0x58
 800a294:	4614      	mov	r4, r2
 800a296:	461d      	mov	r5, r3
 800a298:	da07      	bge.n	800a2aa <__swhatbuf_r+0x22>
 800a29a:	2300      	movs	r3, #0
 800a29c:	602b      	str	r3, [r5, #0]
 800a29e:	89b3      	ldrh	r3, [r6, #12]
 800a2a0:	061a      	lsls	r2, r3, #24
 800a2a2:	d410      	bmi.n	800a2c6 <__swhatbuf_r+0x3e>
 800a2a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2a8:	e00e      	b.n	800a2c8 <__swhatbuf_r+0x40>
 800a2aa:	466a      	mov	r2, sp
 800a2ac:	f000 f902 	bl	800a4b4 <_fstat_r>
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	dbf2      	blt.n	800a29a <__swhatbuf_r+0x12>
 800a2b4:	9a01      	ldr	r2, [sp, #4]
 800a2b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a2ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a2be:	425a      	negs	r2, r3
 800a2c0:	415a      	adcs	r2, r3
 800a2c2:	602a      	str	r2, [r5, #0]
 800a2c4:	e7ee      	b.n	800a2a4 <__swhatbuf_r+0x1c>
 800a2c6:	2340      	movs	r3, #64	; 0x40
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	6023      	str	r3, [r4, #0]
 800a2cc:	b016      	add	sp, #88	; 0x58
 800a2ce:	bd70      	pop	{r4, r5, r6, pc}

0800a2d0 <__smakebuf_r>:
 800a2d0:	898b      	ldrh	r3, [r1, #12]
 800a2d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a2d4:	079d      	lsls	r5, r3, #30
 800a2d6:	4606      	mov	r6, r0
 800a2d8:	460c      	mov	r4, r1
 800a2da:	d507      	bpl.n	800a2ec <__smakebuf_r+0x1c>
 800a2dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a2e0:	6023      	str	r3, [r4, #0]
 800a2e2:	6123      	str	r3, [r4, #16]
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	6163      	str	r3, [r4, #20]
 800a2e8:	b002      	add	sp, #8
 800a2ea:	bd70      	pop	{r4, r5, r6, pc}
 800a2ec:	ab01      	add	r3, sp, #4
 800a2ee:	466a      	mov	r2, sp
 800a2f0:	f7ff ffca 	bl	800a288 <__swhatbuf_r>
 800a2f4:	9900      	ldr	r1, [sp, #0]
 800a2f6:	4605      	mov	r5, r0
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	f7ff f97f 	bl	80095fc <_malloc_r>
 800a2fe:	b948      	cbnz	r0, 800a314 <__smakebuf_r+0x44>
 800a300:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a304:	059a      	lsls	r2, r3, #22
 800a306:	d4ef      	bmi.n	800a2e8 <__smakebuf_r+0x18>
 800a308:	f023 0303 	bic.w	r3, r3, #3
 800a30c:	f043 0302 	orr.w	r3, r3, #2
 800a310:	81a3      	strh	r3, [r4, #12]
 800a312:	e7e3      	b.n	800a2dc <__smakebuf_r+0xc>
 800a314:	4b0d      	ldr	r3, [pc, #52]	; (800a34c <__smakebuf_r+0x7c>)
 800a316:	62b3      	str	r3, [r6, #40]	; 0x28
 800a318:	89a3      	ldrh	r3, [r4, #12]
 800a31a:	6020      	str	r0, [r4, #0]
 800a31c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a320:	81a3      	strh	r3, [r4, #12]
 800a322:	9b00      	ldr	r3, [sp, #0]
 800a324:	6163      	str	r3, [r4, #20]
 800a326:	9b01      	ldr	r3, [sp, #4]
 800a328:	6120      	str	r0, [r4, #16]
 800a32a:	b15b      	cbz	r3, 800a344 <__smakebuf_r+0x74>
 800a32c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a330:	4630      	mov	r0, r6
 800a332:	f000 f8d1 	bl	800a4d8 <_isatty_r>
 800a336:	b128      	cbz	r0, 800a344 <__smakebuf_r+0x74>
 800a338:	89a3      	ldrh	r3, [r4, #12]
 800a33a:	f023 0303 	bic.w	r3, r3, #3
 800a33e:	f043 0301 	orr.w	r3, r3, #1
 800a342:	81a3      	strh	r3, [r4, #12]
 800a344:	89a0      	ldrh	r0, [r4, #12]
 800a346:	4305      	orrs	r5, r0
 800a348:	81a5      	strh	r5, [r4, #12]
 800a34a:	e7cd      	b.n	800a2e8 <__smakebuf_r+0x18>
 800a34c:	0800a0e1 	.word	0x0800a0e1

0800a350 <_malloc_usable_size_r>:
 800a350:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a354:	1f18      	subs	r0, r3, #4
 800a356:	2b00      	cmp	r3, #0
 800a358:	bfbc      	itt	lt
 800a35a:	580b      	ldrlt	r3, [r1, r0]
 800a35c:	18c0      	addlt	r0, r0, r3
 800a35e:	4770      	bx	lr

0800a360 <_raise_r>:
 800a360:	291f      	cmp	r1, #31
 800a362:	b538      	push	{r3, r4, r5, lr}
 800a364:	4604      	mov	r4, r0
 800a366:	460d      	mov	r5, r1
 800a368:	d904      	bls.n	800a374 <_raise_r+0x14>
 800a36a:	2316      	movs	r3, #22
 800a36c:	6003      	str	r3, [r0, #0]
 800a36e:	f04f 30ff 	mov.w	r0, #4294967295
 800a372:	bd38      	pop	{r3, r4, r5, pc}
 800a374:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a376:	b112      	cbz	r2, 800a37e <_raise_r+0x1e>
 800a378:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a37c:	b94b      	cbnz	r3, 800a392 <_raise_r+0x32>
 800a37e:	4620      	mov	r0, r4
 800a380:	f000 f830 	bl	800a3e4 <_getpid_r>
 800a384:	462a      	mov	r2, r5
 800a386:	4601      	mov	r1, r0
 800a388:	4620      	mov	r0, r4
 800a38a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a38e:	f000 b817 	b.w	800a3c0 <_kill_r>
 800a392:	2b01      	cmp	r3, #1
 800a394:	d00a      	beq.n	800a3ac <_raise_r+0x4c>
 800a396:	1c59      	adds	r1, r3, #1
 800a398:	d103      	bne.n	800a3a2 <_raise_r+0x42>
 800a39a:	2316      	movs	r3, #22
 800a39c:	6003      	str	r3, [r0, #0]
 800a39e:	2001      	movs	r0, #1
 800a3a0:	e7e7      	b.n	800a372 <_raise_r+0x12>
 800a3a2:	2400      	movs	r4, #0
 800a3a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	4798      	blx	r3
 800a3ac:	2000      	movs	r0, #0
 800a3ae:	e7e0      	b.n	800a372 <_raise_r+0x12>

0800a3b0 <raise>:
 800a3b0:	4b02      	ldr	r3, [pc, #8]	; (800a3bc <raise+0xc>)
 800a3b2:	4601      	mov	r1, r0
 800a3b4:	6818      	ldr	r0, [r3, #0]
 800a3b6:	f7ff bfd3 	b.w	800a360 <_raise_r>
 800a3ba:	bf00      	nop
 800a3bc:	20002fb8 	.word	0x20002fb8

0800a3c0 <_kill_r>:
 800a3c0:	b538      	push	{r3, r4, r5, lr}
 800a3c2:	4d07      	ldr	r5, [pc, #28]	; (800a3e0 <_kill_r+0x20>)
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	4604      	mov	r4, r0
 800a3c8:	4608      	mov	r0, r1
 800a3ca:	4611      	mov	r1, r2
 800a3cc:	602b      	str	r3, [r5, #0]
 800a3ce:	f7f7 fb8d 	bl	8001aec <_kill>
 800a3d2:	1c43      	adds	r3, r0, #1
 800a3d4:	d102      	bne.n	800a3dc <_kill_r+0x1c>
 800a3d6:	682b      	ldr	r3, [r5, #0]
 800a3d8:	b103      	cbz	r3, 800a3dc <_kill_r+0x1c>
 800a3da:	6023      	str	r3, [r4, #0]
 800a3dc:	bd38      	pop	{r3, r4, r5, pc}
 800a3de:	bf00      	nop
 800a3e0:	200065dc 	.word	0x200065dc

0800a3e4 <_getpid_r>:
 800a3e4:	f7f7 bb7a 	b.w	8001adc <_getpid>

0800a3e8 <__sread>:
 800a3e8:	b510      	push	{r4, lr}
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f0:	f000 f894 	bl	800a51c <_read_r>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	bfab      	itete	ge
 800a3f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3fa:	89a3      	ldrhlt	r3, [r4, #12]
 800a3fc:	181b      	addge	r3, r3, r0
 800a3fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a402:	bfac      	ite	ge
 800a404:	6563      	strge	r3, [r4, #84]	; 0x54
 800a406:	81a3      	strhlt	r3, [r4, #12]
 800a408:	bd10      	pop	{r4, pc}

0800a40a <__swrite>:
 800a40a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a40e:	461f      	mov	r7, r3
 800a410:	898b      	ldrh	r3, [r1, #12]
 800a412:	05db      	lsls	r3, r3, #23
 800a414:	4605      	mov	r5, r0
 800a416:	460c      	mov	r4, r1
 800a418:	4616      	mov	r6, r2
 800a41a:	d505      	bpl.n	800a428 <__swrite+0x1e>
 800a41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a420:	2302      	movs	r3, #2
 800a422:	2200      	movs	r2, #0
 800a424:	f000 f868 	bl	800a4f8 <_lseek_r>
 800a428:	89a3      	ldrh	r3, [r4, #12]
 800a42a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a42e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a432:	81a3      	strh	r3, [r4, #12]
 800a434:	4632      	mov	r2, r6
 800a436:	463b      	mov	r3, r7
 800a438:	4628      	mov	r0, r5
 800a43a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a43e:	f000 b817 	b.w	800a470 <_write_r>

0800a442 <__sseek>:
 800a442:	b510      	push	{r4, lr}
 800a444:	460c      	mov	r4, r1
 800a446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a44a:	f000 f855 	bl	800a4f8 <_lseek_r>
 800a44e:	1c43      	adds	r3, r0, #1
 800a450:	89a3      	ldrh	r3, [r4, #12]
 800a452:	bf15      	itete	ne
 800a454:	6560      	strne	r0, [r4, #84]	; 0x54
 800a456:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a45a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a45e:	81a3      	strheq	r3, [r4, #12]
 800a460:	bf18      	it	ne
 800a462:	81a3      	strhne	r3, [r4, #12]
 800a464:	bd10      	pop	{r4, pc}

0800a466 <__sclose>:
 800a466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a46a:	f000 b813 	b.w	800a494 <_close_r>
	...

0800a470 <_write_r>:
 800a470:	b538      	push	{r3, r4, r5, lr}
 800a472:	4d07      	ldr	r5, [pc, #28]	; (800a490 <_write_r+0x20>)
 800a474:	4604      	mov	r4, r0
 800a476:	4608      	mov	r0, r1
 800a478:	4611      	mov	r1, r2
 800a47a:	2200      	movs	r2, #0
 800a47c:	602a      	str	r2, [r5, #0]
 800a47e:	461a      	mov	r2, r3
 800a480:	f7f7 fb6b 	bl	8001b5a <_write>
 800a484:	1c43      	adds	r3, r0, #1
 800a486:	d102      	bne.n	800a48e <_write_r+0x1e>
 800a488:	682b      	ldr	r3, [r5, #0]
 800a48a:	b103      	cbz	r3, 800a48e <_write_r+0x1e>
 800a48c:	6023      	str	r3, [r4, #0]
 800a48e:	bd38      	pop	{r3, r4, r5, pc}
 800a490:	200065dc 	.word	0x200065dc

0800a494 <_close_r>:
 800a494:	b538      	push	{r3, r4, r5, lr}
 800a496:	4d06      	ldr	r5, [pc, #24]	; (800a4b0 <_close_r+0x1c>)
 800a498:	2300      	movs	r3, #0
 800a49a:	4604      	mov	r4, r0
 800a49c:	4608      	mov	r0, r1
 800a49e:	602b      	str	r3, [r5, #0]
 800a4a0:	f7f7 fb77 	bl	8001b92 <_close>
 800a4a4:	1c43      	adds	r3, r0, #1
 800a4a6:	d102      	bne.n	800a4ae <_close_r+0x1a>
 800a4a8:	682b      	ldr	r3, [r5, #0]
 800a4aa:	b103      	cbz	r3, 800a4ae <_close_r+0x1a>
 800a4ac:	6023      	str	r3, [r4, #0]
 800a4ae:	bd38      	pop	{r3, r4, r5, pc}
 800a4b0:	200065dc 	.word	0x200065dc

0800a4b4 <_fstat_r>:
 800a4b4:	b538      	push	{r3, r4, r5, lr}
 800a4b6:	4d07      	ldr	r5, [pc, #28]	; (800a4d4 <_fstat_r+0x20>)
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	4608      	mov	r0, r1
 800a4be:	4611      	mov	r1, r2
 800a4c0:	602b      	str	r3, [r5, #0]
 800a4c2:	f7f7 fb72 	bl	8001baa <_fstat>
 800a4c6:	1c43      	adds	r3, r0, #1
 800a4c8:	d102      	bne.n	800a4d0 <_fstat_r+0x1c>
 800a4ca:	682b      	ldr	r3, [r5, #0]
 800a4cc:	b103      	cbz	r3, 800a4d0 <_fstat_r+0x1c>
 800a4ce:	6023      	str	r3, [r4, #0]
 800a4d0:	bd38      	pop	{r3, r4, r5, pc}
 800a4d2:	bf00      	nop
 800a4d4:	200065dc 	.word	0x200065dc

0800a4d8 <_isatty_r>:
 800a4d8:	b538      	push	{r3, r4, r5, lr}
 800a4da:	4d06      	ldr	r5, [pc, #24]	; (800a4f4 <_isatty_r+0x1c>)
 800a4dc:	2300      	movs	r3, #0
 800a4de:	4604      	mov	r4, r0
 800a4e0:	4608      	mov	r0, r1
 800a4e2:	602b      	str	r3, [r5, #0]
 800a4e4:	f7f7 fb71 	bl	8001bca <_isatty>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_isatty_r+0x1a>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_isatty_r+0x1a>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	200065dc 	.word	0x200065dc

0800a4f8 <_lseek_r>:
 800a4f8:	b538      	push	{r3, r4, r5, lr}
 800a4fa:	4d07      	ldr	r5, [pc, #28]	; (800a518 <_lseek_r+0x20>)
 800a4fc:	4604      	mov	r4, r0
 800a4fe:	4608      	mov	r0, r1
 800a500:	4611      	mov	r1, r2
 800a502:	2200      	movs	r2, #0
 800a504:	602a      	str	r2, [r5, #0]
 800a506:	461a      	mov	r2, r3
 800a508:	f7f7 fb6a 	bl	8001be0 <_lseek>
 800a50c:	1c43      	adds	r3, r0, #1
 800a50e:	d102      	bne.n	800a516 <_lseek_r+0x1e>
 800a510:	682b      	ldr	r3, [r5, #0]
 800a512:	b103      	cbz	r3, 800a516 <_lseek_r+0x1e>
 800a514:	6023      	str	r3, [r4, #0]
 800a516:	bd38      	pop	{r3, r4, r5, pc}
 800a518:	200065dc 	.word	0x200065dc

0800a51c <_read_r>:
 800a51c:	b538      	push	{r3, r4, r5, lr}
 800a51e:	4d07      	ldr	r5, [pc, #28]	; (800a53c <_read_r+0x20>)
 800a520:	4604      	mov	r4, r0
 800a522:	4608      	mov	r0, r1
 800a524:	4611      	mov	r1, r2
 800a526:	2200      	movs	r2, #0
 800a528:	602a      	str	r2, [r5, #0]
 800a52a:	461a      	mov	r2, r3
 800a52c:	f7f7 faf8 	bl	8001b20 <_read>
 800a530:	1c43      	adds	r3, r0, #1
 800a532:	d102      	bne.n	800a53a <_read_r+0x1e>
 800a534:	682b      	ldr	r3, [r5, #0]
 800a536:	b103      	cbz	r3, 800a53a <_read_r+0x1e>
 800a538:	6023      	str	r3, [r4, #0]
 800a53a:	bd38      	pop	{r3, r4, r5, pc}
 800a53c:	200065dc 	.word	0x200065dc

0800a540 <_init>:
 800a540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a542:	bf00      	nop
 800a544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a546:	bc08      	pop	{r3}
 800a548:	469e      	mov	lr, r3
 800a54a:	4770      	bx	lr

0800a54c <_fini>:
 800a54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54e:	bf00      	nop
 800a550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a552:	bc08      	pop	{r3}
 800a554:	469e      	mov	lr, r3
 800a556:	4770      	bx	lr
