Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 27 13:19:53 2023
| Host         : ShansLappie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk/SLOW_CLOCK_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds/clk200hz/clk_out_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 391 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.380        0.000                      0                  754        0.071        0.000                      0                  754        4.500        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.380        0.000                      0                  754        0.071        0.000                      0                  754        4.500        0.000                       0                   429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.548ns (45.719%)  route 3.025ns (54.281%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.133     6.670    mouse/x_overflow_reg_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.794 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     6.794    mouse/x_pos[3]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.434 f  mouse/x_pos_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.831     8.266    plusOp6[3]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.306     8.572 r  x_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     8.572    x_pos[11]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.105 r  x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.105    x_pos_reg[11]_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.262 f  x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.061    10.322    mouse/CO[0]
    SLICE_X28Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.654 r  mouse/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.654    mouse/x_pos[5]_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  mouse/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.440    14.781    mouse/clock_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  mouse/x_pos_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)        0.029    15.035    mouse/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.548ns (45.860%)  route 3.008ns (54.140%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.133     6.670    mouse/x_overflow_reg_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.794 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     6.794    mouse/x_pos[3]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.434 f  mouse/x_pos_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.831     8.266    plusOp6[3]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.306     8.572 r  x_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     8.572    x_pos[11]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.105 r  x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.105    x_pos_reg[11]_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.262 f  x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.044    10.305    mouse/CO[0]
    SLICE_X28Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.637 r  mouse/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.637    mouse/x_pos[0]_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  mouse/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.440    14.781    mouse/clock_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  mouse/x_pos_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)        0.031    15.037    mouse/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.548ns (47.194%)  route 2.851ns (52.806%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.133     6.670    mouse/x_overflow_reg_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.794 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     6.794    mouse/x_pos[3]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.434 f  mouse/x_pos_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.831     8.266    plusOp6[3]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.306     8.572 r  x_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     8.572    x_pos[11]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.105 r  x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.105    x_pos_reg[11]_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.262 f  x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.887    10.148    mouse/CO[0]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.480 r  mouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.480    mouse/x_pos[3]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.440    14.781    mouse/clock_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    15.037    mouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.548ns (47.238%)  route 2.846ns (52.762%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.133     6.670    mouse/x_overflow_reg_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.794 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     6.794    mouse/x_pos[3]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.434 f  mouse/x_pos_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.831     8.266    plusOp6[3]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.306     8.572 r  x_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     8.572    x_pos[11]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.105 r  x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.105    x_pos_reg[11]_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.262 f  x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.882    10.143    mouse/CO[0]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.475 r  mouse/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.475    mouse/x_pos[4]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.440    14.781    mouse/clock_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.032    15.038    mouse/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 mouse/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.966ns (18.098%)  route 4.372ns (81.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.563     5.084    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  mouse/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 f  mouse/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=38, routed)          2.774     8.277    mouse/Inst_Ps2Interface/read_data
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.299     8.576 f  mouse/Inst_Ps2Interface/FSM_onehot_state[19]_i_2/O
                         net (fo=3, routed)           0.933     9.509    mouse/Inst_Ps2Interface/FSM_onehot_state[19]_i_2_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.633 f  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.665    10.298    mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.422 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.422    mouse/Inst_Ps2Interface_n_17
    SLICE_X33Y31         FDRE                                         r  mouse/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.435    14.776    mouse/clock_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  mouse/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.029    15.045    mouse/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 2.548ns (47.867%)  route 2.775ns (52.133%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.133     6.670    mouse/x_overflow_reg_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.794 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     6.794    mouse/x_pos[3]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.434 f  mouse/x_pos_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.831     8.266    plusOp6[3]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.306     8.572 r  x_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     8.572    x_pos[11]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.105 r  x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.105    x_pos_reg[11]_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.262 f  x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.811    10.072    mouse/CO[0]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.404 r  mouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.404    mouse/x_pos[2]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.440    14.781    mouse/clock_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    15.037    mouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.548ns (47.903%)  route 2.771ns (52.097%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.133     6.670    mouse/x_overflow_reg_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.794 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     6.794    mouse/x_pos[3]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.434 f  mouse/x_pos_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.831     8.266    plusOp6[3]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.306     8.572 r  x_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     8.572    x_pos[11]_i_14_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.105 r  x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.105    x_pos_reg[11]_i_4_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.262 f  x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.807    10.068    mouse/CO[0]
    SLICE_X29Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.400 r  mouse/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.400    mouse/x_pos[1]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.440    14.781    mouse/clock_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  mouse/x_pos_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.029    15.035    mouse/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.649ns (49.799%)  route 2.670ns (50.201%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.234     6.772    mouse/y_overflow_reg_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.896 r  mouse/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.896    mouse/y_pos[3]_i_11_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.428    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.876 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.794     8.669    plusOp10[9]
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.303     8.972 r  y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     8.972    y_pos[11]_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.429 f  y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.642    10.072    mouse/y_pos_reg[8]_0[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.329    10.401 r  mouse/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.401    mouse/y_pos[2]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  mouse/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.437    14.778    mouse/clock_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  mouse/y_pos_reg[2]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.031    15.049    mouse/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.649ns (49.961%)  route 2.653ns (50.039%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.234     6.772    mouse/y_overflow_reg_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.896 r  mouse/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.896    mouse/y_pos[3]_i_11_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.428    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.876 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.794     8.669    plusOp10[9]
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.303     8.972 r  y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     8.972    y_pos[11]_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.429 f  y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.625    10.054    mouse/y_pos_reg[8]_0[0]
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.329    10.383 r  mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.383    mouse/y_pos[1]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.437    14.778    mouse/clock_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  mouse/y_pos_reg[1]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.029    15.047    mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 2.649ns (50.543%)  route 2.592ns (49.457%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.560     5.081    mouse/clock_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.234     6.772    mouse/y_overflow_reg_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.896 r  mouse/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.896    mouse/y_pos[3]_i_11_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.428    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.876 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.794     8.669    plusOp10[9]
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.303     8.972 r  y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     8.972    y_pos[11]_i_8_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.429 f  y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.564     9.993    mouse/y_pos_reg[8]_0[0]
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.329    10.322 r  mouse/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.322    mouse/y_pos[4]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  mouse/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.438    14.779    mouse/clock_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  mouse/y_pos_reg[4]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.029    15.048    mouse/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.072%)  route 0.200ns (46.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.559     1.442    mouse/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  mouse/FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse/FSM_onehot_state_reg[16]/Q
                         net (fo=4, routed)           0.200     1.770    mouse/FSM_onehot_state_reg_n_0_[16]
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.098     1.868 r  mouse/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    mouse/tx_data[1]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  mouse/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.827     1.954    mouse/clock_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  mouse/tx_data_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.092     1.797    mouse/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.226ns (49.522%)  route 0.230ns (50.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.558     1.441    mouse/clock_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  mouse/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  mouse/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.230     1.799    mouse/Inst_Ps2Interface/out[6]
    SLICE_X36Y34         LUT4 (Prop_lut4_I0_O)        0.098     1.897 r  mouse/Inst_Ps2Interface/FSM_onehot_state[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    mouse/Inst_Ps2Interface_n_46
    SLICE_X36Y34         FDRE                                         r  mouse/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.826     1.953    mouse/clock_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  mouse/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.091     1.795    mouse/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.638%)  route 0.259ns (53.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.559     1.442    mouse/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  mouse/FSM_onehot_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse/FSM_onehot_state_reg[27]/Q
                         net (fo=6, routed)           0.259     1.829    mouse/FSM_onehot_state_reg_n_0_[27]
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.098     1.927 r  mouse/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.927    mouse/tx_data[6]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  mouse/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.826     1.953    mouse/clock_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  mouse/tx_data_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.120     1.824    mouse/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/tx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.560     1.443    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  mouse/Inst_Ps2Interface/tx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse/Inst_Ps2Interface/tx_parity_reg/Q
                         net (fo=1, routed)           0.087     1.671    mouse/Inst_Ps2Interface/tx_parity
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.048     1.719 r  mouse/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.719    mouse/Inst_Ps2Interface/p_1_in[9]
    SLICE_X34Y38         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.829     1.956    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.131     1.587    mouse/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.789%)  route 0.306ns (62.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.555     1.438    mouse/clock_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  mouse/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mouse/FSM_onehot_state_reg[34]/Q
                         net (fo=7, routed)           0.306     1.885    mouse/Inst_Ps2Interface/out[34]
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  mouse/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.000     1.930    mouse/Inst_Ps2Interface_n_31
    SLICE_X36Y33         FDRE                                         r  mouse/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.825     1.952    mouse/clock_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  mouse/FSM_onehot_state_reg[35]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.091     1.794    mouse/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.334%)  route 0.326ns (63.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.559     1.442    mouse/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  mouse/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.326     1.909    mouse/FSM_onehot_state_reg_n_0_[10]
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.954 r  mouse/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.954    mouse/tx_data[5]_i_1_n_0
    SLICE_X33Y36         FDRE                                         r  mouse/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.827     1.954    mouse/clock_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  mouse/tx_data_reg[5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.091     1.796    mouse/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (36.003%)  route 0.331ns (63.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.559     1.442    mouse/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  mouse/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.331     1.914    mouse/FSM_onehot_state_reg_n_0_[10]
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.959 r  mouse/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    mouse/tx_data[2]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  mouse/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.827     1.954    mouse/clock_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  mouse/tx_data_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.091     1.796    mouse/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.226ns (43.547%)  route 0.293ns (56.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.559     1.442    mouse/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  mouse/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse/FSM_onehot_state_reg[12]/Q
                         net (fo=5, routed)           0.293     1.863    mouse/Inst_Ps2Interface/out[12]
    SLICE_X35Y35         LUT4 (Prop_lut4_I0_O)        0.098     1.961 r  mouse/Inst_Ps2Interface/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.000     1.961    mouse/Inst_Ps2Interface_n_49
    SLICE_X35Y35         FDRE                                         r  mouse/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.826     1.953    mouse/clock_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  mouse/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.091     1.795    mouse/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.234%)  route 0.297ns (56.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.559     1.442    mouse/clock_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  mouse/FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse/FSM_onehot_state_reg[16]/Q
                         net (fo=4, routed)           0.297     1.867    mouse/Inst_Ps2Interface/out[16]
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.098     1.965 r  mouse/Inst_Ps2Interface/FSM_onehot_state[17]_i_1/O
                         net (fo=1, routed)           0.000     1.965    mouse/Inst_Ps2Interface_n_51
    SLICE_X33Y35         FDRE                                         r  mouse/FSM_onehot_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.827     1.954    mouse/clock_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  mouse/FSM_onehot_state_reg[17]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091     1.796    mouse/FSM_onehot_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.254%)  route 0.123ns (39.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.561     1.444    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.123     1.708    mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X30Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.753 r  mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.831     1.958    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120     1.581    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y129   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y129   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y128   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y34   clk2/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y34   clk2/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   clk2/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   clk2/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   mouse/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   mouse/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   mouse/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   mouse/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   mouse/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   mouse/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   mouse/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   mouse/Inst_Ps2Interface/delay_63clk_done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   ai/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   ai/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   ds/clk200hz/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   ds/clk200hz/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   ds/clk200hz/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   ds/clk200hz/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y33   mouse/xpos_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   mouse/y_inc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   mouse/y_inc_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   mouse/y_inc_reg[2]/C



