// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aes128_mix_column_hw (
        ap_ready,
        column_0_read,
        column_1_read,
        column_2_read,
        column_3_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [7:0] column_0_read;
input  [7:0] column_1_read;
input  [7:0] column_2_read;
input  [7:0] column_3_read;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;

wire    tmp_gmul_hw_fu_44_ap_ready;
wire   [7:0] tmp_gmul_hw_fu_44_ap_return;
wire    tmp_s_gmul_hw_fu_52_ap_ready;
wire   [7:0] tmp_s_gmul_hw_fu_52_ap_return;
wire    tmp_9_gmul_hw_fu_60_ap_ready;
wire   [7:0] tmp_9_gmul_hw_fu_60_ap_return;
wire    tmp_1_gmul_hw_fu_68_ap_ready;
wire   [7:0] tmp_1_gmul_hw_fu_68_ap_return;
wire    tmp_4_gmul_hw_fu_76_ap_ready;
wire   [7:0] tmp_4_gmul_hw_fu_76_ap_return;
wire    tmp_5_gmul_hw_fu_84_ap_ready;
wire   [7:0] tmp_5_gmul_hw_fu_84_ap_return;
wire    tmp_6_gmul_hw_fu_92_ap_ready;
wire   [7:0] tmp_6_gmul_hw_fu_92_ap_return;
wire    tmp_2_gmul_hw_fu_100_ap_ready;
wire   [7:0] tmp_2_gmul_hw_fu_100_ap_return;
wire    tmp_3_gmul_hw_fu_108_ap_ready;
wire   [7:0] tmp_3_gmul_hw_fu_108_ap_return;
wire    tmp_7_gmul_hw_fu_116_ap_ready;
wire   [7:0] tmp_7_gmul_hw_fu_116_ap_return;
wire    tmp_8_gmul_hw_fu_124_ap_ready;
wire   [7:0] tmp_8_gmul_hw_fu_124_ap_return;
wire    tmp_10_gmul_hw_fu_132_ap_ready;
wire   [7:0] tmp_10_gmul_hw_fu_132_ap_return;
wire   [7:0] tmp2_fu_146_p2;
wire   [7:0] tmp1_fu_140_p2;
wire   [7:0] tmp4_fu_164_p2;
wire   [7:0] tmp3_fu_158_p2;
wire   [7:0] tmp6_fu_182_p2;
wire   [7:0] tmp5_fu_176_p2;
wire   [7:0] tmp8_fu_200_p2;
wire   [7:0] tmp7_fu_194_p2;
wire   [7:0] column_0_write_assi_fu_152_p2;
wire   [7:0] column_1_write_assi_fu_170_p2;
wire   [7:0] column_2_write_assi_fu_188_p2;
wire   [7:0] column_3_write_assi_fu_206_p2;

gmul_hw tmp_gmul_hw_fu_44(
    .ap_ready(tmp_gmul_hw_fu_44_ap_ready),
    .a(column_0_read),
    .b(3'd2),
    .ap_return(tmp_gmul_hw_fu_44_ap_return)
);

gmul_hw tmp_s_gmul_hw_fu_52(
    .ap_ready(tmp_s_gmul_hw_fu_52_ap_ready),
    .a(column_1_read),
    .b(3'd3),
    .ap_return(tmp_s_gmul_hw_fu_52_ap_return)
);

gmul_hw tmp_9_gmul_hw_fu_60(
    .ap_ready(tmp_9_gmul_hw_fu_60_ap_ready),
    .a(column_2_read),
    .b(3'd1),
    .ap_return(tmp_9_gmul_hw_fu_60_ap_return)
);

gmul_hw tmp_1_gmul_hw_fu_68(
    .ap_ready(tmp_1_gmul_hw_fu_68_ap_ready),
    .a(column_3_read),
    .b(3'd1),
    .ap_return(tmp_1_gmul_hw_fu_68_ap_return)
);

gmul_hw tmp_4_gmul_hw_fu_76(
    .ap_ready(tmp_4_gmul_hw_fu_76_ap_ready),
    .a(column_0_read),
    .b(3'd1),
    .ap_return(tmp_4_gmul_hw_fu_76_ap_return)
);

gmul_hw tmp_5_gmul_hw_fu_84(
    .ap_ready(tmp_5_gmul_hw_fu_84_ap_ready),
    .a(column_1_read),
    .b(3'd2),
    .ap_return(tmp_5_gmul_hw_fu_84_ap_return)
);

gmul_hw tmp_6_gmul_hw_fu_92(
    .ap_ready(tmp_6_gmul_hw_fu_92_ap_ready),
    .a(column_2_read),
    .b(3'd3),
    .ap_return(tmp_6_gmul_hw_fu_92_ap_return)
);

gmul_hw tmp_2_gmul_hw_fu_100(
    .ap_ready(tmp_2_gmul_hw_fu_100_ap_ready),
    .a(column_1_read),
    .b(3'd1),
    .ap_return(tmp_2_gmul_hw_fu_100_ap_return)
);

gmul_hw tmp_3_gmul_hw_fu_108(
    .ap_ready(tmp_3_gmul_hw_fu_108_ap_ready),
    .a(column_2_read),
    .b(3'd2),
    .ap_return(tmp_3_gmul_hw_fu_108_ap_return)
);

gmul_hw tmp_7_gmul_hw_fu_116(
    .ap_ready(tmp_7_gmul_hw_fu_116_ap_ready),
    .a(column_3_read),
    .b(3'd3),
    .ap_return(tmp_7_gmul_hw_fu_116_ap_return)
);

gmul_hw tmp_8_gmul_hw_fu_124(
    .ap_ready(tmp_8_gmul_hw_fu_124_ap_ready),
    .a(column_0_read),
    .b(3'd3),
    .ap_return(tmp_8_gmul_hw_fu_124_ap_return)
);

gmul_hw tmp_10_gmul_hw_fu_132(
    .ap_ready(tmp_10_gmul_hw_fu_132_ap_ready),
    .a(column_3_read),
    .b(3'd2),
    .ap_return(tmp_10_gmul_hw_fu_132_ap_return)
);

assign ap_ready = 1'b1;

assign ap_return_0 = column_0_write_assi_fu_152_p2;

assign ap_return_1 = column_1_write_assi_fu_170_p2;

assign ap_return_2 = column_2_write_assi_fu_188_p2;

assign ap_return_3 = column_3_write_assi_fu_206_p2;

assign column_0_write_assi_fu_152_p2 = (tmp2_fu_146_p2 ^ tmp1_fu_140_p2);

assign column_1_write_assi_fu_170_p2 = (tmp4_fu_164_p2 ^ tmp3_fu_158_p2);

assign column_2_write_assi_fu_188_p2 = (tmp6_fu_182_p2 ^ tmp5_fu_176_p2);

assign column_3_write_assi_fu_206_p2 = (tmp8_fu_200_p2 ^ tmp7_fu_194_p2);

assign tmp1_fu_140_p2 = (tmp_s_gmul_hw_fu_52_ap_return ^ tmp_gmul_hw_fu_44_ap_return);

assign tmp2_fu_146_p2 = (tmp_9_gmul_hw_fu_60_ap_return ^ tmp_1_gmul_hw_fu_68_ap_return);

assign tmp3_fu_158_p2 = (tmp_5_gmul_hw_fu_84_ap_return ^ tmp_4_gmul_hw_fu_76_ap_return);

assign tmp4_fu_164_p2 = (tmp_6_gmul_hw_fu_92_ap_return ^ tmp_1_gmul_hw_fu_68_ap_return);

assign tmp5_fu_176_p2 = (tmp_4_gmul_hw_fu_76_ap_return ^ tmp_2_gmul_hw_fu_100_ap_return);

assign tmp6_fu_182_p2 = (tmp_7_gmul_hw_fu_116_ap_return ^ tmp_3_gmul_hw_fu_108_ap_return);

assign tmp7_fu_194_p2 = (tmp_8_gmul_hw_fu_124_ap_return ^ tmp_2_gmul_hw_fu_100_ap_return);

assign tmp8_fu_200_p2 = (tmp_9_gmul_hw_fu_60_ap_return ^ tmp_10_gmul_hw_fu_132_ap_return);

endmodule //aes128_mix_column_hw
