verilog work "InstMem.v"
verilog work "IF_stage.v"
