<div id="pf163" class="pf w0 h0" data-page-no="163"><div class="pc pc163 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg163.png"/><div class="t m0 xb4 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">DMA_DAR<span class="ff7">n</span><span class="ws0"> field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x48 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">After being written with one of the allowed values, bits 31-20 read back as the written value.</div><div class="t m0 x48 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">After being written with any other value, bits 31-20 read back as an indeterminate value.</div><div class="t m0 x9 h1b y1f4f ff1 fsc fc0 sc0 ls0 ws0">23.3.3<span class="_ _b"> </span>DMA Status Register / Byte Count Register (DMA_DSR_BCR<span class="ff7 ls142">n</span>)</div><div class="t m0 x9 hf y1f50 ff3 fs5 fc0 sc0 ls0 ws0">DSR and BCR are two logical registers that occupy one 32-bit address. DSRn occupies</div><div class="t m0 x9 hf y1f51 ff3 fs5 fc0 sc0 ls0 ws0">bits 31–24, and BCRn occupies bits 23–0. DSRn contains flags indicating the channel</div><div class="t m0 x9 hf y1f52 ff3 fs5 fc0 sc0 ls0 ws0">status, and BCRn contains the number of bytes yet to be transferred for a given block.</div><div class="t m0 x9 hf y1f53 ff3 fs5 fc0 sc0 ls0 ws0">On the successful completion of the write transfer, BCRn decrements by 1, 2, or 4 for 8-</div><div class="t m0 x9 hf y1f54 ff3 fs5 fc0 sc0 ls0 ws0">bit, 16-bit, or 32-bit accesses, respectively. BCRn is cleared if a 1 is written to</div><div class="t m0 x9 hf y1f55 ff3 fs5 fc0 sc0 ls0">DSR[DONE].</div><div class="t m0 x9 hf y1f56 ff3 fs5 fc0 sc0 ls0 ws0">In response to an event, the DMA controller writes to the appropriate DSRn bit. Only a</div><div class="t m0 x9 hf y1f57 ff3 fs5 fc0 sc0 ls0 ws0">write to DSRn[DONE] results in action. DSRn[DONE] is set when the block transfer is</div><div class="t m0 x9 hf y1f58 ff3 fs5 fc0 sc0 ls0">complete.</div><div class="t m0 x9 hf y1f59 ff3 fs5 fc0 sc0 ls0 ws0">When a transfer sequence is initiated and BCRn[BCR] is not a multiple of 4 or 2 when</div><div class="t m0 x9 hf y1f5a ff3 fs5 fc0 sc0 ls0 ws0">the DMA is configured for 32-bit or 16-bit transfers, respectively, DSRn[CE] is set and</div><div class="t m0 x9 hf y1f5b ff3 fs5 fc0 sc0 ls0 ws0">no transfer occurs.</div><div class="t m0 x9 h7 y1f5c ff2 fs4 fc0 sc0 ls0 ws0">Address: 4000_8000h base + 108h offset + (16d × i), where i=0d to 3d</div><div class="t m0 xb9 h1d y1f5d ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y1f5e ff2 fsd fc0 sc0 ls1ba">R<span class="fs4 ls0 ws313 v11">0<span class="_ _141"> </span>CE<span class="_ _b"> </span>BES BED<span class="_ _114"> </span>0</span></div><div class="t m2 x42 h7 y1f5f ff2 fs4 fc0 sc0 ls0">REQ</div><div class="t m0 xc9 h7 y1f60 ff2 fs4 fc0 sc0 ls0">BSY</div><div class="t m2 x2d h7 y1f61 ff2 fs4 fc0 sc0 ls0">DONE</div><div class="t m0 xef h7 y1f62 ff2 fs4 fc0 sc0 ls0">BCR</div><div class="t m0 x91 hdd y1f63 ff2 fsd fc0 sc0 ls1f1">W<span class="fs10 ls0 v1b">w1c</span></div><div class="t m0 x2c h7 y1f64 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y1f65 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v16">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h1d y1f66 ff2 fsd fc0 sc0 ls0">R</div><div class="t m0 x11b h7 y1f67 ff2 fs4 fc0 sc0 ls0">BCR</div><div class="t m0 x91 h1d y1f68 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1f69 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x4e h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 23 DMA Controller Module</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>355</div><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,685.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:95.968600px;bottom:285.317000px;width:5.004400px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,659.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:121.867000px;bottom:285.317000px;width:12.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,500.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:148.760000px;bottom:285.317000px;width:18.009000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,430.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:178.160000px;bottom:285.317000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,359.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:214.557000px;bottom:285.317000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,333.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:242.206000px;bottom:280.066000px;width:9.000000px;height:19.503000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,283.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:267.348000px;bottom:285.317000px;width:18.009000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,234.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.500000px;bottom:276.817000px;width:9.000000px;height:26.001000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,121.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:429.912000px;bottom:262.817000px;width:18.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,234.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:298.888000px;bottom:216.067000px;width:14.224000px;height:8.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf164" data-dest-detail='[356,"XYZ",null,121.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:311.324000px;bottom:113.817000px;width:18.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
