v {xschem version=3.4.4 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 640 240 770 240 {
lab=BL_LA_IN1}
N 640 350 770 350 {
lab=BL_LA_IN2}
N 640 460 770 460 {
lab=BL_LA_IN3}
N 640 570 770 570 {
lab=BL_LA_IN4}
N 640 680 770 680 {
lab=BL_LA_IN5}
N 640 790 770 790 {
lab=BL_LA_IN6}
N 640 900 770 900 {
lab=BL_LA_IN7}
N 640 1010 770 1010 {
lab=BL_LA_IN8}
N 750 260 770 260 {
lab=Write_Form_Select}
N 710 280 770 280 {
lab=MAC_Voltage}
N 1070 240 1080 240 {
lab=VDD}
N 1070 260 1080 260 {
lab=#net1}
N 1070 350 1080 350 {
lab=VDD}
N 1070 370 1080 370 {
lab=#net1}
N 1070 390 1080 390 {
lab=VSS}
N 1070 280 1080 280 {
lab=VSS}
N 1070 460 1080 460 {
lab=VDD}
N 1070 480 1080 480 {
lab=#net1}
N 1070 500 1080 500 {
lab=VSS}
N 1070 570 1080 570 {
lab=VDD}
N 1070 590 1080 590 {
lab=#net1}
N 1070 610 1080 610 {
lab=VSS}
N 1070 680 1080 680 {
lab=VDD}
N 1070 700 1080 700 {
lab=#net1}
N 1070 720 1080 720 {
lab=VSS}
N 1070 790 1080 790 {
lab=VDD}
N 1070 810 1080 810 {
lab=#net1}
N 1070 830 1080 830 {
lab=VSS}
N 1070 900 1080 900 {
lab=VDD}
N 1070 920 1080 920 {
lab=#net1}
N 1070 940 1080 940 {
lab=VSS}
N 1070 1010 1080 1010 {
lab=VDD}
N 1070 1030 1080 1030 {
lab=#net1}
N 1070 1050 1080 1050 {
lab=VSS}
N 1070 300 1200 300 {
lab=BL_IN1}
N 1070 410 1200 410 {
lab=BL_IN2}
N 1070 520 1200 520 {
lab=BL_IN3}
N 1070 630 1200 630 {
lab=BL_IN4}
N 1070 740 1200 740 {
lab=BL_IN5}
N 1070 850 1200 850 {
lab=BL_IN6}
N 1070 960 1200 960 {
lab=BL_IN7}
N 1070 1070 1200 1070 {
lab=BL_IN8}
N 1070 90 1080 90 {
lab=VDD}
N 1070 130 1080 130 {
lab=VSS}
N 1070 110 1130 110 {
lab=#net1}
N 1130 110 1130 1020 {
lab=#net1}
N 1080 1030 1130 1030 {
lab=#net1}
N 1080 920 1130 920 {
lab=#net1}
N 1080 810 1130 810 {
lab=#net1}
N 1080 700 1130 700 {
lab=#net1}
N 1080 590 1130 590 {
lab=#net1}
N 1080 480 1130 480 {
lab=#net1}
N 1080 370 1130 370 {
lab=#net1}
N 1080 260 1130 260 {
lab=#net1}
N 640 130 770 130 {
lab=Form_Voltage}
N 640 110 770 110 {
lab=Write_Voltage}
N 640 90 770 90 {
lab=Write_Select}
N 640 260 750 260 {
lab=Write_Form_Select}
N 640 280 710 280 {
lab=MAC_Voltage}
N 1130 1020 1130 1030 {
lab=#net1}
N 750 260 750 1030 {}
N 690 280 690 1050 {}
N 690 1050 770 1050 {}
N 750 1030 770 1030 {}
N 690 940 770 940 {}
N 690 830 770 830 {}
N 690 720 770 720 {}
N 690 610 770 610 {}
N 690 500 770 500 {}
N 690 390 770 390 {}
N 750 370 770 370 {}
N 750 480 770 480 {}
N 750 590 770 590 {}
N 750 700 770 700 {}
N 750 810 770 810 {}
N 750 920 770 920 {}
C {1LineBitInput.sym} 920 270 0 0 {name=x1}
C {1LineBitInput.sym} 920 380 0 0 {name=x2}
C {1LineBitInput.sym} 920 490 0 0 {name=x3}
C {1LineBitInput.sym} 920 600 0 0 {name=x4}
C {1LineBitInput.sym} 920 710 0 0 {name=x5}
C {1LineBitInput.sym} 920 820 0 0 {name=x6}
C {1LineBitInput.sym} 920 930 0 0 {name=x7}
C {1LineBitInput.sym} 920 1040 0 0 {name=x8}
C {devices/lab_pin.sym} 1080 1050 2 0 {name=p1 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 940 2 0 {name=p2 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 830 2 0 {name=p3 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 720 2 0 {name=p4 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 610 2 0 {name=p5 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 500 2 0 {name=p6 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 390 2 0 {name=p7 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 280 2 0 {name=p8 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 1010 2 0 {name=p17 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 900 2 0 {name=p18 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 790 2 0 {name=p19 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 680 2 0 {name=p20 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 570 2 0 {name=p21 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 460 2 0 {name=p22 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 350 2 0 {name=p23 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 240 2 0 {name=p24 sig_type=std_logic lab=VDD}
C {2-1MUX.sym} 920 110 0 0 {name=x9}
C {devices/lab_pin.sym} 1080 130 2 0 {name=p25 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1080 90 2 0 {name=p26 sig_type=std_logic lab=VDD}
C {devices/ipin.sym} 640 90 0 0 {name=p9 lab=Write_Select}
C {devices/ipin.sym} 640 110 0 0 {name=p10 lab=Write_Voltage}
C {devices/ipin.sym} 640 130 0 0 {name=p11 lab=Form_Voltage}
C {devices/ipin.sym} 640 240 0 0 {name=p12 lab=BL_LA_IN1}
C {devices/ipin.sym} 640 460 0 0 {name=p13 lab=BL_LA_IN3}
C {devices/ipin.sym} 640 790 0 0 {name=p14 lab=BL_LA_IN6}
C {devices/ipin.sym} 640 570 0 0 {name=p15 lab=BL_LA_IN4}
C {devices/ipin.sym} 640 680 0 0 {name=p16 lab=BL_LA_IN5}
C {devices/ipin.sym} 640 900 0 0 {name=p27 lab=BL_LA_IN7}
C {devices/ipin.sym} 640 1010 0 0 {name=p28 lab=BL_LA_IN8}
C {devices/ipin.sym} 640 350 0 0 {name=p29 lab=BL_LA_IN2}
C {devices/ipin.sym} 640 260 0 0 {name=p30 lab=Write_Form_Select}
C {devices/ipin.sym} 640 280 0 0 {name=p32 lab=MAC_Voltage}
C {devices/opin.sym} 1200 300 0 0 {name=p34 lab=BL_IN1}
C {devices/opin.sym} 1200 410 0 0 {name=p35 lab=BL_IN2}
C {devices/opin.sym} 1200 520 0 0 {name=p36 lab=BL_IN3}
C {devices/opin.sym} 1200 630 0 0 {name=p37 lab=BL_IN4}
C {devices/opin.sym} 1200 740 0 0 {name=p38 lab=BL_IN5}
C {devices/opin.sym} 1200 850 0 0 {name=p39 lab=BL_IN6}
C {devices/opin.sym} 1200 960 0 0 {name=p40 lab=BL_IN7}
C {devices/opin.sym} 1200 1070 0 0 {name=p41 lab=BL_IN8}
C {devices/iopin.sym} 630 160 2 0 {name=p42 lab=VDD}
C {devices/iopin.sym} 630 180 2 0 {name=p43 lab=VSS}
