# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uartvhdl.srcs/sources_1/new/uartrx.vhd" \
"../../../../uartvhdl.srcs/sources_1/new/baudios.vhd" \
"../../../../uartvhdl.ip_user_files/bd/uartsys/ip/uartsys_uartrx_0_0/sim/uartsys_uartrx_0_0.vhd" \
"../../../../uartvhdl.ip_user_files/bd/uartsys/ip/uartsys_baudios_0_0/sim/uartsys_baudios_0_0.vhd" \
"../../../../uartvhdl.ip_user_files/bd/uartsys/sim/uartsys.vhd" \
"../../../../uartvhdl.srcs/sources_1/bd/uartsys/hdl/uartsys_wrapper.vhd" \

# Do not sort compile order
nosort
