Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Sep  4 22:03:33 2020
| Host              : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17174 register/latch pins with no clock driven by root clock pin: sysclk100_clk_p[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34306 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.731        0.000                      0                14918        0.011        0.000                      0                14908        3.500        0.000                       0                  5610  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                               ------------       ----------      --------------
clk_pl_0                                                                                                            {0.000 5.000}      10.000          100.000         
  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                   {0.000 40.000}     80.000          12.500          
    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {40.000 80.000}    80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                 6.731        0.000                      0                13614        0.011        0.000                      0                13614        3.500        0.000                       0                  5056  
  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       25.880        0.000                      0                 1187        0.019        0.000                      0                 1187       39.468        0.000                       0                   554  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                      To Clock                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                      --------                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 clk_pl_0                                                                                                              9.525        0.000                      0                   33        0.093        0.000                      0                    1  
clk_pl_0                                                                                                        design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      38.673        0.000                      0                   11                                                                        
design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      31.713        0.000                      0                   10        0.981        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                       From Clock                                                                       To Clock                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                       ----------                                                                       --------                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       38.763        0.000                      0                  107        0.044        0.000                      0                  107  
**default**                                                                      design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                        79.631        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.301ns (10.003%)  route 2.708ns (89.997%))
  Logic Levels:           2  (LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 11.616 - 10.000 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.749ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.673ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.605     1.852    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X30Y22         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.930 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/read_offset_reg[0]/Q
                         net (fo=11, routed)          0.165     2.095    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/mesg_reg_reg[146][0]
    SLICE_X29Y21         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     2.194 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_6__0/O
                         net (fo=130, routed)         2.487     4.681    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[56].srl_nx1/A[0]
    SLICE_X26Y81         SRLC32E (Prop_E6LUT_SLICEM_A[0]_Q)
                                                      0.124     4.805 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[56].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.056     4.861    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[56]
    SLICE_X26Y81         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.418    11.616    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X26Y81         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[56]/C
                         clock pessimism              0.125    11.741    
                         clock uncertainty           -0.174    11.567    
    SLICE_X26Y81         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.592    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.317ns (10.549%)  route 2.688ns (89.451%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.673ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.291     4.713    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[78].srl_nx1/A[3]
    SLICE_X26Y91         SRLC32E (Prop_F6LUT_SLICEM_A[3]_Q)
                                                      0.051     4.764 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[78].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.066     4.830    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[78]
    SLICE_X26Y91         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.397    11.595    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X26Y91         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[78]/C
                         clock pessimism              0.125    11.720    
                         clock uncertainty           -0.174    11.546    
    SLICE_X26Y91         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.571    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.318ns (10.604%)  route 2.681ns (89.396%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.673ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.294     4.716    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[77].srl_nx1/A[3]
    SLICE_X26Y91         SRLC32E (Prop_E6LUT_SLICEM_A[3]_Q)
                                                      0.052     4.768 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[77].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.056     4.824    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[77]
    SLICE_X26Y91         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.397    11.595    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X26Y91         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[77]/C
                         clock pessimism              0.125    11.720    
                         clock uncertainty           -0.174    11.546    
    SLICE_X26Y91         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.571    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[77]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.317ns (10.497%)  route 2.703ns (89.503%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.673ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.306     4.728    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[108].srl_nx1/A[3]
    SLICE_X27Y89         SRLC32E (Prop_F6LUT_SLICEM_A[3]_Q)
                                                      0.051     4.779 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[108].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.066     4.845    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[108]
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.422    11.620    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[108]/C
                         clock pessimism              0.125    11.745    
                         clock uncertainty           -0.174    11.571    
    SLICE_X27Y89         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.596    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[108]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.319ns (10.573%)  route 2.698ns (89.427%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.673ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.311     4.733    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[99].srl_nx1/A[3]
    SLICE_X27Y89         SRLC32E (Prop_H6LUT_SLICEM_A[3]_Q)
                                                      0.053     4.786 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.056     4.842    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[99]
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.422    11.620    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[99]/C
                         clock pessimism              0.125    11.745    
                         clock uncertainty           -0.174    11.571    
    SLICE_X27Y89         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.596    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[99]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.318ns (10.551%)  route 2.696ns (89.449%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.673ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.309     4.731    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[107].srl_nx1/A[3]
    SLICE_X27Y89         SRLC32E (Prop_E6LUT_SLICEM_A[3]_Q)
                                                      0.052     4.783 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[107].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.056     4.839    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[107]
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.422    11.620    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[107]/C
                         clock pessimism              0.125    11.745    
                         clock uncertainty           -0.174    11.571    
    SLICE_X27Y89         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.596    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[107]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.318ns (10.554%)  route 2.695ns (89.446%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.673ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.307     4.729    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[98].srl_nx1/A[3]
    SLICE_X27Y89         SRLC32E (Prop_G6LUT_SLICEM_A[3]_Q)
                                                      0.052     4.781 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.057     4.838    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[98]
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.422    11.620    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[98]/C
                         clock pessimism              0.125    11.745    
                         clock uncertainty           -0.174    11.571    
    SLICE_X27Y89         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.596    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[98]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.319ns (10.672%)  route 2.670ns (89.328%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.607 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.673ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.283     4.705    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[97].srl_nx1/A[3]
    SLICE_X26Y88         SRLC32E (Prop_H6LUT_SLICEM_A[3]_Q)
                                                      0.053     4.758 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[97].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.056     4.814    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[97]
    SLICE_X26Y88         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.409    11.607    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X26Y88         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[97]/C
                         clock pessimism              0.125    11.732    
                         clock uncertainty           -0.174    11.558    
    SLICE_X26Y88         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.583    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[97]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.318ns (10.653%)  route 2.667ns (89.347%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.607 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.673ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.279     4.701    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[123].srl_nx1/A[3]
    SLICE_X26Y88         SRLC32E (Prop_G6LUT_SLICEM_A[3]_Q)
                                                      0.052     4.753 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.057     4.810    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[123]
    SLICE_X26Y88         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.409    11.607    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X26Y88         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[123]/C
                         clock pessimism              0.125    11.732    
                         clock uncertainty           -0.174    11.558    
    SLICE_X26Y88         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.583    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[123]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.317ns (10.797%)  route 2.619ns (89.203%))
  Logic Levels:           3  (LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.749ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.673ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X29Y20         FDSE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.905 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr_reg[1]/Q
                         net (fo=12, routed)          0.244     2.149    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/Q[1]
    SLICE_X29Y21         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.298 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_7__0/O
                         net (fo=3, routed)           0.087     2.385    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/fifoaddr_reg[2]
    SLICE_X29Y22         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.422 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32_i_3__0/O
                         net (fo=130, routed)         2.222     4.644    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[84].srl_nx1/A[3]
    SLICE_X23Y95         SRLC32E (Prop_F6LUT_SLICEM_A[3]_Q)
                                                      0.051     4.695 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[84].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.066     4.761    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[84]
    SLICE_X23Y95         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.387    11.585    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X23Y95         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[84]/C
                         clock pessimism              0.125    11.710    
                         clock uncertainty           -0.174    11.536    
    SLICE_X23Y95         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.561    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[84]
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  6.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][11][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.421ns (routing 0.673ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.749ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.421     1.619    design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y84         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][11][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.677 r  design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][11][userdata][7]/Q
                         net (fo=1, routed)           0.144     1.821    design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIB0
    SLICE_X26Y87         RAMD32                                       r  design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.649     1.896    design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X26Y87         RAMD32                                       r  design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/CLK
                         clock pessimism             -0.164     1.732    
    SLICE_X26Y87         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     1.810    design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1034]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.094ns (52.222%)  route 0.086ns (47.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.341ns (routing 0.673ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.749ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.341     1.539    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.598 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[10]/Q
                         net (fo=2, routed)           0.062     1.660    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_bid[10]
    SLICE_X24Y42         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.695 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/skid_buffer[1034]_i_1/O
                         net (fo=1, routed)           0.024     1.719    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1039]_0[10]
    SLICE_X24Y42         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1034]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.561     1.808    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/aclk
    SLICE_X24Y42         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1034]/C
                         clock pessimism             -0.161     1.647    
    SLICE_X24Y42         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.707    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1034]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1032]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1032]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.349ns (routing 0.673ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.749ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.349     1.547    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X24Y25         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1032]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.608 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1032]/Q
                         net (fo=2, routed)           0.065     1.673    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[24]
    SLICE_X24Y26         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1032]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.560     1.807    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X24Y26         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1032]/C
                         clock pessimism             -0.209     1.598    
    SLICE_X24Y26         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.660    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1032]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.059ns (18.495%)  route 0.260ns (81.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.375ns (routing 0.673ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.749ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.375     1.573    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X26Y59         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.632 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[175]/Q
                         net (fo=1, routed)           0.260     1.892    design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DID1
    SLICE_X27Y60         RAMD32                                       r  design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.697     1.944    design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X27Y60         RAMD32                                       r  design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1/CLK
                         clock pessimism             -0.125     1.819    
    SLICE_X27Y60         RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     1.878    design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[199]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.382ns (routing 0.673ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.749ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.382     1.580    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X31Y36         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.640 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[199]/Q
                         net (fo=3, routed)           0.068     1.708    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/Q[31]
    SLICE_X31Y37         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.593     1.840    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aclk
    SLICE_X31Y37         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[13]/C
                         clock pessimism             -0.208     1.632    
    SLICE_X31Y37         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.694    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.367ns (routing 0.673ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.749ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.367     1.565    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X25Y50         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.623 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][48]/Q
                         net (fo=2, routed)           0.125     1.748    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_mesg[144]
    SLICE_X27Y50         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.584     1.831    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X27Y50         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][48]/C
                         clock pessimism             -0.160     1.671    
    SLICE_X27Y50         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.733    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][48]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.538%)  route 0.088ns (51.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.412ns (routing 0.673ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.749ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.412     1.610    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X25Y70         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.671 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[13]/Q
                         net (fo=2, routed)           0.058     1.729    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[30]_0[13]
    SLICE_X26Y70         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.751 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output[13]_i_1/O
                         net (fo=1, routed)           0.030     1.781    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output[13]_i_1_n_0
    SLICE_X26Y70         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.622     1.869    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X26Y70         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[13]/C
                         clock pessimism             -0.164     1.705    
    SLICE_X26Y70         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.765    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[194]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.060ns (31.579%)  route 0.130ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.356ns (routing 0.673ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.749ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.356     1.554    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X26Y32         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.614 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[194]/Q
                         net (fo=2, routed)           0.130     1.744    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/D[20]
    SLICE_X27Y33         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.578     1.825    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X27Y33         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[194]/C
                         clock pessimism             -0.160     1.665    
    SLICE_X27Y33         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.727    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.329%)  route 0.108ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.351ns (routing 0.673ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.749ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.351     1.549    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X25Y34         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.608 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[10]/Q
                         net (fo=2, routed)           0.108     1.716    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[10]
    SLICE_X26Y33         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.550     1.797    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[196]/C
                         clock pessimism             -0.161     1.636    
    SLICE_X26Y33         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.698    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[196]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.382ns (routing 0.673ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.749ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.382     1.580    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X31Y36         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.639 r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[195]/Q
                         net (fo=3, routed)           0.074     1.713    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/Q[27]
    SLICE_X31Y38         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.594     1.841    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aclk
    SLICE_X31Y38         FDRE                                         r  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[9]/C
                         clock pessimism             -0.208     1.633    
    SLICE_X31Y38         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.695    design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awuser_d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y49  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X35Y43  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y49  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X23Y30  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X23Y30  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X23Y30  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X26Y28  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X23Y30  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X26Y28  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X23Y43  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y49  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X32Y42  design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       25.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.880ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        13.741ns  (logic 0.683ns (4.971%)  route 13.058ns (95.029%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 45.071 - 40.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.865ns (routing 1.278ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.161ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.865     5.928    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X31Y146        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.007 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/Q
                         net (fo=4, routed)           2.770     8.777    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[4]
    SLICE_X31Y146        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     8.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          4.862    13.762    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    13.850 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          3.051    16.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X33Y151        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    16.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.820    18.810    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X32Y151        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    18.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch_i_1/O
                         net (fo=2, routed)           0.043    19.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_tdo[0]
    SLICE_X32Y151        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037    19.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.304    19.344    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X31Y146        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    19.395 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.190    19.585    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TDO_O_reg
    SLICE_X30Y145        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066    19.651 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.018    19.669    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X30Y145        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    40.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    41.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    41.700 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    42.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.506 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.565    45.071    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O_reg
    SLICE_X30Y145        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.827    45.898    
                         clock uncertainty           -0.374    45.524    
    SLICE_X30Y145        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    45.549    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         45.549    
                         arrival time                         -19.669    
  -------------------------------------------------------------------
                         slack                                 25.880    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.581ns  (logic 0.469ns (4.895%)  route 9.112ns (95.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 88.445 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.016ns (routing 2.299ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.979    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y177        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    52.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.041    53.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y177        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    53.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.938    55.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.016    88.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.643    89.088    
                         clock uncertainty           -0.374    88.714    
    SLICE_X32Y177        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    88.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         88.640    
                         arrival time                         -55.506    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.581ns  (logic 0.469ns (4.895%)  route 9.112ns (95.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 88.445 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.016ns (routing 2.299ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.979    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y177        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    52.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.041    53.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y177        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    53.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.938    55.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.016    88.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.643    89.088    
                         clock uncertainty           -0.374    88.714    
    SLICE_X32Y177        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    88.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         88.640    
                         arrival time                         -55.506    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.581ns  (logic 0.469ns (4.895%)  route 9.112ns (95.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 88.445 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.016ns (routing 2.299ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.979    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y177        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    52.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.041    53.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y177        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    53.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.938    55.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.016    88.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.643    89.088    
                         clock uncertainty           -0.374    88.714    
    SLICE_X32Y177        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    88.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         88.640    
                         arrival time                         -55.506    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.581ns  (logic 0.469ns (4.895%)  route 9.112ns (95.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 88.445 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.016ns (routing 2.299ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.979    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y177        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    52.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.041    53.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y177        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    53.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.938    55.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.016    88.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.643    89.088    
                         clock uncertainty           -0.374    88.714    
    SLICE_X32Y177        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    88.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         88.640    
                         arrival time                         -55.506    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.581ns  (logic 0.469ns (4.895%)  route 9.112ns (95.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 88.445 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.016ns (routing 2.299ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.979    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y177        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    52.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.041    53.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y177        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    53.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.938    55.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.016    88.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.643    89.088    
                         clock uncertainty           -0.374    88.714    
    SLICE_X32Y177        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    88.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         88.640    
                         arrival time                         -55.506    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.581ns  (logic 0.469ns (4.895%)  route 9.112ns (95.105%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.445ns = ( 88.445 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.016ns (routing 2.299ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.979    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y177        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    52.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           1.041    53.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y177        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    53.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.938    55.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.016    88.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.643    89.088    
                         clock uncertainty           -0.374    88.714    
    SLICE_X32Y177        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    88.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         88.640    
                         arrival time                         -55.506    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.637ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.077ns  (logic 0.364ns (4.010%)  route 8.713ns (95.990%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.431ns = ( 88.431 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.002ns (routing 2.299ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.439    51.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y155        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    51.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          3.120    55.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X30Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.002    88.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y175        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.643    89.074    
                         clock uncertainty           -0.374    88.700    
    SLICE_X30Y175        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    88.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         88.639    
                         arrival time                         -55.002    
  -------------------------------------------------------------------
                         slack                                 33.637    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.030ns  (logic 0.364ns (4.031%)  route 8.666ns (95.969%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        3.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.439ns = ( 88.439 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.010ns (routing 2.299ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.439    51.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y155        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    51.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          3.073    54.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.010    88.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.643    89.082    
                         clock uncertainty           -0.374    88.708    
    SLICE_X31Y177        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    88.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         88.648    
                         arrival time                         -54.955    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.030ns  (logic 0.364ns (4.031%)  route 8.666ns (95.969%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        3.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.439ns = ( 88.439 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 3.010ns (routing 2.299ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    46.003 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.198    46.201    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X30Y150        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    46.300 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          2.956    49.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X31Y153        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    49.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.439    51.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y155        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    51.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          3.073    54.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.010    88.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.643    89.082    
                         clock uncertainty           -0.374    88.708    
    SLICE_X31Y177        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    88.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         88.648    
                         arrival time                         -54.955    
  -------------------------------------------------------------------
                         slack                                 33.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.217ns
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.849ns (routing 1.383ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.086ns (routing 1.550ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.849     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X34Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     5.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X34Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.086     6.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X34Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -0.852     5.365    
    SLICE_X34Y179        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           5.431    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.204ns
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.836ns (routing 1.383ns, distribution 0.453ns)
  Clock Net Delay (Destination): 2.073ns (routing 1.550ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.836     5.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X31Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y159        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     5.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     5.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X31Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.073     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X31Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -0.852     5.352    
    SLICE_X31Y159        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     5.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.399    
                         arrival time                           5.420    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.219ns
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.854ns
  Clock Net Delay (Source):      1.849ns (routing 1.383ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.088ns (routing 1.550ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.849     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     5.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.037     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.088     6.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -0.854     5.365    
    SLICE_X31Y177        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           5.435    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.220ns
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.852ns (routing 1.383ns, distribution 0.469ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.550ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.852     5.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y179        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     5.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.037     5.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X36Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.089     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X36Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.852     5.368    
    SLICE_X36Y179        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     5.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           5.438    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.083ns (45.856%)  route 0.098ns (54.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.753ns
    Source Clock Delay      (SCD):    8.420ns
    Clock Pessimism Removal (CPR):    1.235ns
  Clock Net Delay (Source):      2.991ns (routing 2.299ns, distribution 0.692ns)
  Clock Net Delay (Destination): 3.359ns (routing 2.534ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.991     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X32Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.076     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/id_state[0]
    SLICE_X31Y148        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     8.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[17]_i_1/O
                         net (fo=1, routed)           0.022     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[17]_i_1_n_0
    SLICE_X31Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.359     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[17]/C
                         clock pessimism             -1.235     8.518    
    SLICE_X31Y148        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     8.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         -8.578    
                         arrival time                           8.601    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.650%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.220ns
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.852ns (routing 1.383ns, distribution 0.469ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.550ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.852     5.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     5.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.038     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X36Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.089     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X36Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.852     5.368    
    SLICE_X36Y177        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     5.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           5.439    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.650%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.220ns
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.852ns (routing 1.383ns, distribution 0.469ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.550ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.852     5.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y178        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     5.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.038     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X36Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.089     6.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X36Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -0.852     5.368    
    SLICE_X36Y178        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     5.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           5.439    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.254ns
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Net Delay (Source):      1.881ns (routing 1.383ns, distribution 0.498ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.550ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.881     5.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y182        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.039     5.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[11]
    SLICE_X37Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.123     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.857     5.397    
    SLICE_X37Y182        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.444    
                         arrival time                           5.469    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.208ns
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Net Delay (Source):      1.839ns (routing 1.383ns, distribution 0.456ns)
  Clock Net Delay (Destination): 2.077ns (routing 1.550ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.839     5.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.039     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[2]
    SLICE_X31Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.077     6.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -0.853     5.355    
    SLICE_X31Y152        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     5.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.402    
                         arrival time                           5.427    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.206ns
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.838ns (routing 1.383ns, distribution 0.455ns)
  Clock Net Delay (Destination): 2.075ns (routing 1.550ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.838     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X33Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     5.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[25]/Q
                         net (fo=2, routed)           0.039     5.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[25]
    SLICE_X33Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.075     6.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X33Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[24]/C
                         clock pessimism             -0.852     5.354    
    SLICE_X33Y154        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.401    
                         arrival time                           5.426    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         80.000      78.710     BUFGCE_X0Y38      design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     BUFGCE/I    n/a            1.290         80.000      78.710     BUFGCE_HDIO_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X36Y182     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.110ns (46.414%)  route 0.127ns (53.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.749ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.673ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.097     2.067    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X32Y73         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     2.177 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.030     2.207    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X32Y73         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.441    11.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.242    11.881    
                         clock uncertainty           -0.174    11.707    
    SLICE_X32Y73         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.732    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -2.207    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             38.154ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.871ns  (logic 0.353ns (18.867%)  route 1.518ns (81.133%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.521     1.682    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y68         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     1.805 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[5][0]_i_1/O
                         net (fo=1, routed)           0.066     1.871    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[5][0]_i_1_n_0
    SLICE_X27Y68         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y68         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.871    
  -------------------------------------------------------------------
                         slack                                 38.154    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.821ns  (logic 0.352ns (19.330%)  route 1.469ns (80.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.466     1.627    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y68         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     1.749 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[4][0]_i_1/O
                         net (fo=1, routed)           0.072     1.821    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[4][0]_i_1_n_0
    SLICE_X27Y68         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y68         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.790ns  (logic 0.375ns (20.950%)  route 1.415ns (79.050%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.418     1.579    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y70         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     1.724 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1/O
                         net (fo=1, routed)           0.066     1.790    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X29Y70         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.760ns  (logic 0.380ns (21.591%)  route 1.380ns (78.409%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.390     1.551    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X26Y71         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.701 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[16][0]_i_1/O
                         net (fo=1, routed)           0.059     1.760    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[16][0]_i_1_n_0
    SLICE_X26Y71         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X26Y71         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                 38.265    

Slack (MET) :             38.295ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.730ns  (logic 0.319ns (18.439%)  route 1.411ns (81.561%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.431     1.592    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y70         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     1.681 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[24][0]_i_1/O
                         net (fo=1, routed)           0.049     1.730    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[24][0]_i_1_n_0
    SLICE_X33Y70         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y70         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[24][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                 38.295    

Slack (MET) :             38.323ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.702ns  (logic 0.355ns (20.858%)  route 1.347ns (79.142%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.363     1.524    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y70         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     1.649 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[9][0]_i_1/O
                         net (fo=1, routed)           0.053     1.702    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[9][0]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X29Y70         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[9][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 38.323    

Slack (MET) :             38.335ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.690ns  (logic 0.382ns (22.604%)  route 1.308ns (77.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.319     1.480    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.632 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.058     1.690    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[1][0]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X29Y68         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                 38.335    

Slack (MET) :             38.336ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.689ns  (logic 0.380ns (22.499%)  route 1.309ns (77.501%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.319     1.480    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y68         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.630 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[3][0]_i_1/O
                         net (fo=1, routed)           0.059     1.689    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[3][0]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X29Y68         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                 38.336    

Slack (MET) :             38.339ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.686ns  (logic 0.376ns (22.301%)  route 1.310ns (77.699%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X30Y145        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.931     1.009    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X30Y74         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.161 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.330     1.491    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X28Y74         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.637 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1/O
                         net (fo=1, routed)           0.049     1.686    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y74         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                 38.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.042ns (40.000%)  route 0.063ns (60.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.906ns (routing 0.412ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.467ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.054     1.173    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X32Y73         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     1.215 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.009     1.224    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X32Y73         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.165     1.084    
    SLICE_X32Y73         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.131    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.673ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.673ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.352ns  (logic 0.167ns (12.352%)  route 1.185ns (87.648%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           0.968     1.046    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tdi
    SLICE_X31Y150        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     1.135 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.217     1.352    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]_0
    SLICE_X31Y150        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X31Y150        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                 38.673    

Slack (MET) :             38.775ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.250ns  (logic 0.168ns (13.440%)  route 1.082ns (86.560%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           1.029     1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X32Y154        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     1.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.053     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X32Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y154        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 38.775    

Slack (MET) :             38.840ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.185ns  (logic 0.201ns (16.962%)  route 0.984ns (83.038%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           0.938     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X34Y145        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     1.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.046     1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X34Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y145        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    40.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 38.840    

Slack (MET) :             38.886ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.139ns  (logic 0.078ns (6.848%)  route 1.061ns (93.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           1.061     1.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X30Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y154        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    40.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 38.886    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.117ns  (logic 0.228ns (20.412%)  route 0.889ns (79.588%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.830     0.908    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X30Y144        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     1.058 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[1]_i_1/O
                         net (fo=1, routed)           0.059     1.117    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[1]
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y144        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 38.908    

Slack (MET) :             38.924ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.101ns  (logic 0.168ns (15.259%)  route 0.933ns (84.741%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           0.880     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X30Y147        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     1.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.053     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X30Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y147        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 38.924    

Slack (MET) :             38.931ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.094ns  (logic 0.241ns (22.029%)  route 0.853ns (77.971%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.830     0.908    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X30Y144        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.163     1.071 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[3]_i_1/O
                         net (fo=1, routed)           0.023     1.094    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[3]
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y144        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 38.931    

Slack (MET) :             38.953ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.072ns  (logic 0.230ns (21.455%)  route 0.842ns (78.545%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.784     0.862    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X30Y144        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.014 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[0]_i_1/O
                         net (fo=1, routed)           0.058     1.072    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[0]
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y144        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                 38.953    

Slack (MET) :             38.984ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.041ns  (logic 0.239ns (22.959%)  route 0.802ns (77.041%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.784     0.862    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X30Y144        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     1.023 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[2]_i_1/O
                         net (fo=1, routed)           0.018     1.041    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[2]
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y144        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 38.984    

Slack (MET) :             39.053ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.972ns  (logic 0.114ns (11.728%)  route 0.858ns (88.272%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X27Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           0.809     0.887    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tap_tdi
    SLICE_X31Y145        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     0.923 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2/O
                         net (fo=1, routed)           0.049     0.972    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2_n_0
    SLICE_X31Y145        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X31Y145        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                 39.053    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       31.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.713ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        11.179ns  (logic 0.275ns (2.460%)  route 10.904ns (97.540%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 88.422 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.993ns (routing 2.299ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.159    52.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    52.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           1.262    54.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X30Y153        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    54.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           2.833    57.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X30Y152        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051    57.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.072    57.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X30Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.993    88.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X30Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.643    89.065    
                         clock uncertainty           -0.174    88.891    
    SLICE_X30Y152        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    88.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         88.916    
                         arrival time                         -57.203    
  -------------------------------------------------------------------
                         slack                                 31.713    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        11.037ns  (logic 0.386ns (3.497%)  route 10.651ns (96.503%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.421ns = ( 88.421 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.992ns (routing 2.299ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.277    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    53.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           3.738    56.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y153        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101    57.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.058    57.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.992    88.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.643    89.064    
                         clock uncertainty           -0.174    88.890    
    SLICE_X32Y153        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    88.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         88.915    
                         arrival time                         -57.061    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        11.012ns  (logic 0.373ns (3.387%)  route 10.639ns (96.613%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.423ns = ( 88.423 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.994ns (routing 2.299ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.277    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    53.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           3.718    56.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y153        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    56.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.066    57.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y153        FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.994    88.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X30Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.643    89.066    
                         clock uncertainty           -0.174    88.892    
    SLICE_X30Y153        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    88.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         88.917    
                         arrival time                         -57.036    
  -------------------------------------------------------------------
                         slack                                 31.881    

Slack (MET) :             31.886ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        11.005ns  (logic 0.394ns (3.580%)  route 10.611ns (96.420%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.421ns = ( 88.421 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.992ns (routing 2.299ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.277    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    53.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           3.738    56.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y153        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.109    57.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.018    57.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.992    88.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.643    89.064    
                         clock uncertainty           -0.174    88.890    
    SLICE_X32Y153        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    88.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         88.915    
                         arrival time                         -57.029    
  -------------------------------------------------------------------
                         slack                                 31.886    

Slack (MET) :             31.948ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        10.941ns  (logic 0.375ns (3.427%)  route 10.566ns (96.573%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.419ns = ( 88.419 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.990ns (routing 2.299ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.277    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    53.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           3.663    56.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    56.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.048    56.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.990    88.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.643    89.062    
                         clock uncertainty           -0.174    88.888    
    SLICE_X31Y153        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    88.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         88.913    
                         arrival time                         -56.965    
  -------------------------------------------------------------------
                         slack                                 31.948    

Slack (MET) :             31.949ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        10.940ns  (logic 0.375ns (3.428%)  route 10.565ns (96.572%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.419ns = ( 88.419 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.990ns (routing 2.299ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.277    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    53.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           3.661    56.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090    56.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.049    56.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.990    88.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.643    89.062    
                         clock uncertainty           -0.174    88.888    
    SLICE_X31Y153        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    88.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         88.913    
                         arrival time                         -56.964    
  -------------------------------------------------------------------
                         slack                                 31.949    

Slack (MET) :             32.182ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        10.707ns  (logic 0.335ns (3.129%)  route 10.372ns (96.871%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.419ns = ( 88.419 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.990ns (routing 2.299ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.277    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    53.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           3.467    56.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    56.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.050    56.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.990    88.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.643    89.062    
                         clock uncertainty           -0.174    88.888    
    SLICE_X31Y153        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    88.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         88.913    
                         arrival time                         -56.731    
  -------------------------------------------------------------------
                         slack                                 32.182    

Slack (MET) :             32.184ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        10.705ns  (logic 0.335ns (3.129%)  route 10.370ns (96.871%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        3.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.419ns = ( 88.419 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.990ns (routing 2.299ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.277    53.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    53.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           3.466    56.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    56.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.049    56.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.990    88.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.643    89.062    
                         clock uncertainty           -0.174    88.888    
    SLICE_X31Y153        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    88.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         88.913    
                         arrival time                         -56.729    
  -------------------------------------------------------------------
                         slack                                 32.184    

Slack (MET) :             33.154ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        9.739ns  (logic 0.287ns (2.947%)  route 9.452ns (97.053%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.423ns = ( 88.423 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.994ns (routing 2.299ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.165    52.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101    53.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           2.637    55.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X30Y153        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    55.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.072    55.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X30Y153        FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.994    88.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X30Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.643    89.066    
                         clock uncertainty           -0.174    88.892    
    SLICE_X30Y153        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    88.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         88.917    
                         arrival time                         -55.763    
  -------------------------------------------------------------------
                         slack                                 33.154    

Slack (MET) :             35.609ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        7.282ns  (logic 0.232ns (3.186%)  route 7.050ns (96.814%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.421ns = ( 88.421 - 80.000 ) 
    Source Clock Delay      (SCD):    6.024ns = ( 46.024 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.884ns (routing 1.278ns, distribution 1.606ns)
  Clock Net Delay (Destination): 2.992ns (routing 2.299ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.884    45.947    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    46.024 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           3.578    49.602    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    49.737 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           3.442    53.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X30Y155        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097    53.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.030    53.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X30Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.992    88.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X30Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.643    89.064    
                         clock uncertainty           -0.174    88.890    
    SLICE_X30Y155        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    88.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         88.915    
                         arrival time                         -53.306    
  -------------------------------------------------------------------
                         slack                                 35.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.142ns (2.832%)  route 4.872ns (97.168%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        3.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.745ns
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      2.566ns (routing 1.161ns, distribution 1.405ns)
  Clock Net Delay (Destination): 3.351ns (routing 2.534ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.566     5.072    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     5.130 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           2.460     7.590    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.083     7.673 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           2.399    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X30Y155        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.059    10.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.013    10.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X30Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.351     9.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X30Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.643     9.102    
    SLICE_X30Y155        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -9.163    
                         arrival time                          10.144    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.186ns (3.258%)  route 5.523ns (96.742%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      2.566ns (routing 1.161ns, distribution 1.405ns)
  Clock Net Delay (Destination): 3.360ns (routing 2.534ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.566     5.072    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     5.130 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           2.460     7.590    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.083     7.673 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           2.201     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.022     9.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.826    10.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X30Y153        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.081    10.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.036    10.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X30Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.360     9.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X30Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.643     9.111    
    SLICE_X30Y153        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     9.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.171    
                         arrival time                          10.839    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.198ns (3.443%)  route 5.553ns (96.557%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.754ns
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      2.566ns (routing 1.161ns, distribution 1.405ns)
  Clock Net Delay (Destination): 3.360ns (routing 2.534ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.566     5.072    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     5.130 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           2.460     7.590    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.083     7.673 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           2.201     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.022     9.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.857    10.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X30Y153        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.093    10.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.035    10.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y153        FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.360     9.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X30Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.643     9.111    
    SLICE_X30Y153        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     9.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.171    
                         arrival time                          10.881    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             2.856ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.133ns (2.475%)  route 5.241ns (97.525%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.205ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.585ns (routing 0.701ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.550ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          1.585     3.288    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.326 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           1.804     5.130    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     5.181 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.662     6.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.060     6.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.759     8.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     8.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     8.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.074     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.407     5.798    
    SLICE_X31Y153        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.844    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.857ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.133ns (2.474%)  route 5.242ns (97.526%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.205ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.585ns (routing 0.701ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.550ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          1.585     3.288    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.326 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           1.804     5.130    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     5.181 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.662     6.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.060     6.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.759     8.662    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     8.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.017     8.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.074     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.407     5.798    
    SLICE_X31Y153        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.844    
                         arrival time                           8.701    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.147ns (2.682%)  route 5.333ns (97.318%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.205ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.585ns (routing 0.701ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.550ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          1.585     3.288    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.326 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           1.804     5.130    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     5.181 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.662     6.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.060     6.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.852     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     8.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.015     8.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.074     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.407     5.798    
    SLICE_X31Y153        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.844    
                         arrival time                           8.806    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.963ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.146ns (2.664%)  route 5.335ns (97.336%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.205ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.585ns (routing 0.701ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.550ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          1.585     3.288    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.326 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           1.804     5.130    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     5.181 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.662     6.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.060     6.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.853     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     8.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.016     8.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.074     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.407     5.798    
    SLICE_X31Y153        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.844    
                         arrival time                           8.807    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.003ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.150ns (2.716%)  route 5.372ns (97.284%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.205ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.585ns (routing 0.701ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.550ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          1.585     3.288    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.326 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           1.804     5.130    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     5.181 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.662     6.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.060     6.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.900     8.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y153        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.039     8.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.006     8.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.074     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.407     5.798    
    SLICE_X32Y153        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     5.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.845    
                         arrival time                           8.848    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.021ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.539ns  (logic 0.152ns (2.744%)  route 5.387ns (97.256%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.205ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.585ns (routing 0.701ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.074ns (routing 1.550ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          1.585     3.288    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.326 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           1.804     5.130    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     5.181 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.662     6.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.060     6.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.900     8.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y153        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.021     8.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.074     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X32Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.407     5.798    
    SLICE_X32Y153        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     5.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.844    
                         arrival time                           8.865    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.146ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        5.668ns  (logic 0.109ns (1.923%)  route 5.559ns (98.077%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.209ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.585ns (routing 0.701ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.078ns (routing 1.550ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          1.585     3.288    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.326 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           1.804     5.130    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X30Y150        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     5.181 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.622     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X30Y153        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     6.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.652     7.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X30Y153        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           1.455     8.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X30Y152        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     8.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.026     8.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X30Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.078     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X30Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.407     5.802    
    SLICE_X30Y152        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     5.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.848    
                         arrival time                           8.994    
  -------------------------------------------------------------------
                         slack                                  3.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.763ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.766ns  (logic 0.078ns (10.183%)  route 0.688ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 85.067 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.561ns (routing 1.161ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.688    46.691    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X31Y145        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.561    85.067    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X31Y145        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.827    85.894    
                         clock uncertainty           -0.374    85.520    
    SLICE_X31Y145        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    85.454    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         85.454    
                         arrival time                         -46.691    
  -------------------------------------------------------------------
                         slack                                 38.763    

Slack (MET) :             38.771ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.753ns  (logic 0.078ns (10.359%)  route 0.675ns (89.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 85.062 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.161ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.675    46.678    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X31Y146        FDPE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.556    85.062    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X31Y146        FDPE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.827    85.889    
                         clock uncertainty           -0.374    85.515    
    SLICE_X31Y146        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    85.449    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         85.449    
                         arrival time                         -46.678    
  -------------------------------------------------------------------
                         slack                                 38.771    

Slack (MET) :             38.771ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.753ns  (logic 0.078ns (10.359%)  route 0.675ns (89.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 85.062 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.161ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.675    46.678    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X31Y146        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.556    85.062    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X31Y146        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.827    85.889    
                         clock uncertainty           -0.374    85.515    
    SLICE_X31Y146        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    85.449    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         85.449    
                         arrival time                         -46.678    
  -------------------------------------------------------------------
                         slack                                 38.771    

Slack (MET) :             38.771ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.753ns  (logic 0.078ns (10.359%)  route 0.675ns (89.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 85.062 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.161ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.675    46.678    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X31Y146        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.556    85.062    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X31Y146        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.827    85.889    
                         clock uncertainty           -0.374    85.515    
    SLICE_X31Y146        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    85.449    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         85.449    
                         arrival time                         -46.678    
  -------------------------------------------------------------------
                         slack                                 38.771    

Slack (MET) :             38.771ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.753ns  (logic 0.078ns (10.359%)  route 0.675ns (89.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 85.062 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.161ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.675    46.678    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X31Y146        FDPE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.556    85.062    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X31Y146        FDPE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.827    85.889    
                         clock uncertainty           -0.374    85.515    
    SLICE_X31Y146        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    85.449    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         85.449    
                         arrival time                         -46.678    
  -------------------------------------------------------------------
                         slack                                 38.771    

Slack (MET) :             38.771ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.753ns  (logic 0.078ns (10.359%)  route 0.675ns (89.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 85.062 - 80.000 ) 
    Source Clock Delay      (SCD):    5.925ns = ( 45.925 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.862ns (routing 1.278ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.161ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643    41.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    41.970 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065    43.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.063 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.862    45.925    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X30Y144        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    46.003 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.675    46.678    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X31Y146        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X2Y5 (CLOCK_ROOT)    net (fo=60, routed)          2.556    85.062    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X31Y146        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.827    85.889    
                         clock uncertainty           -0.374    85.515    
    SLICE_X31Y146        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    85.449    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         85.449    
                         arrival time                         -46.678    
  -------------------------------------------------------------------
                         slack                                 38.771    

Slack (MET) :             77.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.294ns (12.511%)  route 2.056ns (87.489%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.437ns = ( 88.437 - 80.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.282ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.358ns (routing 2.534ns, distribution 0.824ns)
  Clock Net Delay (Destination): 3.008ns (routing 2.299ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.358     9.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.574    10.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[5]
    SLICE_X31Y153        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    10.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.451    10.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y153        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    11.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.031    12.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.008    88.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              1.282    89.719    
                         clock uncertainty           -0.174    89.546    
    SLICE_X31Y177        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    89.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         89.480    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                 77.378    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.294ns (12.516%)  route 2.055ns (87.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.439ns = ( 88.439 - 80.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.282ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.358ns (routing 2.534ns, distribution 0.824ns)
  Clock Net Delay (Destination): 3.010ns (routing 2.299ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.358     9.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.574    10.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[5]
    SLICE_X31Y153        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    10.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.451    10.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y153        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    11.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.030    12.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.010    88.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              1.282    89.721    
                         clock uncertainty           -0.174    89.548    
    SLICE_X31Y177        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    89.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         89.482    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                 77.381    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.294ns (12.516%)  route 2.055ns (87.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.439ns = ( 88.439 - 80.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.282ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.358ns (routing 2.534ns, distribution 0.824ns)
  Clock Net Delay (Destination): 3.010ns (routing 2.299ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.358     9.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.574    10.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[5]
    SLICE_X31Y153        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    10.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.451    10.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y153        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    11.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.030    12.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.010    88.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              1.282    89.721    
                         clock uncertainty           -0.174    89.548    
    SLICE_X31Y177        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    89.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         89.482    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                 77.381    

Slack (MET) :             77.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.294ns (12.516%)  route 2.055ns (87.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.439ns = ( 88.439 - 80.000 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.282ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.358ns (routing 2.534ns, distribution 0.824ns)
  Clock Net Delay (Destination): 3.010ns (routing 2.299ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.358     9.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X31Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.574    10.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[5]
    SLICE_X31Y153        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    10.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.451    10.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y153        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123    11.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.030    12.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441    81.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    81.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782    82.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899    85.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    85.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.010    88.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              1.282    89.721    
                         clock uncertainty           -0.174    89.548    
    SLICE_X31Y177        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    89.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         89.482    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                 77.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns
    Source Clock Delay      (SCD):    8.443ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Net Delay (Source):      3.014ns (routing 2.299ns, distribution 0.715ns)
  Clock Net Delay (Destination): 3.424ns (routing 2.534ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.014     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y179        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     8.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     8.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y180        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.424     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -1.200     8.618    
    SLICE_X33Y180        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     8.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -8.586    
                         arrival time                           8.630    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns
    Source Clock Delay      (SCD):    8.443ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Net Delay (Source):      3.014ns (routing 2.299ns, distribution 0.715ns)
  Clock Net Delay (Destination): 3.424ns (routing 2.534ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.014     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y179        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     8.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     8.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y180        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.424     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y180        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -1.200     8.618    
    SLICE_X33Y180        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.032     8.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -8.586    
                         arrival time                           8.630    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns
    Source Clock Delay      (SCD):    8.443ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Net Delay (Source):      3.014ns (routing 2.299ns, distribution 0.715ns)
  Clock Net Delay (Destination): 3.424ns (routing 2.534ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.014     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y179        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     8.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     8.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.424     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -1.200     8.618    
    SLICE_X33Y180        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     8.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.586    
                         arrival time                           8.630    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns
    Source Clock Delay      (SCD):    8.443ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Net Delay (Source):      3.014ns (routing 2.299ns, distribution 0.715ns)
  Clock Net Delay (Destination): 3.424ns (routing 2.534ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.014     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y179        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     8.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.129     8.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.424     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -1.200     8.618    
    SLICE_X33Y180        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.032     8.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -8.586    
                         arrival time                           8.630    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.813ns
    Source Clock Delay      (SCD):    8.443ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Net Delay (Source):      3.014ns (routing 2.299ns, distribution 0.715ns)
  Clock Net Delay (Destination): 3.419ns (routing 2.534ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.014     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y179        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     8.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.130     8.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y181        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.419     9.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -1.200     8.613    
    SLICE_X33Y181        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.032     8.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -8.581    
                         arrival time                           8.631    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.813ns
    Source Clock Delay      (SCD):    8.443ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Net Delay (Source):      3.014ns (routing 2.299ns, distribution 0.715ns)
  Clock Net Delay (Destination): 3.419ns (routing 2.534ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.441     1.639    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.700 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.782     2.482    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.506 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.899     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.014     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y179        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     8.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.130     8.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X33Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.643     1.890    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.970 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.065     3.035    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.063 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          3.303     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         3.419     9.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -1.200     8.613    
    SLICE_X33Y181        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.032     8.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.581    
                         arrival time                           8.631    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.844ns
  Clock Net Delay (Source):      1.874ns (routing 1.383ns, distribution 0.491ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.550ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.874     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     5.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X37Y186        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.126     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.844     5.413    
    SLICE_X37Y186        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     5.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -5.393    
                         arrival time                           5.514    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.251ns
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Net Delay (Source):      1.879ns (routing 1.383ns, distribution 0.496ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.550ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.879     5.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     5.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.078     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.120     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.851     5.400    
    SLICE_X35Y182        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.380    
                         arrival time                           5.506    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.251ns
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Net Delay (Source):      1.879ns (routing 1.383ns, distribution 0.496ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.550ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.879     5.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     5.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.078     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.120     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.851     5.400    
    SLICE_X35Y182        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.380    
                         arrival time                           5.506    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.251ns
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Net Delay (Source):      1.879ns (routing 1.383ns, distribution 0.496ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.550ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        0.906     1.078    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.119 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.567     1.686    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.703 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.790     3.493    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         1.879     5.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     5.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.078     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y182        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5056, routed)        1.035     1.249    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y73         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.053     1.302 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.727     2.029    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.048 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          2.064     4.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     4.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=494, routed)         2.120     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.851     5.400    
    SLICE_X35Y182        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.380    
                         arrival time                           5.506    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       79.631ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.394ns  (logic 0.081ns (20.558%)  route 0.313ns (79.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y178                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X33Y178        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.313     0.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X31Y180        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                 79.631    

Slack (MET) :             79.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y178                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X33Y178        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.250     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X31Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X31Y180        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 79.696    

Slack (MET) :             79.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.304ns  (logic 0.080ns (26.316%)  route 0.224ns (73.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y185                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y185        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.224     0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y185        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 79.721    

Slack (MET) :             79.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.301ns  (logic 0.076ns (25.249%)  route 0.225ns (74.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y178                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y178        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.225     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X32Y178        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 79.724    

Slack (MET) :             79.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.290ns  (logic 0.078ns (26.897%)  route 0.212ns (73.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y185                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y185        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.212     0.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y185        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                 79.735    

Slack (MET) :             79.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X37Y184        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.206     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X37Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X37Y184        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 79.740    

Slack (MET) :             79.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y178                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y178        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X31Y178        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 79.743    

Slack (MET) :             79.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.266ns  (logic 0.078ns (29.323%)  route 0.188ns (70.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y185                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y185        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.188     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y185        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y185        FDCE (Setup_fdce_C_D)        0.025    80.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         80.025    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                 79.759    





