LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity somador4bits is 
port (x,y : in std_logic_vector(3 downto 0);     --vetores de entrada
      carryin : in std_logic;                    --carry in geral
      s : out std_logic_vector(3 downto 0);      --soma 
      carryout : out std_logic);                  --carry out geral
end somador4bits;

architecture hardware of somador4bits is

  component somador1bit                         -- 'buscando' somador de 1 bit
  port (a, b, cin : in std_logic;               -- entradas e carry in do somador
        c, cout : out std_logic);               -- soma e carry out do somador
  end component;
  
  signal v: std_logic_vector(3 downto 1);

begin 
  
  soma0 : somador1bit PORT MAP(  x(0), y(0), carryin, s(0),  v(1));    - usando o somador de 1 bit para cada bit 
  soma1 : somador1bit PORT MAP(  x(1), y(1), v(1), s(1), v(2));
  soma2 : somador1bit PORT MAP(  x(2), y(2), v(2), s(2), v(3)); 
  soma3 : somador1bit PORT MAP(  x(3), y(3), v(3), s(3), carryout);
  
end hardware;
  
  
