--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Aug 31 15:05:35 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     vid_fifo
Constraint file: vid_fifo_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk501 [get_nets RdClock]
            426 items scored, 190 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.458ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_56  (from RdClock +)
   Destination:    FD1S3BX    D              FF_14  (to RdClock -)

   Delay:                   6.458ns  (0.0% logic, 100.0% route), 12 logic levels.

 Constraint Details:

      6.458ns data_path FF_56 to FF_14 violates
      5.000ns delay constraint less
      0.000ns L_S requirement (totaling 5.000ns) by 1.458ns

 Path Details: FF_56 to FF_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.000             CK to Q              FF_56 (from RdClock)
Route         9   e 1.559                                  w_gcount_r212
LUT4        ---     0.000                to                LUT4_40
Route        10   e 1.480                                  w_g2b_xor_cluster_0
LUT4        ---     0.000                to                LUT4_26
Route         3   e 1.239                                  wcount_r0
A1_TO_FCO   ---     0.000           B[2] to COUT           ae_set_cmp_0
Route         1   e 0.020                                  co0_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_1
Route         1   e 0.020                                  co1_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_2
Route         1   e 0.020                                  co2_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_3
Route         1   e 0.020                                  co3_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_4
Route         1   e 0.020                                  co4_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_5
Route         1   e 0.020                                  co5_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_6
Route         1   e 0.020                                  ae_set_d_c
FCI_TO_F    ---     0.000            CIN to S[2]           a2
Route         1   e 1.020                                  ae_clr_d
LUT4        ---     0.000                to                LUT4_2
Route         1   e 1.020                                  ae_d
                  --------
                    6.458  (0.0% logic, 100.0% route), 12 logic levels.


Error:  The following path violates requirements by 1.458ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_56  (from RdClock +)
   Destination:    FD1S3BX    D              FF_14  (to RdClock -)

   Delay:                   6.458ns  (0.0% logic, 100.0% route), 12 logic levels.

 Constraint Details:

      6.458ns data_path FF_56 to FF_14 violates
      5.000ns delay constraint less
      0.000ns L_S requirement (totaling 5.000ns) by 1.458ns

 Path Details: FF_56 to FF_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.000             CK to Q              FF_56 (from RdClock)
Route         9   e 1.559                                  w_gcount_r212
LUT4        ---     0.000                to                LUT4_40
Route        10   e 1.480                                  w_g2b_xor_cluster_0
LUT4        ---     0.000                to                LUT4_27
Route         3   e 1.239                                  wcount_r1
A1_TO_FCO   ---     0.000           B[2] to COUT           ae_clr_cmp_0
Route         1   e 0.020                                  co0_7
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_clr_cmp_1
Route         1   e 0.020                                  co1_7
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_clr_cmp_2
Route         1   e 0.020                                  co2_7
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_clr_cmp_3
Route         1   e 0.020                                  co3_7
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_clr_cmp_4
Route         1   e 0.020                                  co4_7
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_clr_cmp_5
Route         1   e 0.020                                  co5_7
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_clr_cmp_6
Route         1   e 0.020                                  ae_clr_d_c
FCI_TO_F    ---     0.000            CIN to S[2]           a3
Route         1   e 1.020                                  ae_clr_d
LUT4        ---     0.000                to                LUT4_2
Route         1   e 1.020                                  ae_d
                  --------
                    6.458  (0.0% logic, 100.0% route), 12 logic levels.


Error:  The following path violates requirements by 1.458ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_56  (from RdClock +)
   Destination:    FD1S3BX    D              FF_14  (to RdClock -)

   Delay:                   6.458ns  (0.0% logic, 100.0% route), 12 logic levels.

 Constraint Details:

      6.458ns data_path FF_56 to FF_14 violates
      5.000ns delay constraint less
      0.000ns L_S requirement (totaling 5.000ns) by 1.458ns

 Path Details: FF_56 to FF_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.000             CK to Q              FF_56 (from RdClock)
Route         9   e 1.559                                  w_gcount_r212
LUT4        ---     0.000                to                LUT4_40
Route        10   e 1.480                                  w_g2b_xor_cluster_0
LUT4        ---     0.000                to                LUT4_27
Route         3   e 1.239                                  wcount_r1
A1_TO_FCO   ---     0.000           B[2] to COUT           ae_set_cmp_0
Route         1   e 0.020                                  co0_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_1
Route         1   e 0.020                                  co1_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_2
Route         1   e 0.020                                  co2_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_3
Route         1   e 0.020                                  co3_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_4
Route         1   e 0.020                                  co4_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_5
Route         1   e 0.020                                  co5_5
FCI_TO_FCO  ---     0.000            CIN to COUT           ae_set_cmp_6
Route         1   e 0.020                                  ae_set_d_c
FCI_TO_F    ---     0.000            CIN to S[2]           a2
Route         1   e 1.020                                  ae_clr_d
LUT4        ---     0.000                to                LUT4_2
Route         1   e 1.020                                  ae_d
                  --------
                    6.458  (0.0% logic, 100.0% route), 12 logic levels.

Warning: 6.458 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets WrClock]
            652 items scored, 82 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.286ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_43  (from WrClock +)
   Destination:    FD1S3DX    D              FF_0  (to WrClock -)

   Delay:                   5.286ns  (0.0% logic, 100.0% route), 11 logic levels.

 Constraint Details:

      5.286ns data_path FF_43 to FF_0 violates
      5.000ns delay constraint less
      0.000ns L_S requirement (totaling 5.000ns) by 0.286ns

 Path Details: FF_43 to FF_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.000             CK to Q              FF_43 (from WrClock)
Route         7   e 1.509                                  r_gcount_w212
LUT4        ---     0.000                to                LUT4_25
Route         9   e 1.459                                  r_g2b_xor_cluster_0
LUT4        ---     0.000                to                LUT4_11
Route         2   e 1.158                                  rcount_w0
A1_TO_FCO   ---     0.000           B[2] to COUT           af_set_cmp_0
Route         1   e 0.020                                  co0_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_1
Route         1   e 0.020                                  co1_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_2
Route         1   e 0.020                                  co2_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_3
Route         1   e 0.020                                  co3_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_4
Route         1   e 0.020                                  co4_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_5
Route         1   e 0.020                                  co5_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_6
Route         1   e 0.020                                  af_set_c
FCI_TO_F    ---     0.000            CIN to S[2]           a4
Route         1   e 1.020                                  af_set
                  --------
                    5.286  (0.0% logic, 100.0% route), 11 logic levels.


Error:  The following path violates requirements by 0.286ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_43  (from WrClock +)
   Destination:    FD1S3DX    D              FF_0  (to WrClock -)

   Delay:                   5.286ns  (0.0% logic, 100.0% route), 11 logic levels.

 Constraint Details:

      5.286ns data_path FF_43 to FF_0 violates
      5.000ns delay constraint less
      0.000ns L_S requirement (totaling 5.000ns) by 0.286ns

 Path Details: FF_43 to FF_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.000             CK to Q              FF_43 (from WrClock)
Route         7   e 1.509                                  r_gcount_w212
LUT4        ---     0.000                to                LUT4_25
Route         9   e 1.459                                  r_g2b_xor_cluster_0
LUT4        ---     0.000                to                LUT4_12
Route         2   e 1.158                                  rcount_w1
A1_TO_FCO   ---     0.000           B[2] to COUT           af_set_cmp_0
Route         1   e 0.020                                  co0_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_1
Route         1   e 0.020                                  co1_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_2
Route         1   e 0.020                                  co2_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_3
Route         1   e 0.020                                  co3_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_4
Route         1   e 0.020                                  co4_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_5
Route         1   e 0.020                                  co5_9
FCI_TO_FCO  ---     0.000            CIN to COUT           af_set_cmp_6
Route         1   e 0.020                                  af_set_c
FCI_TO_F    ---     0.000            CIN to S[2]           a4
Route         1   e 1.020                                  af_set
                  --------
                    5.286  (0.0% logic, 100.0% route), 11 logic levels.


Error:  The following path violates requirements by 0.286ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_43  (from WrClock +)
   Destination:    FD1S3DX    D              FF_41  (to WrClock -)

   Delay:                   5.286ns  (0.0% logic, 100.0% route), 11 logic levels.

 Constraint Details:

      5.286ns data_path FF_43 to FF_41 violates
      5.000ns delay constraint less
      0.000ns L_S requirement (totaling 5.000ns) by 0.286ns

 Path Details: FF_43 to FF_41

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.000             CK to Q              FF_43 (from WrClock)
Route         7   e 1.509                                  r_gcount_w212
LUT4        ---     0.000                to                LUT4_25
Route         9   e 1.459                                  r_g2b_xor_cluster_0
LUT4        ---     0.000                to                LUT4_12
Route         2   e 1.158                                  rcount_w1
A1_TO_FCO   ---     0.000           B[2] to COUT           full_cmp_0
Route         1   e 0.020                                  co0_3
FCI_TO_FCO  ---     0.000            CIN to COUT           full_cmp_1
Route         1   e 0.020                                  co1_3
FCI_TO_FCO  ---     0.000            CIN to COUT           full_cmp_2
Route         1   e 0.020                                  co2_3
FCI_TO_FCO  ---     0.000            CIN to COUT           full_cmp_3
Route         1   e 0.020                                  co3_3
FCI_TO_FCO  ---     0.000            CIN to COUT           full_cmp_4
Route         1   e 0.020                                  co4_3
FCI_TO_FCO  ---     0.000            CIN to COUT           full_cmp_5
Route         1   e 0.020                                  co5_3
FCI_TO_FCO  ---     0.000            CIN to COUT           full_cmp_6
Route         1   e 0.020                                  full_d_c
FCI_TO_F    ---     0.000            CIN to S[2]           a1
Route         1   e 1.020                                  full_d
                  --------
                    5.286  (0.0% logic, 100.0% route), 11 logic levels.

Warning: 5.286 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets RdClock]               |     5.000 ns|     6.458 ns|    12 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets WrClock]               |     5.000 ns|     5.286 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
w_g2b_xor_cluster_0                     |      10|     172|     63.24%
                                        |        |        |
ae_clr_d                                |       1|     142|     52.21%
                                        |        |        |
ae_d                                    |       1|     142|     52.21%
                                        |        |        |
w_gcount_r212                           |       9|      98|     36.03%
                                        |        |        |
r_g2b_xor_cluster_0                     |       9|      76|     27.94%
                                        |        |        |
ae_clr_d_c                              |       1|      71|     26.10%
                                        |        |        |
ae_set_d_c                              |       1|      71|     26.10%
                                        |        |        |
co4_5                                   |       1|      71|     26.10%
                                        |        |        |
co4_7                                   |       1|      71|     26.10%
                                        |        |        |
co5_5                                   |       1|      71|     26.10%
                                        |        |        |
co5_7                                   |       1|      71|     26.10%
                                        |        |        |
co3_5                                   |       1|      68|     25.00%
                                        |        |        |
co3_7                                   |       1|      68|     25.00%
                                        |        |        |
w_gcount_r28                            |       4|      64|     23.53%
                                        |        |        |
co2_5                                   |       1|      61|     22.43%
                                        |        |        |
co2_7                                   |       1|      61|     22.43%
                                        |        |        |
r_gcount_w212                           |       7|      58|     21.32%
                                        |        |        |
co4_2                                   |       1|      48|     17.65%
                                        |        |        |
co5_2                                   |       1|      48|     17.65%
                                        |        |        |
empty_d                                 |       1|      48|     17.65%
                                        |        |        |
empty_d_c                               |       1|      48|     17.65%
                                        |        |        |
co3_2                                   |       1|      47|     17.28%
                                        |        |        |
co1_5                                   |       1|      45|     16.54%
                                        |        |        |
co1_7                                   |       1|      45|     16.54%
                                        |        |        |
co2_2                                   |       1|      42|     15.44%
                                        |        |        |
af_set                                  |       1|      41|     15.07%
                                        |        |        |
af_set_c                                |       1|      41|     15.07%
                                        |        |        |
co3_3                                   |       1|      41|     15.07%
                                        |        |        |
co3_9                                   |       1|      41|     15.07%
                                        |        |        |
co4_3                                   |       1|      41|     15.07%
                                        |        |        |
co4_9                                   |       1|      41|     15.07%
                                        |        |        |
co5_3                                   |       1|      41|     15.07%
                                        |        |        |
co5_9                                   |       1|      41|     15.07%
                                        |        |        |
full_d                                  |       1|      41|     15.07%
                                        |        |        |
full_d_c                                |       1|      41|     15.07%
                                        |        |        |
co2_3                                   |       1|      36|     13.24%
                                        |        |        |
co2_9                                   |       1|      36|     13.24%
                                        |        |        |
wcount_r0                               |       3|      31|     11.40%
                                        |        |        |
wcount_r1                               |       3|      31|     11.40%
                                        |        |        |
co1_2                                   |       1|      30|     11.03%
                                        |        |        |
wcount_r2                               |       3|      29|     10.66%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 272  Score: 172086

Constraints cover  1677 paths, 357 nets, and 1353 connections (91.6% coverage)


Peak memory: 60022784 bytes, TRCE: 3538944 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
