<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Class Members - Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_n"></a>- n -</h3><ul>
<li>n_bits()
: <a class="el" href="classsc__dt_1_1sc__fxnum.html#a5738827c9d7bc58e1463231fac781d9a">sc_dt::sc_fxnum</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast.html#a02a3ff6479f706cd17bf29b01e371b90">sc_dt::sc_fxnum_fast</a>
, <a class="el" href="classsc__dt_1_1sc__fxtype__params.html#acc6dbe6e5c714de9a0cc214b748b1f33">sc_dt::sc_fxtype_params</a>
, <a class="el" href="classsc__dt_1_1scfx__params.html#ad58284df6f3d7326e3d98b87e51e6d89">sc_dt::scfx_params</a>
</li>
<li>name()
: <a class="el" href="classA9GlobalTimer_1_1Timer.html#a1880fae6c3f10af118b6d9c0352d5647">A9GlobalTimer::Timer</a>
, <a class="el" href="classActivityRecorder.html#a25b3d3cb574d427dd5f768b5584a5a16">ActivityRecorder</a>
, <a class="el" href="classAlphaISA_1_1AlignmentFault.html#a28fa58d245d6e0788f29345d2206f45a">AlphaISA::AlignmentFault</a>
, <a class="el" href="classAlphaISA_1_1ArithmeticFault.html#a5bebbc69df2987681e27740d0f92a718">AlphaISA::ArithmeticFault</a>
, <a class="el" href="classAlphaISA_1_1DtbAcvFault.html#a5c817c78947a29741feca4be642d8aa5">AlphaISA::DtbAcvFault</a>
, <a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html#ad09a0f4c923bb8dcc11a2bc63e1581bd">AlphaISA::DtbAlignmentFault</a>
, <a class="el" href="classAlphaISA_1_1DtbFault.html#a423dd22dfcafca990b8adfb44cff78ae">AlphaISA::DtbFault</a>
, <a class="el" href="classAlphaISA_1_1DtbPageFault.html#a6f2408445feff1dd801499df522a653e">AlphaISA::DtbPageFault</a>
, <a class="el" href="classAlphaISA_1_1FloatEnableFault.html#aa286adbc53da412c79e6bc2ec36e5a0c">AlphaISA::FloatEnableFault</a>
, <a class="el" href="classAlphaISA_1_1IntegerOverflowFault.html#aedb2bd611a5b4066939f87daa67ccff3">AlphaISA::IntegerOverflowFault</a>
, <a class="el" href="classAlphaISA_1_1InterruptFault.html#a01345ecea87e3f574f890e19438772c9">AlphaISA::InterruptFault</a>
, <a class="el" href="classAlphaISA_1_1ItbAcvFault.html#a3bcf92c8e713e5ed804f5c36d985853c">AlphaISA::ItbAcvFault</a>
, <a class="el" href="classAlphaISA_1_1ItbFault.html#a176e777c6e76d2109af42bf277c2b339">AlphaISA::ItbFault</a>
, <a class="el" href="classAlphaISA_1_1ItbPageFault.html#aefffe276940042ea766aaefd908d3063">AlphaISA::ItbPageFault</a>
, <a class="el" href="classAlphaISA_1_1MachineCheckFault.html#a47f0027c8353df45e88e225c84d3ecdf">AlphaISA::MachineCheckFault</a>
, <a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a62a9f2072197a9eed0ff35550e46e142">AlphaISA::NDtbMissFault</a>
, <a class="el" href="classAlphaISA_1_1PalFault.html#a3341e22a1ca1efc706b8053fa70aace7">AlphaISA::PalFault</a>
, <a class="el" href="classAlphaISA_1_1PDtbMissFault.html#ac54bfc49c8982004f559711ea21637a8">AlphaISA::PDtbMissFault</a>
, <a class="el" href="classAlphaISA_1_1ProcessInfo.html#aa1c15a582181fd4984b81a373ac98fc0">AlphaISA::ProcessInfo</a>
, <a class="el" href="classAlphaISA_1_1RemoteGDB_1_1AlphaGdbRegCache.html#ae9b6b135dbd448e9044515b2a2433dd3">AlphaISA::RemoteGDB::AlphaGdbRegCache</a>
, <a class="el" href="classAlphaISA_1_1ResetFault.html#a2ecdd34654e3377faee14a6f16666631">AlphaISA::ResetFault</a>
, <a class="el" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#ad8c348620aa5a35e3a357c17960e1cec">AlphaISA::UnimplementedOpcodeFault</a>
, <a class="el" href="classAlphaISA_1_1VectorEnableFault.html#a046a7cb8ee42aa2c15bc4b8e6d1afef4">AlphaISA::VectorEnableFault</a>
, <a class="el" href="classArchTimer.html#a48a7ac4867dd3a66e6df32d312f326b1">ArchTimer</a>
, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad91321ddbcdc6f0d1603d42106b00f66">ArmISA::ArmFaultVals&lt; T &gt;</a>
, <a class="el" href="classArmISA_1_1ProcessInfo.html#ab5a278c02dab3c3cdfe8e50243aaf0aa">ArmISA::ProcessInfo</a>
, <a class="el" href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#aceb2f454bed190714fd5fab4fb43d13a">ArmISA::RemoteGDB::AArch32GdbRegCache</a>
, <a class="el" href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#ab320db382facb92d2d6016c58c48ef5a">ArmISA::RemoteGDB::AArch64GdbRegCache</a>
, <a class="el" href="classArmISA_1_1TableWalker_1_1WalkerState.html#abb9b6c89b43513404d442c5e53b02163">ArmISA::TableWalker::WalkerState</a>
, <a class="el" href="classBaseGdbRegCache.html#a1d0c6e61acfe9291caf94b866da7a407">BaseGdbRegCache</a>
, <a class="el" href="classBaseGen.html#a1a28bf40a50607bb222b650a2ed5211b">BaseGen</a>
, <a class="el" href="classBasePixelPump_1_1PixelEvent.html#a9158445813d7237f0e6f0ffd6a268f63">BasePixelPump::PixelEvent</a>
, <a class="el" href="classBaseRemoteGDB.html#a5d4c981673721b489c2dc9b12139d5de">BaseRemoteGDB</a>
, <a class="el" href="classBaseXBar_1_1Layer.html#a4c7fb7a49af884d3e490a6e7a93b9778">BaseXBar::Layer&lt; SrcType, DstType &gt;</a>
, <a class="el" href="classCallbackQueue.html#ae371c7d160644f136d43625dce118a24">CallbackQueue</a>
, <a class="el" href="classConditionRegisterState.html#a544ae7b3e4b571835b3f3be38ac21bac">ConditionRegisterState</a>
, <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#a6fd6eb34df8ab2a4451ebb4576ac173c">CopyEngine::CopyEngineChannel</a>
, <a class="el" href="classCpuLocalTimer_1_1Timer.html#af4a53f4b7786ef44280ca4453eb44f41">CpuLocalTimer::Timer</a>
, <a class="el" href="classDebug_1_1Flag.html#ac01d9c86242821823aae4b9a2e430761">Debug::Flag</a>
, <a class="el" href="classDefaultCommit.html#a8e85fd2ddb6f941edc92cbc32e0b5395">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classDefaultDecode.html#a928b0b9652ed24b1e7e5de80f77b58f0">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classDefaultFetch.html#ac7e2226b655346ec8c9210ccac4d9364">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#a5e9ff755a7926fd99c9a0c4e59498844">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#a4800e9d1e44a578f4ff99dbf15c555e5">DefaultRename&lt; Impl &gt;</a>
, <a class="el" href="classDistEtherLink_1_1Link.html#ad6204094e1b3a47f5d2db48d8b6152de">DistEtherLink::Link</a>
, <a class="el" href="classDmaCallback.html#a57ac966abff15394a633d16b570178e1">DmaCallback</a>
, <a class="el" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">DRAMCtrl::Rank</a>
, <a class="el" href="classElasticTrace.html#a36e7b91059ed13e06c677d607a197cd1">ElasticTrace</a>
, <a class="el" href="classEmulationPageTable.html#a321f3a894507ab4594ff7580fd55b9c4">EmulationPageTable</a>
, <a class="el" href="classEtherInt.html#a193ca6a1fddf8e8378812917664f59d3">EtherInt</a>
, <a class="el" href="classEtherLink_1_1Link.html#ae9840e4162753c0c720d5d329dee363c">EtherLink::Link</a>
, <a class="el" href="classEtherSwitch_1_1Interface_1_1PortFifo.html#a30776e3a52d94abdf2016702c5aefe9b">EtherSwitch::Interface::PortFifo</a>
, <a class="el" href="classEvent.html#af32a8c461d8d03dee6348ce706fe9b1d">Event</a>
, <a class="el" href="classEventFunctionWrapper.html#a89a34b06072aea7751b899ff0880d91d">EventFunctionWrapper</a>
, <a class="el" href="classEventQueue.html#aa76b44bcbc3cd7efc4013af7f3ab3c13">EventQueue</a>
, <a class="el" href="classEventWrapper.html#a42b354fdafd21c248c6183164d0eeccb">EventWrapper&lt; T, F &gt;</a>
, <a class="el" href="classExecStage.html#a3d076a6bbbdc931da066a4faf008649d">ExecStage</a>
, <a class="el" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">FaultBase</a>
, <a class="el" href="classFetchStage.html#abb27a7bf0f208ab86460bfa0f9b4e9dd">FetchStage</a>
, <a class="el" href="classGem5SystemC_1_1PayloadEvent.html#a05b1b086f26403d721f0da5fea1d9965">Gem5SystemC::PayloadEvent&lt; OWNER &gt;</a>
, <a class="el" href="classGenericAlignmentFault.html#a2c1510a228a0317d94d4f450115cd87a">GenericAlignmentFault</a>
, <a class="el" href="classGenericISA_1_1M5FatalFault.html#abcf11dfb8a382e8187002e2a4a2ba602">GenericISA::M5FatalFault</a>
, <a class="el" href="classGenericISA_1_1M5HackFaultBase.html#ad82e51ab078df54e9fbcffaa335a413a">GenericISA::M5HackFaultBase&lt; Base &gt;</a>
, <a class="el" href="classGenericISA_1_1M5InformFaultBase.html#a3fd78a8cc5c22cef886e58bd0697c651">GenericISA::M5InformFaultBase&lt; Base &gt;</a>
, <a class="el" href="classGenericISA_1_1M5PanicFault.html#a59cc8f0d3d5db39968b88755ccb110e6">GenericISA::M5PanicFault</a>
, <a class="el" href="classGenericISA_1_1M5WarnFaultBase.html#a79b079f3c0fe735328904665a6c783c6">GenericISA::M5WarnFaultBase&lt; Base &gt;</a>
, <a class="el" href="classGenericPageTableFault.html#ad14bd2f29507e9049071b8f813198ea0">GenericPageTableFault</a>
, <a class="el" href="classGlobalMemPipeline.html#a7a103494711868d7d59b9c66d29a6d2a">GlobalMemPipeline</a>
, <a class="el" href="classHardBreakpoint.html#a4122df70a9d5082ce31b628753e4d616">HardBreakpoint</a>
, <a class="el" href="classHsaCode.html#a7112f3a81ac8ea8ef9a98cbd0e3e79ea">HsaCode</a>
, <a class="el" href="classHsaObject.html#a9db426372ec0e1adef297a697d33ae62">HsaObject</a>
, <a class="el" href="classIGbE_1_1DescCache.html#ad4ee4bf9f52eba1cc7278a645e417f59">IGbE::DescCache&lt; T &gt;</a>
, <a class="el" href="classInstructionQueue.html#a65297ae2106bee2acf63a904df3b3d0e">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#ae1b85e6f35f1accd247ba43cad11d6d1">Intel8254Timer::Counter</a>
, <a class="el" href="classIntel8254Timer.html#aab3581e1f2df850b2d53532499ec52ee">Intel8254Timer</a>
, <a class="el" href="classItsProcess.html#a7f63f694829123e543a945a6025eca18">ItsProcess</a>
, <a class="el" href="classKernel_1_1Statistics.html#a59952a372082f958987e9f3955e6d3ee">Kernel::Statistics</a>
, <a class="el" href="classLocalMemPipeline.html#a08a2d6d6de7c41552746ce86ba412c78">LocalMemPipeline</a>
, <a class="el" href="classLSQ.html#a44f8dd2ed612a1fb53bc8cf44e5e0ba1">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a534945dd288d23328dba71a2639d3846">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classMC146818.html#a88f378d8076fc73d1adff15fed0d4ec0">MC146818</a>
, <a class="el" href="classMemDepUnit_1_1MemDepEntry.html#a205cdd96c3d3cbe53365402de1437b4c">MemDepUnit&lt; MemDepPred, Impl &gt;::MemDepEntry</a>
, <a class="el" href="classMemDepUnit.html#ab3978173b1d5fa18259dadb233c0adc0">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
, <a class="el" href="classMipsISA_1_1MipsFault.html#a98e0470514f7e097223726461586f9e0">MipsISA::MipsFault&lt; T &gt;</a>
, <a class="el" href="classMipsISA_1_1ProcessInfo.html#a810129746cf44aefe54ff5bc26713ac6">MipsISA::ProcessInfo</a>
, <a class="el" href="classMipsISA_1_1RemoteGDB_1_1MipsGdbRegCache.html#ac28eaedce0708b03970fcfb53f9e0b9a">MipsISA::RemoteGDB::MipsGdbRegCache</a>
, <a class="el" href="classNamed.html#a52fdacb72b3d25460729e9a38922c5a8">Named</a>
, <a class="el" href="classOutputStream.html#a56c6b17d0cffe08df2b796899c584291">OutputStream</a>
, <a class="el" href="classPacketQueue.html#ad9e9d31612c83b9e698ecbcc725ccdda">PacketQueue</a>
, <a class="el" href="structPAL.html#a1d4a28d3e644e4f29da173535eaac519">PAL</a>
, <a class="el" href="classPCEvent.html#a0acd7b591d6d000782f350637d736d39">PCEvent</a>
, <a class="el" href="classPciHost_1_1DeviceInterface.html#ad6de02b05785e545aa0067f55569da5b">PciHost::DeviceInterface</a>
, <a class="el" href="classPerfectSwitch.html#aca26d56f843a1a5dedef4f3c6a3725bf">PerfectSwitch</a>
, <a class="el" href="classPhysicalMemory.html#a9395042677f13a53c57da5663c224e6f">PhysicalMemory</a>
, <a class="el" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">Port</a>
, <a class="el" href="classPowerISA_1_1PowerFault.html#abd4257bb64ddce0c810a9b451c8f1f81">PowerISA::PowerFault</a>
, <a class="el" href="classPowerISA_1_1ProcessInfo.html#a4f44aaf955b4ac6b1537312f67b5db5f">PowerISA::ProcessInfo</a>
, <a class="el" href="classPowerISA_1_1RemoteGDB_1_1PowerGdbRegCache.html#abf507fbf27229d60b8429980a1dcd956">PowerISA::RemoteGDB::PowerGdbRegCache</a>
, <a class="el" href="classReExec.html#a14858b2a6e4e6a9be0e18e76605bfa88">ReExec</a>
, <a class="el" href="classReqPacketQueue.html#aa1e834260f07748beb5380155754dbb0">ReqPacketQueue</a>
, <a class="el" href="classRespPacketQueue.html#a25537a3ba08f6f7a33fdf22bd8284d64">RespPacketQueue</a>
, <a class="el" href="classRiscvISA_1_1ProcessInfo.html#a0676ea261e6d11f664e718900cf6033e">RiscvISA::ProcessInfo</a>
, <a class="el" href="classRiscvISA_1_1RemoteGDB_1_1RiscvGdbRegCache.html#a0f26109544878a86737ec9823eb6fa1d">RiscvISA::RemoteGDB::RiscvGdbRegCache</a>
, <a class="el" href="classRiscvISA_1_1Reset.html#ae210597ae3e8d1ec514e58a1d56722a3">RiscvISA::Reset</a>
, <a class="el" href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">RiscvISA::RiscvFault</a>
, <a class="el" href="classROB.html#a6bb1ad1f1cb442d15b9064fde42af5b7">ROB&lt; Impl &gt;</a>
, <a class="el" href="classsc__core_1_1sc__attr__base.html#adce1a3c24d4484389842ab8fe9552b23">sc_core::sc_attr_base</a>
, <a class="el" href="classsc__core_1_1sc__event.html#a54ee84ecf238c1e5b0727a35e90ba43c">sc_core::sc_event</a>
, <a class="el" href="classsc__core_1_1sc__object.html#a4da9c6e99326cd2619958e049625bc58">sc_core::sc_object</a>
, <a class="el" href="classsc__core_1_1sc__process__handle.html#a490748a44684eeecec814a583a2094a7">sc_core::sc_process_handle</a>
, <a class="el" href="classsc__gem5_1_1Event.html#a2addf0cb4f5afb2914f58b414ca3e46f">sc_gem5::Event</a>
, <a class="el" href="classsc__gem5_1_1Module.html#a261835b3643ea2e9b390fea9410112a9">sc_gem5::Module</a>
, <a class="el" href="classsc__gem5_1_1Object.html#a3175ce482da97debf9bd01e802d49800">sc_gem5::Object</a>
, <a class="el" href="classsc__gem5_1_1Scheduler.html#a3960c0caeb7d3b3e0c864d9c7726e94e">sc_gem5::Scheduler</a>
, <a class="el" href="classScheduleStage.html#a5325f2a26295040be4499b7a3b2c4037">ScheduleStage</a>
, <a class="el" href="classScoreboard.html#af9e20548d83e41606118bf8fc14afc3c">Scoreboard</a>
, <a class="el" href="classScoreboardCheckStage.html#a0d016e273b6bd56ae30701712b351886">ScoreboardCheckStage</a>
, <a class="el" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject</a>
, <a class="el" href="classSimpleThread.html#acfd577b69dc090d4629a2de09aa60572">SimpleThread</a>
, <a class="el" href="classSimpleTrace.html#af8a7c3cbafcb4c9dc1e3f9ec85e99a2c">SimpleTrace</a>
, <a class="el" href="classSMMUDeviceRetryEvent.html#a023cb4bae1e3f279cf35c1cb2835fa47">SMMUDeviceRetryEvent</a>
, <a class="el" href="classSMMUProcess.html#a10a3cb9e940ee31f2225f2e6cb892939">SMMUProcess</a>
, <a class="el" href="classSnoopRespPacketQueue.html#ab76bc3249785af86a58b13a399fcd2bd">SnoopRespPacketQueue</a>
, <a class="el" href="classSp804_1_1Timer.html#ad0ee39b2b2785769e750ae0007c94e4d">Sp804::Timer</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#a328bde9ea934adec16f1216e08b120ad">SparcISA::RemoteGDB::SPARC64GdbRegCache</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#ab2a1076c125704c60b02fb767e1db756">SparcISA::RemoteGDB::SPARCGdbRegCache</a>
, <a class="el" href="classSparcISA_1_1SparcFault.html#a4a59f1dbfbff07df77690da482dc1522">SparcISA::SparcFault&lt; T &gt;</a>
, <a class="el" href="classStats_1_1DataWrap.html#a451f1b506742955acc7a72b08fce74ec">Stats::DataWrap&lt; Derived, InfoProxyType &gt;</a>
, <a class="el" href="classStridePrefetcher_1_1PCTable.html#a3538a738599f04b856f1907fed17f56a">StridePrefetcher::PCTable</a>
, <a class="el" href="classSyscallDesc.html#a409d6c4b199d13e2e694d90c02b4a289">SyscallDesc</a>
, <a class="el" href="classSyscallRetryFault.html#aa0dea036304973b317f29a49b02a2b61">SyscallRetryFault</a>
, <a class="el" href="classThrottle.html#a472d128eee06529e9a21763b9c7d9a3b">Throttle</a>
, <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a966ac86637d20663d69da4f725d6f496">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#a46ee8ae70bdf6877a2bb7f9919b121dc">TraceCPU::FixedRetryGen</a>
, <a class="el" href="classUnifiedFreeList.html#a41f80bd01285bbdd216da965404056ec">UnifiedFreeList</a>
, <a class="el" href="classUnimpFault.html#a92dab4dfc035ad4743eb8e0f735b4b85">UnimpFault</a>
, <a class="el" href="classVecRegisterState.html#ae469bf821614f9c2917997cea846d90b">VecRegisterState</a>
, <a class="el" href="classVirtIO9PBase_1_1FSQueue.html#a30eb6b0b8c511d365d2f87b3a2be0b16">VirtIO9PBase::FSQueue</a>
, <a class="el" href="classVirtIOBlock_1_1RequestQueue.html#aa8e2efb9dde40b13e58b481ee80d8956">VirtIOBlock::RequestQueue</a>
, <a class="el" href="classVirtIOConsole_1_1TermRecvQueue.html#a30d09dbf0166587d804213adcd885f0e">VirtIOConsole::TermRecvQueue</a>
, <a class="el" href="classVirtIOConsole_1_1TermTransQueue.html#a5bd80249c135b8360dbefa0a48b4fafa">VirtIOConsole::TermTransQueue</a>
, <a class="el" href="classX86ISA_1_1ProcessInfo.html#a70aebe42b86c97adb65da389cd40e0ef">X86ISA::ProcessInfo</a>
, <a class="el" href="classX86ISA_1_1RemoteGDB_1_1AMD64GdbRegCache.html#afe25d464dcc23942c8f15a1f6782b135">X86ISA::RemoteGDB::AMD64GdbRegCache</a>
, <a class="el" href="classX86ISA_1_1RemoteGDB_1_1X86GdbRegCache.html#ac0f7a87ac9f11c70ed64d0dfd6590df1">X86ISA::RemoteGDB::X86GdbRegCache</a>
, <a class="el" href="classX86ISA_1_1UnimpInstFault.html#a301e9ee85743085518632fd633bab1d1">X86ISA::UnimpInstFault</a>
, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#a113023dfc0c10fe29bbdbc3cd41ea63b">X86ISA::Walker::WalkerState</a>
, <a class="el" href="classX86ISA_1_1X86FaultBase.html#a437a1f8d4ff914beb71ab38f9cee8a31">X86ISA::X86FaultBase</a>
</li>
<li>Named()
: <a class="el" href="classNamed.html#ab16c66a9090d7b01ae08268a98851286">Named</a>
</li>
<li>nameOut()
: <a class="el" href="classSerializable_1_1ScopedCheckpointSection.html#a5c1a06a30ea20691dbb9e2582173abfc">Serializable::ScopedCheckpointSection</a>
</li>
<li>nan()
: <a class="el" href="classsc__dt_1_1scfx__ieee__double.html#a08db862a296e41fa16c67f04f2a7a8c0">sc_dt::scfx_ieee_double</a>
</li>
<li>nand_reduce()
: <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#aa68c17d528c1fc61fe5e6ac89a4fbdf0">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#af1c1f24a0fd31333f8f2b16a53a61c9e">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a1418d4b99bdff0937d9e76c16dd2a900">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a8c7a6ad839b588aeb5cf6944d03b5141">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a57a9c9cf5d4b6ce4a09128ff0da431f9">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#aabef62a8b07f87429ebb76648da2db50">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#ae5eb10caa8815c43a3495962549363aa">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a4f2c6233eabf41e79c3db66fb064ffcd">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__concatref.html#a9b8260504f54d1d6ef3de09e97d645e3">sc_dt::sc_concatref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast__subref.html#ac17d87e5083a91d009e25e414f7125ef">sc_dt::sc_fxnum_fast_subref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__subref.html#aa5083d665b641fc5f29229e3544c3124">sc_dt::sc_fxnum_subref</a>
, <a class="el" href="classsc__dt_1_1sc__int__base.html#ad67856f307ed310c13fa44ce295aa367">sc_dt::sc_int_base</a>
, <a class="el" href="classsc__dt_1_1sc__int__subref__r.html#a73a593cd3ab4cb4223da6320d1063478">sc_dt::sc_int_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__proxy.html#a6c96bd041c5ee7228f3f62f9531cc5d1">sc_dt::sc_proxy&lt; X &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__signed.html#ac7e2c7d5996f2939f1dc2e00e606a4af">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__signed__subref__r.html#a9ba207c067a93d595bc8ca35414801d2">sc_dt::sc_signed_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__uint__base.html#a4fdec50c0bce67fed0b1d9e627be126e">sc_dt::sc_uint_base</a>
, <a class="el" href="classsc__dt_1_1sc__uint__subref__r.html#a2b9de1fd49979202d99780d9a6a52a2b">sc_dt::sc_uint_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#af515865c7c31088e3d2b521107b3755a">sc_dt::sc_unsigned</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned__subref__r.html#a7e56e4af87a6d4094dcc6ed9e8f9e34e">sc_dt::sc_unsigned_subref_r</a>
</li>
<li>NativeTrace()
: <a class="el" href="classTrace_1_1NativeTrace.html#afa08089b1d264deea4f5b715427b9c1f">Trace::NativeTrace</a>
</li>
<li>NativeTraceRecord()
: <a class="el" href="classTrace_1_1NativeTraceRecord.html#a6dec0b04a1a117223886501052e08311">Trace::NativeTraceRecord</a>
</li>
<li>nb2b_thread()
: <a class="el" href="classtlm__utils_1_1simple__target__socket__b_1_1fw__process.html#a9ab0e2df3ce1a286b10d4a67086fc323">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__tagged__b_1_1fw__process.html#a64af7bcf661a002e08c9a23ecc05b8c2">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
</li>
<li>nb_bound()
: <a class="el" href="classtlm_1_1tlm__fifo.html#aa286baba14fbad08df582abc1a211933">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#a892f38b84dc3cac858225530e8798e9b">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_can_get()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a6ebbcc5ffb7d53ece2b6f439f6b5aa8d">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__get__if.html#abe5d0c2a401a435ec9e822bb803b8288">tlm::tlm_nonblocking_get_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a35ec09a662208d6e5877fe68843cac46">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_can_peek()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a25ed245f7da1afefcecf296ebe86c4bd">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__peek__if.html#ae2bab3524003741c7db74178be159189">tlm::tlm_nonblocking_peek_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#ae9b3b7fc6f74f566eab3171a57ce6602">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_can_put()
: <a class="el" href="classtlm_1_1tlm__fifo.html#af78d7971301013b709e6de17c00a98db">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__put__if.html#aa2fcb435c3321c85c81ca91ceca9a4a9">tlm::tlm_nonblocking_put_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a12a6aacc79214d2efd87960f727d3dce">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_expand()
: <a class="el" href="classtlm_1_1tlm__fifo.html#add714fa3d116f7f4533358c94cfe5fab">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#a446004fac35fe42eddf7099290eedd12">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_get()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a114a4b71a75eb4d97b649c724be86bf4">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__get__if.html#a9d83e8465db11c3bfb628369b5106148">tlm::tlm_nonblocking_get_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a647ee735407f4193e2a07cd57e136748">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_peek()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a2ef8229e670b72ca4e4b30c663e2d952">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__debug__if.html#ab3d0a0d3fd775c9ed190781019c3e8bd">tlm::tlm_fifo_debug_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__peek__if.html#acda9f1feda9ee5f03ad90e3ac9838b64">tlm::tlm_nonblocking_peek_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#af67fa17253d0d7f888c39b8e64f80464">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_poke()
: <a class="el" href="classtlm_1_1tlm__fifo.html#abdfffea8717fcdcafdb70bfbcfde9e4d">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__debug__if.html#ae3ac1c7ae390e253bd7ca45fa274a33a">tlm::tlm_fifo_debug_if&lt; T &gt;</a>
</li>
<li>nb_put()
: <a class="el" href="classtlm_1_1tlm__fifo.html#acbc7ab6989faeb2316f2670358fed7d6">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__put__if.html#a4342018a981d238b254d642d2114bac5">tlm::tlm_nonblocking_put_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a89e548a662fe794fbd5b8ddbb5b635c4">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_read()
: <a class="el" href="classsc__core_1_1sc__fifo.html#aa8931ec101dd522cc08e5b826144acbc">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__in.html#a86a5e5577360824cd386345f888f0ed2">sc_core::sc_fifo_in&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__nonblocking__in__if.html#aeb218dfb77bf164535fbe0dad1426e4f">sc_core::sc_fifo_nonblocking_in_if&lt; T &gt;</a>
</li>
<li>nb_reduce()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a62ccdbae129fedca3822ed350b6cb8ce">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#a85e57b2c19e152f85d51a627a6a9cea6">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_transport_bw()
: <a class="el" href="classsc__gem5_1_1Gem5ToTlmBridge.html#a6e356c5171446afa0b38f1bf2fd5e22d">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;</a>
, <a class="el" href="classSimpleLTInitiator1.html#a1a751bbac92f3221a83924f0b213bbf9">SimpleLTInitiator1</a>
, <a class="el" href="classSimpleLTInitiator1__dmi.html#a363144770dec3cbeb3667bc574c50601">SimpleLTInitiator1_dmi</a>
, <a class="el" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html#a3ec41ec9ff402632fae2d9a2c7f91022">tlm::tlm_bw_nonblocking_transport_if&lt; TRANS, PHASE &gt;</a>
, <a class="el" href="classtlm__utils_1_1callback__binder__bw.html#a30ae951c74bcc1672dfa2749e1bec486">tlm_utils::callback_binder_bw&lt; TYPES &gt;</a>
, <a class="el" href="classtlm__utils_1_1simple__initiator__socket__b_1_1process.html#a0cca4bacb3d7639d126e1b9ba428894f">tlm_utils::simple_initiator_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1simple__initiator__socket__tagged__b_1_1process.html#a979e9aef867bf5ec25741b05191b5397">tlm_utils::simple_initiator_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__b_1_1bw__process.html#ad85edd54cc1b4822e1b5a5a19862ddf6">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::bw_process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__tagged__b_1_1bw__process.html#a7c7b2056d620b622ae52e8561ac397d6">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::bw_process</a>
</li>
<li>nb_transport_fw()
: <a class="el" href="classsc__gem5_1_1TlmToGem5Bridge.html#a612c505efba92a1fdcb7a88d765198de">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;</a>
, <a class="el" href="classSimpleLTTarget1.html#a42a34505112dcf8daf659bb60fe58725">SimpleLTTarget1</a>
, <a class="el" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html#a542b68459126ea6c9431174df4f97d14">tlm::tlm_fw_nonblocking_transport_if&lt; TRANS, PHASE &gt;</a>
, <a class="el" href="classtlm__utils_1_1callback__binder__fw.html#aca4d674fd5a32bfb688d4d6b9054645d">tlm_utils::callback_binder_fw&lt; TYPES &gt;</a>
, <a class="el" href="classtlm__utils_1_1passthrough__target__socket__b_1_1process.html#a27cabb7ba5be17680ba714a6c9af6c01">tlm_utils::passthrough_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1passthrough__target__socket__tagged__b_1_1process.html#a1bf72be3dc5f251de200753d3dee1bf1">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__b_1_1fw__process.html#a7d877fc80ddb3619cff69be0112e4dc4">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__tagged__b_1_1fw__process.html#aaee924f88876b2772252cdf236434b2b">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
</li>
<li>nb_unbound()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a56debf3cf19c009b4fd4e4b33a4b96c9">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#afb083196c8e73a8619350d90258ed3f9">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_write()
: <a class="el" href="classsc__core_1_1sc__fifo.html#aae55f320956c3ba10e0768bb9bdf707f">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__nonblocking__out__if.html#a8ea063f2e700e60fb04913c004e465eb">sc_core::sc_fifo_nonblocking_out_if&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__out.html#a72324389296794f0066223d19b50b853">sc_core::sc_fifo_out&lt; T &gt;</a>
</li>
<li>nbrOutstanding()
: <a class="el" href="classDRAMSim2.html#adcdfe2f3a2570fc5afb84aedd38f8365">DRAMSim2</a>
</li>
<li>NDtbMissFault()
: <a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a591e10f32450aa5d70e185f8571fe3d7">AlphaISA::NDtbMissFault</a>
</li>
<li>need_stage()
: <a class="el" href="classInputUnit.html#a4defaa3063339a1fd6b5ce64df5cd04c">InputUnit</a>
, <a class="el" href="classVirtualChannel.html#a9859fb4239772a8c1cc647e0dc565637">VirtualChannel</a>
</li>
<li>need_sync()
: <a class="el" href="classtlm__utils_1_1tlm__quantumkeeper.html#a7ef90725837297139a96f1ce6eb31eaa">tlm_utils::tlm_quantumkeeper</a>
</li>
<li>needClose()
: <a class="el" href="classArmSemihosting_1_1File.html#a325eb5ea089bed4ac89fb030c846bc4b">ArmSemihosting::File</a>
</li>
<li>needMoreBytes()
: <a class="el" href="classAlphaISA_1_1Decoder.html#ae35e2097ae0ba710724661cc3aa70832">AlphaISA::Decoder</a>
, <a class="el" href="classArmISA_1_1Decoder.html#a8cbcfacb1417e2fafe357ddfa65bb773">ArmISA::Decoder</a>
, <a class="el" href="classMipsISA_1_1Decoder.html#a4a8f2f043987b18939aaabf8eded42fd">MipsISA::Decoder</a>
, <a class="el" href="classPowerISA_1_1Decoder.html#ac792bb3ce04cbef7db3aeba65f1e70c0">PowerISA::Decoder</a>
, <a class="el" href="classRiscvISA_1_1Decoder.html#ab8bdf20389e92289278c479a88941709">RiscvISA::Decoder</a>
, <a class="el" href="classSparcISA_1_1Decoder.html#ad093420afdd16dcee1c8696fc0ab9aca">SparcISA::Decoder</a>
, <a class="el" href="classX86ISA_1_1Decoder.html#a2587278184170afdca6a7b2e632c9559">X86ISA::Decoder</a>
</li>
<li>needsResponse()
: <a class="el" href="classMemCmd.html#ac244bfca39a0fed1412ecfc6dc230ce5">MemCmd</a>
, <a class="el" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">Packet</a>
</li>
<li>needsRetry()
: <a class="el" href="classSyscallReturn.html#aed9ec4573bee03b878c4e7f291747d62">SyscallReturn</a>
</li>
<li>needsStart()
: <a class="el" href="classsc__gem5_1_1Process.html#aac4c0ab498a2bf4350ca63bdc1d3ba4f">sc_gem5::Process</a>
</li>
<li>needsToBeSentToStoreBuffer()
: <a class="el" href="classMinor_1_1LSQ_1_1LSQRequest.html#a1dc578758c733cf00bfca977a4ccde37">Minor::LSQ::LSQRequest</a>
</li>
<li>needsToTick()
: <a class="el" href="classMinor_1_1LSQ.html#a19bb3de48f7121cf227c4b19314100d0">Minor::LSQ</a>
</li>
<li>needsWritable()
: <a class="el" href="classMemCmd.html#a331c0d54163f7190d4f5c3b5d47cbc6e">MemCmd</a>
, <a class="el" href="classMSHR.html#ac5922a87abb4b0532d59d1a177420873">MSHR</a>
, <a class="el" href="classPacket.html#a85a63311f59c1582ba8a4419e14dfb94">Packet</a>
</li>
<li>needWarning()
: <a class="el" href="classSyscallDesc.html#acb59523c8588350cdf5689bf4183fa1e">SyscallDesc</a>
</li>
<li>neg()
: <a class="el" href="classsc__core_1_1sc__in_3_01bool_01_4.html#ac166825864e4a04a635f078a07287fa5">sc_core::sc_in&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4.html#ab1bb5dd0e9a87749f7f7ba3daf55e2ff">sc_core::sc_in&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01bool_01_4.html#a28aaa1e41a3ff54abeaaaac25c521edd">sc_core::sc_inout&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4.html#a754218194a54a35d3f41fa73c670a482">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__dt_1_1scfx__pow10.html#ab342f805d811f39d50403a9e32466865">sc_dt::scfx_pow10</a>
</li>
<li>negative()
: <a class="el" href="classsc__dt_1_1scfx__ieee__double.html#ac9c3a68ae4e29cd86ad84de1ae4010fe">sc_dt::scfx_ieee_double</a>
, <a class="el" href="classsc__dt_1_1scfx__ieee__float.html#a833c5584f6200951cf6c152994387b07">sc_dt::scfx_ieee_float</a>
</li>
<li>negedge()
: <a class="el" href="classsc__core_1_1sc__in_3_01bool_01_4.html#a6517030ed88fecf5ae695bdfc0ee7357">sc_core::sc_in&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4.html#a2160bcb34878e5107a09a1a27c5065e5">sc_core::sc_in&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01bool_01_4.html#a442f611fa1f87cb7e7e46d52dc670911">sc_core::sc_inout&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4.html#a8fc59030909bfc8028031ef27928a8fb">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01bool_01_4.html#a7b7bd76eda5060d79b15b76252147376">sc_core::sc_signal_in_if&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4.html#a58e94044738deea44313006f04b15e5e">sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__gem5_1_1ScSignalBaseBinary.html#a73ca2fa845764a1415e6508b0768128e">sc_gem5::ScSignalBaseBinary</a>
, <a class="el" href="classsc__gem5_1_1ScSignalBinary.html#a8a7007267a9ed03a17af5fb840b85239">sc_gem5::ScSignalBinary&lt; T, WRITER_POLICY &gt;</a>
</li>
<li>negedge_event()
: <a class="el" href="classsc__core_1_1sc__in_3_01bool_01_4.html#a8a9572c5f29683a1f0810b07ae523bf3">sc_core::sc_in&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4.html#a48fde27939c25d61ecb91eacbb95a620">sc_core::sc_in&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01bool_01_4.html#a94951d52771f4845a940a20a6bacf54a">sc_core::sc_inout&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4.html#ab2dcddfbdbdb37f194e5fdf52c00e737">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01bool_01_4.html#a217a71b79f48d76c148e44ad4ea9c5e6">sc_core::sc_signal_in_if&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4.html#aa576552793a5ab6d32b5730ccf8cb29a">sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__gem5_1_1ScSignalBinary.html#ab58693b315a5ac421f2669e405ae4bc8">sc_gem5::ScSignalBinary&lt; T, WRITER_POLICY &gt;</a>
</li>
<li>negedgeEvent()
: <a class="el" href="classsc__gem5_1_1ScSignalBaseBinary.html#a724d1692cad0dc305a5fbc7ba6d0f1fd">sc_gem5::ScSignalBaseBinary</a>
</li>
<li>NetDest()
: <a class="el" href="classNetDest.html#a5744572beb89ebe96d1f294c1a599ab0">NetDest</a>
</li>
<li>netmask()
: <a class="el" href="structNet_1_1IpNetmask.html#a891d521243beb205ac27e34030de07a1">Net::IpNetmask</a>
</li>
<li>Network()
: <a class="el" href="classNetwork.html#aa3e4c9833fa2e198937c375d5e95844e">Network</a>
</li>
<li>NetworkInterface()
: <a class="el" href="classNetworkInterface.html#a20d9c88b450e15713dd6f11ce3649ffd">NetworkInterface</a>
</li>
<li>NetworkLink()
: <a class="el" href="classNetworkLink.html#a2a0e182357a10f71e665a25cca044ccd">NetworkLink</a>
</li>
<li>neverSeen()
: <a class="el" href="structMultiperspectivePerceptron_1_1FilterEntry.html#aebaa807e6d237ab572ab39473d6120e1">MultiperspectivePerceptron::FilterEntry</a>
</li>
<li>newest()
: <a class="el" href="classsc__gem5_1_1Process.html#a817ce9b5c99028fe55b329f80c79cf6c">sc_gem5::Process</a>
</li>
<li>next()
: <a class="el" href="classChunkGenerator.html#a63fdb7269e0119e9ca0a48ddeb642689">ChunkGenerator</a>
, <a class="el" href="classtlm__utils_1_1peq__with__cb__and__phase_1_1delta__list.html#a9ec0bf8cfa5265d1db3efb025e7ece64">tlm_utils::peq_with_cb_and_phase&lt; OWNER, TYPES &gt;::delta_list</a>
, <a class="el" href="classVirtDescriptor.html#a1f6f5f752d24f7f9c206eaf50fb3fed5">VirtDescriptor</a>
</li>
<li>next_object()
: <a class="el" href="classsc__core_1_1sc__simcontext.html#a64f61c660392848f7404a6c555c09ef7">sc_core::sc_simcontext</a>
</li>
<li>next_time()
: <a class="el" href="classtlm__utils_1_1time__ordered__list.html#ae43186c0dfe55abe0a9ed177c1469d59">tlm_utils::time_ordered_list&lt; PAYLOAD &gt;</a>
</li>
<li>next_trigger()
: <a class="el" href="classsc__core_1_1sc__module.html#ac74458656ba970eea31ab2570ae6ead0">sc_core::sc_module</a>
, <a class="el" href="classsc__core_1_1sc__prim__channel.html#a5f13e33599379170d34f4af9b793f962">sc_core::sc_prim_channel</a>
</li>
<li>nextAddress()
: <a class="el" href="classTimerTable.html#a03bfdfcf543286e8bb1258bb92dac836">TimerTable</a>
</li>
<li>nextCycle()
: <a class="el" href="classClocked.html#a6917375aeb29de3471027a549c7508fb">Clocked</a>
</li>
<li>nextDescAddr()
: <a class="el" href="classArmISA_1_1TableWalker_1_1LongDescriptor.html#ab4346e52931cd66cbdaeb0cbb77df9dc">ArmISA::TableWalker::LongDescriptor</a>
</li>
<li>nextExecute()
: <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#a6dcaf6ca22f76e43a966897e9a676a38">TraceCPU::FixedRetryGen</a>
</li>
<li>nextGenerator()
: <a class="el" href="classBaseTrafficGen.html#a7b02949438bcc71cc05616b4ac234ecc">BaseTrafficGen</a>
, <a class="el" href="classPyTrafficGen.html#aa9d620d21b08c0ccf036240ddbdac079">PyTrafficGen</a>
, <a class="el" href="classTrafficGen.html#ad881e6d7aea2dea1fa74e6d7e6bf76e0">TrafficGen</a>
</li>
<li>nextGlbRdBus()
: <a class="el" href="classComputeUnit.html#a3b0266bae8f5131b6fbf8d81d49f0f48">ComputeUnit</a>
</li>
<li>nextIdxs()
: <a class="el" href="classArmISA_1_1VfpMacroOp.html#a164f5031708743aa4bd71ecf91629951">ArmISA::VfpMacroOp</a>
</li>
<li>nextInstAddr()
: <a class="el" href="classBaseDynInst.html#af379678398315a020378d9158c516d68">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classCheckerCPU.html#ab37eb3cab2048441b6b201fd72081a2d">CheckerCPU</a>
, <a class="el" href="classCheckerThreadContext.html#a69164f2cad3f95980f95e19b7d41dcc7">CheckerThreadContext&lt; TC &gt;</a>
, <a class="el" href="classDefaultCommit.html#ad8d90509161799f6d87a839edef3c7b6">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classFullO3CPU.html#abbe48917459a8c6e7f2e3e93ebe50acc">FullO3CPU&lt; Impl &gt;</a>
, <a class="el" href="classGenericISA_1_1PCStateBase.html#a55a6350059c8bc5559f2576eb75df617">GenericISA::PCStateBase</a>
, <a class="el" href="classGPUStaticInst.html#a6b04482d8b493b51014757cc152b054f">GPUStaticInst</a>
, <a class="el" href="classIris_1_1ArmThreadContext.html#ac95f476e6b95ac9a9c73cb5392083eb6">Iris::ArmThreadContext</a>
, <a class="el" href="classO3ThreadContext.html#ac7c71fcdeca89149b3b88ccda3a65553">O3ThreadContext&lt; Impl &gt;</a>
, <a class="el" href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">SimpleThread</a>
, <a class="el" href="classThreadContext.html#af6e55274231ebc2eed33bc58994e0f47">ThreadContext</a>
</li>
<li>nextIOState()
: <a class="el" href="classBaseKvmCPU_1_1KVMCpuPort.html#a0d5f74fb4cd7104579098314a21854af">BaseKvmCPU::KVMCpuPort</a>
</li>
<li>nextLevelPointer()
: <a class="el" href="structPageTableOps.html#a96f727784047fede69312cefa7c01d65">PageTableOps</a>
, <a class="el" href="structV7LPageTableOps.html#a3fe18d0f571d5de0d571e1b61c4e5f48">V7LPageTableOps</a>
, <a class="el" href="structV8PageTableOps16k.html#a31633806771187a1a6f13519cc69ef59">V8PageTableOps16k</a>
, <a class="el" href="structV8PageTableOps4k.html#ae52e443d8a5ef95c2d5ff4111563edb4">V8PageTableOps4k</a>
, <a class="el" href="structV8PageTableOps64k.html#aba39aeca054864bfc48b5ebe9355cd73">V8PageTableOps64k</a>
</li>
<li>nextLocRdBus()
: <a class="el" href="classComputeUnit.html#a3d141a3140a42a6dd96cd3d22404dace">ComputeUnit</a>
</li>
<li>nextMode()
: <a class="el" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">ArmISA::ArmFault</a>
, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abd5b0d1266ceaa687159906e5416b356">ArmISA::ArmFaultVals&lt; T &gt;</a>
</li>
<li>nextnlu()
: <a class="el" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">AlphaISA::TLB</a>
, <a class="el" href="classMipsISA_1_1TLB.html#a4b61514ed18e9d037cdca7b3f29a5dc5">MipsISA::TLB</a>
, <a class="el" href="classPowerISA_1_1TLB.html#a6812a72ea5a4a2360909b571a2878f69">PowerISA::TLB</a>
, <a class="el" href="classRiscvISA_1_1TLB.html#a6bcf7f16110485795603546ba82b3a1f">RiscvISA::TLB</a>
</li>
<li>nextPacketTick()
: <a class="el" href="classBaseGen.html#a0e933be2059e7937346377cb2b8781f7">BaseGen</a>
, <a class="el" href="classExitGen.html#ae8b31b55723eefd758ce2673f404a5ee">ExitGen</a>
, <a class="el" href="classIdleGen.html#a04e6cfd31955af3e91bf504b85b61bfc">IdleGen</a>
, <a class="el" href="classLinearGen.html#a9e89ae64c03dd4a96e92daa1044fc745">LinearGen</a>
, <a class="el" href="classRandomGen.html#a22f2d3922fafa115c9e05d2d9411e6f4">RandomGen</a>
, <a class="el" href="classTraceGen.html#af7829698f29af8500d6ae41b459324fa">TraceGen</a>
</li>
<li>nextPixel()
: <a class="el" href="classBasePixelPump.html#abaeab58199df9863d0cfef5a3fe533aa">BasePixelPump</a>
, <a class="el" href="classHDLcd_1_1PixelPump.html#a26d5131ad9ed52d3a531603ecd92204e">HDLcd::PixelPump</a>
</li>
<li>nextPrefetchReadyTime()
: <a class="el" href="classBasePrefetcher.html#a4f3413377606b989454d782e886424aa">BasePrefetcher</a>
, <a class="el" href="classMultiPrefetcher.html#ad1f0c2729033145a4c1f37ba29269bf8">MultiPrefetcher</a>
, <a class="el" href="classQueuedPrefetcher.html#a23f4d7af7294974c1a0e2d547796ee35">QueuedPrefetcher</a>
</li>
<li>nextQueueReadyTime()
: <a class="el" href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146">BaseCache</a>
</li>
<li>nextReadyTime()
: <a class="el" href="classQueue.html#a591b29fbf0fa0b2d0caa90124bfdaccf">Queue&lt; Entry &gt;</a>
</li>
<li>nextSeq()
: <a class="el" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">X86ISA::TLB</a>
</li>
<li>nextSignalName()
: <a class="el" href="classsc__gem5_1_1VcdTraceFile.html#ac7892a9626f49f59e82507bec2c3056f">sc_gem5::VcdTraceFile</a>
</li>
<li>nextState()
: <a class="el" href="classTrafficGen.html#a75f6843a6121246cf2b2d0452d12baad">TrafficGen</a>
</li>
<li>nextTableAddr()
: <a class="el" href="classArmISA_1_1TableWalker_1_1LongDescriptor.html#ad139e2e01af4f1be9c91ca687127255d">ArmISA::TableWalker::LongDescriptor</a>
</li>
<li>nextTick()
: <a class="el" href="classEventQueue.html#abe12f7b44112162f8f14d40703ba08a5">EventQueue</a>
</li>
<li>nextWalk()
: <a class="el" href="classArmISA_1_1TableWalker.html#af6aa809f66824c5afb7175630c630428">ArmISA::TableWalker</a>
</li>
<li>nnpc()
: <a class="el" href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">GenericISA::DelaySlotPCState&lt; MachInst &gt;</a>
</li>
<li>Node()
: <a class="el" href="classMathExpr_1_1Node.html#aa6c93e7220b3802c83f8d8c4970ffef7">MathExpr::Node</a>
, <a class="el" href="structStackDistCalc_1_1Node.html#a12090a135177a6badfbe81542633e3ab">StackDistCalc::Node</a>
, <a class="el" href="structTrie_1_1Node.html#a2f1c71d2654850559f319ab6b89eeb91">Trie&lt; Key, Value &gt;::Node</a>
</li>
<li>NodeList()
: <a class="el" href="structsc__gem5_1_1NodeList.html#a07c9c1d239f6fdfff9ffbea351e11f4a">sc_gem5::NodeList&lt; T &gt;</a>
</li>
<li>nofault()
: <a class="el" href="classSparcISA_1_1PageTableEntry.html#ab376fb3de7c27c968ee23c777c6fdf5d">SparcISA::PageTableEntry</a>
</li>
<li>NoMaliGpu()
: <a class="el" href="classNoMaliGpu.html#a941addfba56161925eda649ef1c1a315">NoMaliGpu</a>
</li>
<li>NonCachingSimpleCPU()
: <a class="el" href="classNonCachingSimpleCPU.html#abe80e38eebe6ad327c845354ecd61539">NonCachingSimpleCPU</a>
</li>
<li>NoncoherentCache()
: <a class="el" href="classNoncoherentCache.html#abf131da9ebeeda6854b53dc7c96a77fd">NoncoherentCache</a>
</li>
<li>NoncoherentXBar()
: <a class="el" href="classNoncoherentXBar.html#a3df9d8a341ac07593f2319f54de84dc8">NoncoherentXBar</a>
</li>
<li>NoncoherentXBarMasterPort()
: <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html#a2850d987494eab6e79f2c6258d0e3f24">NoncoherentXBar::NoncoherentXBarMasterPort</a>
</li>
<li>NoncoherentXBarSlavePort()
: <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarSlavePort.html#a2d7093cbdb8b07562979ed4648be3d30">NoncoherentXBar::NoncoherentXBarSlavePort</a>
</li>
<li>noneActive()
: <a class="el" href="classVecPredRegT.html#a20a2270b200d62c507a16c9d9531a345">VecPredRegT&lt; VecElem, NumElems, Packed, Const &gt;</a>
</li>
<li>noneSet()
: <a class="el" href="classFlags.html#a9b61a1d523798b91018d2e5c9adad91b">Flags&lt; T &gt;</a>
</li>
<li>NonMaskableInterrupt()
: <a class="el" href="classX86ISA_1_1NonMaskableInterrupt.html#a137d97ce0636783ab8f33b15caa238e1">X86ISA::NonMaskableInterrupt</a>
</li>
<li>nonSecure()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#aea1f77b6b94d90cd5cad25cd3a388d3e">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>nonSpecInstReady()
: <a class="el" href="classMemDepUnit.html#af8cbb0c534d1fa7fc8268699984dffc6">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
</li>
<li>noOutput()
: <a class="el" href="classStats_1_1Text.html#aa99a46627a397c5023c0d627835e3271">Stats::Text</a>
</li>
<li>Nop()
: <a class="el" href="classSparcISA_1_1Nop.html#a523ef6ab8a7b75f2e3e7290e6412b23d">SparcISA::Nop</a>
</li>
<li>noProgress()
: <a class="el" href="classBaseTrafficGen.html#a96bb1e888344e6950e9613c39528d98e">BaseTrafficGen</a>
</li>
<li>nor_reduce()
: <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a9890badac8ba79b7acaeb391eb5655d2">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#abf7fb078000f819142bdad03cb5a199d">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#aafe0a82d2fe7155e5984bc1d140a5ebc">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#ac01f29694792538c80e9f57e66d6919e">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a057d575c1a0963028a4cba1eb0d490d9">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a91c68c9b00d0fb4efe4b57e1b30115d8">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a50b05d9cafc2102de5e628e34cf3657e">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a6f25d3c1583869e315266c4085b6402f">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__concatref.html#a8aa160ee3066bbae90d28637a6e0e101">sc_dt::sc_concatref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast__subref.html#a0aab0ee72600f61a74b3ce8b74f570e4">sc_dt::sc_fxnum_fast_subref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__subref.html#a0fc8bc7d517bc705c2b08bd66c70e24a">sc_dt::sc_fxnum_subref</a>
, <a class="el" href="classsc__dt_1_1sc__int__base.html#a7fd59eac154fa3d998298c4de30ce8e7">sc_dt::sc_int_base</a>
, <a class="el" href="classsc__dt_1_1sc__int__subref__r.html#a4ca57d16e01576e5c41222534a80ff21">sc_dt::sc_int_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__proxy.html#aa3a9dc70e43e8936e0e33ce51cafb4ef">sc_dt::sc_proxy&lt; X &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__signed.html#a5b582e0185b63ddbddfd54a34b675e6f">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__signed__subref__r.html#adf23dd22645a7a4835b87ad64b0f23b8">sc_dt::sc_signed_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__uint__base.html#a4783b49ce5a7bdcfb21d8186f61f6838">sc_dt::sc_uint_base</a>
, <a class="el" href="classsc__dt_1_1sc__uint__subref__r.html#ab36b109e4b275ce52d3722cd92d59d75">sc_dt::sc_uint_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#a19ac9a03e07480d94debd70ec8746e01">sc_dt::sc_unsigned</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned__subref__r.html#a0acd1650d04735fd130f45011d1605f4">sc_dt::sc_unsigned_subref_r</a>
</li>
<li>noRequest()
: <a class="el" href="classMemTest.html#abdc6968f35fc40473fedead9cce1611d">MemTest</a>
</li>
<li>noResponse()
: <a class="el" href="classMemTest.html#a4e2e1f0af4acc83df478c3ed75a0abae">MemTest</a>
</li>
<li>normalize()
: <a class="el" href="classsc__dt_1_1scfx__rep.html#a527fe3ce2aba7f1b1f24466a6318c8d6">sc_dt::scfx_rep</a>
</li>
<li>notAnInst()
: <a class="el" href="classBaseDynInst.html#a7b293946087bd37d6aa8fba896136f27">BaseDynInst&lt; Impl &gt;</a>
</li>
<li>noThrow()
: <a class="el" href="classIris_1_1ThreadContext.html#af6a7b51ddc77b52311a38e867f6c924f">Iris::ThreadContext</a>
</li>
<li>notify()
: <a class="el" href="structArmISA_1_1PMU_1_1RegularEvent_1_1RegularProbe.html#acce09430c986946f216b6a45a432f7f9">ArmISA::PMU::RegularEvent::RegularProbe</a>
, <a class="el" href="classBaseMemProbe_1_1PacketListener.html#a604dcb01bf44aa90fc974cbb24d67714">BaseMemProbe::PacketListener</a>
, <a class="el" href="classBasePrefetcher.html#a42f7cbb88383710f990607fb20259770">BasePrefetcher</a>
, <a class="el" href="classBasePrefetcher_1_1PrefetchListener.html#a0c400b3ef0b355e0340868b0bde622e6">BasePrefetcher::PrefetchListener</a>
, <a class="el" href="classGem5SystemC_1_1PayloadEvent.html#ab2037968e62fda4b2a579ec663ca5d83">Gem5SystemC::PayloadEvent&lt; OWNER &gt;</a>
, <a class="el" href="classMultiPrefetcher.html#af4ec0418a5ecdb1f69e017f0ecb0614c">MultiPrefetcher</a>
, <a class="el" href="classPIFPrefetcher_1_1PrefetchListenerPC.html#add218e7dccf20d560fbfa2334d09857c">PIFPrefetcher::PrefetchListenerPC</a>
, <a class="el" href="classPowerModel_1_1ThermalProbeListener.html#a140a3c212ec7b7856a9a89c95cefc7fc">PowerModel::ThermalProbeListener</a>
, <a class="el" href="classProbeListenerArg.html#a80e239c21123b3adbb713634a68567af">ProbeListenerArg&lt; T, Arg &gt;</a>
, <a class="el" href="classProbeListenerArgBase.html#a54fef6d9396de899b15dddf0daf945d7">ProbeListenerArgBase&lt; Arg &gt;</a>
, <a class="el" href="classProbePointArg.html#a8bed2a96490283ea741481dfe6363316">ProbePointArg&lt; Arg &gt;</a>
, <a class="el" href="classQueuedPrefetcher.html#a7bb0d7a82fa150e6f39d78c300f4a527">QueuedPrefetcher</a>
, <a class="el" href="classsc__core_1_1sc__event.html#af580b9b22c8ef055fe72826850ca6428">sc_core::sc_event</a>
, <a class="el" href="classsc__core_1_1sc__event__queue.html#af2b4b024435485212dd0dcac098128f7">sc_core::sc_event_queue</a>
, <a class="el" href="classsc__core_1_1sc__event__queue__if.html#af19105084e1961958ac2074d8bc86a4c">sc_core::sc_event_queue_if</a>
, <a class="el" href="classsc__gem5_1_1Event.html#a627e627c4eea243fda4ddcac2c4594ab">sc_gem5::Event</a>
, <a class="el" href="classsc__gem5_1_1Sensitivity.html#a444463a0270f459723f69e683140c4b0">sc_gem5::Sensitivity</a>
, <a class="el" href="classtlm__utils_1_1peq__with__cb__and__phase.html#afbf86082069f1c1b35a6597edfb1e421">tlm_utils::peq_with_cb_and_phase&lt; OWNER, TYPES &gt;</a>
, <a class="el" href="classtlm__utils_1_1peq__with__get.html#afa58f46a9d53dfba4dd192d053b6d20b">tlm_utils::peq_with_get&lt; PAYLOAD &gt;</a>
</li>
<li>notify_delayed()
: <a class="el" href="classsc__core_1_1sc__event.html#a3685852b12b7b53ed46aba59031e59e3">sc_core::sc_event</a>
</li>
<li>notifyDelayed()
: <a class="el" href="classsc__gem5_1_1Event.html#a6f0d730f80d5a40182f71b4fa9689234">sc_gem5::Event</a>
</li>
<li>notifyFill()
: <a class="el" href="classBasePrefetcher.html#a91cc56721a61ca6cb3b86922f28c0444">BasePrefetcher</a>
, <a class="el" href="classBOPPrefetcher.html#adf3b2fe4357242efa7132a895d84d8b4">BOPPrefetcher</a>
, <a class="el" href="classMultiPrefetcher.html#a82818f4a6b6e55c20811104b31819618">MultiPrefetcher</a>
, <a class="el" href="classSBOOEPrefetcher.html#afd1e8caecd46593dde2cbdc83440787e">SBOOEPrefetcher</a>
</li>
<li>notifyFork()
: <a class="el" href="classBaseKvmCPU.html#a30bd8a8b8f8d8817dd18e7f0bdfd6565">BaseKvmCPU</a>
, <a class="el" href="classCowDiskImage.html#a364dcde23181ee246ce66660672fc0ca">CowDiskImage</a>
, <a class="el" href="classDrainable.html#a5ddf1b5caa08845c11d12f1611b6be85">Drainable</a>
, <a class="el" href="classKvmVM.html#a952607bf91f1fa1ac7763feab3ea53ed">KvmVM</a>
, <a class="el" href="classRawDiskImage.html#a19296105705a70032493c84073908bda">RawDiskImage</a>
</li>
<li>notifyInterface()
: <a class="el" href="classSerialDevice.html#a7fe99fd195599aabdde6d9b23e17e753">SerialDevice</a>
</li>
<li>notifyRetiredInst()
: <a class="el" href="classPIFPrefetcher.html#aa50b233bad8f04d9a4052318f5d6bbd8">PIFPrefetcher</a>
</li>
<li>notifyWgCompl()
: <a class="el" href="classGpuDispatcher.html#a0b6d4d21f1c49b605039ff499bb64505">GpuDispatcher</a>
</li>
<li>notifyWork()
: <a class="el" href="classsc__gem5_1_1DynamicSensitivityEventAndList.html#a20dce9473b4c7d8a5c09ab86b33a32cb">sc_gem5::DynamicSensitivityEventAndList</a>
, <a class="el" href="classsc__gem5_1_1DynamicSensitivityEventOrList.html#a7471eff6f45eb6f145ed2f2d2cf8b76e">sc_gem5::DynamicSensitivityEventOrList</a>
, <a class="el" href="classsc__gem5_1_1Sensitivity.html#afd1fa1c31bced06acca00db26d978383">sc_gem5::Sensitivity</a>
</li>
<li>npc()
: <a class="el" href="classGenericISA_1_1SimplePCState.html#a5e86981de5fad45175622289ad4acc41">GenericISA::SimplePCState&lt; MachInst &gt;</a>
</li>
<li>nsAccessToSecInt()
: <a class="el" href="classGicv3Distributor.html#acf44f2eed2c50bb00e6277ba0be03a0c">Gicv3Distributor</a>
</li>
<li>nsec()
: <a class="el" href="classTime.html#aca2e82f78e3deed165e9b9e46c6a55fb">Time</a>
</li>
<li>NSGigE()
: <a class="el" href="classNSGigE.html#a1247657d1e66bf8126b4203053ad34c9">NSGigE</a>
</li>
<li>NSGigEInt()
: <a class="el" href="classNSGigEInt.html#acce2d38b19b6b7c7a1a680523c3b6e32">NSGigEInt</a>
</li>
<li>null()
: <a class="el" href="classAtagHeader.html#a57359656d586770297e792ea26962b2e">AtagHeader</a>
, <a class="el" href="classAtagNone.html#ae722c12b1ee386165fb36da2f28ec341">AtagNone</a>
</li>
<li>nullCallback()
: <a class="el" href="classIGbE_1_1TxDescCache.html#a70572a26c9d9d4a2f824f664be98eea0">IGbE::TxDescCache</a>
</li>
<li>num()
: <a class="el" href="classArmInterruptPin.html#a575dd6695d6e9ab751a2f8903772baa0">ArmInterruptPin</a>
</li>
<li>num_attributes()
: <a class="el" href="classsc__core_1_1sc__object.html#a5a1213ba04041e8caa6140cac50f12e9">sc_core::sc_object</a>
, <a class="el" href="classsc__gem5_1_1Object.html#a3fbd8c1e51c55a5141cf247dd4bfe949">sc_gem5::Object</a>
</li>
<li>num_available()
: <a class="el" href="classsc__core_1_1sc__fifo.html#a15369b9b97fc131114f3a0bd97bed6f0">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__in.html#a71fdad887e7612abde0fab8d38b99153">sc_core::sc_fifo_in&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__in__if.html#a05317ddeb041fdc9a661419e79115b89">sc_core::sc_fifo_in_if&lt; T &gt;</a>
</li>
<li>num_bits()
: <a class="el" href="classsc__dt_1_1sc__signed.html#a11040629c99d9978d062c74429668661">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#af44a6040667fd32bbea6f4129b23ba44">sc_dt::sc_unsigned</a>
</li>
<li>num_free()
: <a class="el" href="classsc__core_1_1sc__fifo.html#a2a66be2f7e68d2acf17935194f7d1aa2">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__out.html#ada1dd378afae2b3997f6bb98facacdeb">sc_core::sc_fifo_out&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__out__if.html#accee55814312a2e29f9a8b61b5242eec">sc_core::sc_fifo_out_if&lt; T &gt;</a>
</li>
<li>numActiveThreads()
: <a class="el" href="classFullO3CPU.html#a0ef589009760e0a31555aacfe4fe9fc8">FullO3CPU&lt; Impl &gt;</a>
</li>
<li>number()
: <a class="el" href="classIntSinkPinBase.html#a3909a229e7c8911d28249283d5e20369">IntSinkPinBase</a>
</li>
<li>numCCDestRegs()
: <a class="el" href="classBaseDynInst.html#ac5c8ca3f3121b315259cd668e86247eb">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a4869f25570ddb40c3e3087e66d2de536">StaticInst</a>
</li>
<li>numCCPhysRegs()
: <a class="el" href="classPhysRegFile.html#ae1e50d5184616f8b114a2596cfaba3c5">PhysRegFile</a>
</li>
<li>numContexts()
: <a class="el" href="classBaseCPU.html#af65ac3bed40928e0ba98d01ba847c206">BaseCPU</a>
, <a class="el" href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">System</a>
</li>
<li>numCycles()
: <a class="el" href="classsc__gem5_1_1Scheduler.html#a40f1a3b9dc464f76d54a5db1f2adf9e5">sc_gem5::Scheduler</a>
</li>
<li>numDestRegs()
: <a class="el" href="classBaseDynInst.html#a346aadf3e96b40275f834f2d8b694d46">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">StaticInst</a>
</li>
<li>numDomains()
: <a class="el" href="classDVFSHandler.html#ab5a77f4d8a17d12452d9049fd26def93">DVFSHandler</a>
</li>
<li>numDstRegOperands()
: <a class="el" href="classGPUDynInst.html#a43cfe06c831c2346e51f4b61a5759fc3">GPUDynInst</a>
, <a class="el" href="classGPUStaticInst.html#a8532da09c93b569d2a5e448d73d2fbaf">GPUStaticInst</a>
, <a class="el" href="classHsailISA_1_1AtomicInstBase.html#ad47d7230e579c850d211adeae8d643f1">HsailISA::AtomicInstBase&lt; OperandType, AddrOperandType, NumSrcOperands, HasDst &gt;</a>
, <a class="el" href="classHsailISA_1_1BrDirectInst.html#a41ba6777f03c61703069a9f29a3fe5c1">HsailISA::BrDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrIndirectInst.html#a1c1f13af051012f53a088928bdb67343">HsailISA::BrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnDirectInst.html#a5542806a1e269a11db67e33cfd82f71d">HsailISA::BrnDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnIndirectInst.html#aee9f7490bfafa07eb112358b37ee5f46">HsailISA::BrnIndirectInst</a>
, <a class="el" href="classHsailISA_1_1Call.html#a1ef7884af6c5d863090bcf47f663bb2c">HsailISA::Call</a>
, <a class="el" href="classHsailISA_1_1CbrDirectInst.html#a51f37e30117da2d9dc96879b50f27364">HsailISA::CbrDirectInst</a>
, <a class="el" href="classHsailISA_1_1CbrIndirectInst.html#aaebc7ce890afd288effdeb31b2093338">HsailISA::CbrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1CommonInstBase.html#ae5e6607a948fb7113091388e24cfed9f">HsailISA::CommonInstBase&lt; DestOperandType, SrcOperandType, NumSrcOperands &gt;</a>
, <a class="el" href="classHsailISA_1_1LdaInstBase.html#ac859c3e3b4d989d7aea7860e090ed1a0">HsailISA::LdaInstBase&lt; DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1LdInstBase.html#ab57249bf9ab6bf6a28ab71173ae9649a">HsailISA::LdInstBase&lt; MemOperandType, DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInst1SrcBase.html#abe85e450870e9163cb2bc92b63bb966f">HsailISA::SpecialInst1SrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcBase.html#aac9ea8934b3a58415fb4cf691d007a7e">HsailISA::SpecialInstNoSrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcNoDest.html#a910920d94b8d4d6b54c3a9a3e8d4edce">HsailISA::SpecialInstNoSrcNoDest</a>
, <a class="el" href="classHsailISA_1_1StInstBase.html#a7030969fd20eb1358571438aa883183e">HsailISA::StInstBase&lt; MemDataType, SrcOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1Stub.html#ad3ed93e13f8d5da3ae7394f6c3ebfb2d">HsailISA::Stub</a>
, <a class="el" href="classHsailISA_1_1ThreeNonUniformSourceInstBase.html#a7a06bb6183b6537b91438a08d96089cd">HsailISA::ThreeNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType, Src2OperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1TwoNonUniformSourceInstBase.html#aa8e3ffb6ef33f3af3978f965a12276f5">HsailISA::TwoNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType &gt;</a>
, <a class="el" href="classKernelLaunchStaticInst.html#a2681af496199e043f355f84126c75d79">KernelLaunchStaticInst</a>
</li>
<li>numFloatPhysRegs()
: <a class="el" href="classPhysRegFile.html#a8276f09b0239f48e97fd64111e49b574">PhysRegFile</a>
</li>
<li>numFPDestRegs()
: <a class="el" href="classBaseDynInst.html#ad4220587d82a233edc5fce3ee55d8474">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a3230cd05498d0a8cf80a977d1675f689">StaticInst</a>
</li>
<li>numFreeCCEntries()
: <a class="el" href="classUnifiedRenameMap.html#a4250a7039b1e9e6f4eaee43f9494d605">UnifiedRenameMap</a>
</li>
<li>numFreeCCRegs()
: <a class="el" href="classUnifiedFreeList.html#a09c3502f5b6f7f5b751d00341b1d5842">UnifiedFreeList</a>
</li>
<li>numFreeEntries()
: <a class="el" href="classInstructionQueue.html#a87185131471e15775edd34f627363e3e">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a33813ab8d57c93ad44082c385970c2ce">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classROB.html#aa6a3bdec956f9a6f42cb3a5fd5751fb1">ROB&lt; Impl &gt;</a>
, <a class="el" href="classSimpleRenameMap.html#ab75e952b4d9bb4813dbe38aeb22c9335">SimpleRenameMap</a>
, <a class="el" href="classUnifiedRenameMap.html#a35eb81a9ca9fa2d5be93d068ae736851">UnifiedRenameMap</a>
</li>
<li>numFreeFloatEntries()
: <a class="el" href="classUnifiedRenameMap.html#a58d66c7bf6ab1525a793d91ec7a8d31f">UnifiedRenameMap</a>
</li>
<li>numFreeFloatRegs()
: <a class="el" href="classUnifiedFreeList.html#adfd392341241ce8a207c0146cd513030">UnifiedFreeList</a>
</li>
<li>numFreeIntEntries()
: <a class="el" href="classUnifiedRenameMap.html#a8f78745bd117266cf8947811aa59cfa7">UnifiedRenameMap</a>
</li>
<li>numFreeIntRegs()
: <a class="el" href="classUnifiedFreeList.html#ab91eff8b2307e88c74db5d7bc1ddfcc4">UnifiedFreeList</a>
</li>
<li>numFreeLoadEntries()
: <a class="el" href="classLSQ.html#a5b2008ac775cc243d1752c295bea9f9e">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a3690c69714cf69d62b4e220c4eeac0dd">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numFreePredEntries()
: <a class="el" href="classUnifiedRenameMap.html#a54b870af27927887cd6c2f2fcbec220c">UnifiedRenameMap</a>
</li>
<li>numFreeRegs()
: <a class="el" href="classSimpleFreeList.html#a49d5fe0e9cecb169c0e66d1f3c561106">SimpleFreeList</a>
</li>
<li>numFreeStoreEntries()
: <a class="el" href="classLSQ.html#a88a62d3c439a3b5d7bca12ac6d052db5">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a173545c47fa78f0e9a52910e82c51a1b">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numFreeVecElems()
: <a class="el" href="classUnifiedFreeList.html#a026406341371a2ce22f55583423accdc">UnifiedFreeList</a>
</li>
<li>numFreeVecEntries()
: <a class="el" href="classUnifiedRenameMap.html#a9d8c7acaba21d5e7b2897205228df741">UnifiedRenameMap</a>
</li>
<li>numFreeVecPredRegs()
: <a class="el" href="classUnifiedFreeList.html#a4f323252db0b11aefa4498e4cc1cde86">UnifiedFreeList</a>
</li>
<li>numFreeVecRegs()
: <a class="el" href="classUnifiedFreeList.html#aa622c204e619a9dd7b0e276d00503a32">UnifiedFreeList</a>
</li>
<li>numInflight()
: <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#ae739f2f1263c40e3e089065e489284eb">X86ISA::Walker::WalkerState</a>
</li>
<li>numInFlightFetches()
: <a class="el" href="classMinor_1_1Fetch1.html#aced39dac4d2185966fe6184d46cea0ce">Minor::Fetch1</a>
</li>
<li>numInService()
: <a class="el" href="classQueue.html#ae78a8b1bf05906980f9d7216d71cc6a1">Queue&lt; Entry &gt;</a>
</li>
<li>numInsts()
: <a class="el" href="classHsaCode.html#abece0356c8b339718daeb0d3a8892b5b">HsaCode</a>
</li>
<li>numIntDestRegs()
: <a class="el" href="classBaseDynInst.html#a8e8972426941f3d09f15575794e12342">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a45a2d13485764246ed5998007268093b">StaticInst</a>
</li>
<li>numIntPhysRegs()
: <a class="el" href="classPhysRegFile.html#af9b28a124b7d4c4f58129a5407d35aef">PhysRegFile</a>
</li>
<li>numItems()
: <a class="el" href="classX86ISA_1_1MediaOpBase.html#ad30d70c96f92fceda6d261d1e1a82fbb">X86ISA::MediaOpBase</a>
</li>
<li>numKernels()
: <a class="el" href="classBrigObject.html#aa6f1574ac89fb7ee971b9351cbb9d38d">BrigObject</a>
, <a class="el" href="classHsaObject.html#a7e243136026108d5144692a6a646c62a">HsaObject</a>
</li>
<li>numLoads()
: <a class="el" href="classLSQ.html#a46456b3dbeaa5ee2c1fa19fc1ede42bb">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#aeebbf48063d77b71d2d8d5de4b02e58a">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numPerfLevels()
: <a class="el" href="classDVFSHandler.html#a8b05ce25a02b82452b168d547dd69b30">DVFSHandler</a>
, <a class="el" href="classSrcClockDomain.html#aa56b15ad2417ac10aa53f5e3a4190072">SrcClockDomain</a>
</li>
<li>numPredPhysRegs()
: <a class="el" href="classPhysRegFile.html#af11d5af752fdab323c0eb19ce9ed89e3">PhysRegFile</a>
</li>
<li>numPriorities()
: <a class="el" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">QoS::MemCtrl</a>
</li>
<li>numRegs()
: <a class="el" href="classConditionRegisterState.html#a96e262f3ee4ae40806d088642433f849">ConditionRegisterState</a>
, <a class="el" href="classVectorRegisterFile.html#a9ce0f3448ff47f6ac0d5ae3572a7f5f3">VectorRegisterFile</a>
</li>
<li>numROBFreeEntries()
: <a class="el" href="classDefaultCommit.html#a38857e5fd408feef879ca98bf77df48a">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numRunningContexts()
: <a class="el" href="classSystem.html#a1dd55932d5de44449c1de45616835daf">System</a>
</li>
<li>numSimulatedCPUs()
: <a class="el" href="classBaseCPU.html#a6b23f23381292741370f53e4c6465158">BaseCPU</a>
</li>
<li>numSimulatedInsts()
: <a class="el" href="classBaseCPU.html#a5d1016f049770f079b4be6b257c39492">BaseCPU</a>
</li>
<li>numSimulatedOps()
: <a class="el" href="classBaseCPU.html#ac445bb6f0a0f1627500875074d4dd698">BaseCPU</a>
</li>
<li>numSrcRegOperands()
: <a class="el" href="classGPUDynInst.html#a5c4ec8f6bfac36af71c69fd1fb93f14e">GPUDynInst</a>
, <a class="el" href="classGPUStaticInst.html#adee21b56536d859dba741a5a12eb0b62">GPUStaticInst</a>
, <a class="el" href="classHsailISA_1_1AtomicInstBase.html#aaa35559e50b8619d290f6b4bfe2e9f31">HsailISA::AtomicInstBase&lt; OperandType, AddrOperandType, NumSrcOperands, HasDst &gt;</a>
, <a class="el" href="classHsailISA_1_1BrDirectInst.html#a88c5cbaf715a2e8836dd3475c64089b5">HsailISA::BrDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrIndirectInst.html#ac6d0d643dea2fa77cdf5d8bf787186c0">HsailISA::BrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnDirectInst.html#aa15d76640d89938594d5dc1579902b3b">HsailISA::BrnDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnIndirectInst.html#a4564b4e13bf26ee1f7695746317d478e">HsailISA::BrnIndirectInst</a>
, <a class="el" href="classHsailISA_1_1Call.html#ae89d4d2e4ff0d946492d2cc75e969413">HsailISA::Call</a>
, <a class="el" href="classHsailISA_1_1CbrDirectInst.html#a037a49101e69a94aef040beddd098baf">HsailISA::CbrDirectInst</a>
, <a class="el" href="classHsailISA_1_1CbrIndirectInst.html#ac9fede43f0db847ddb03a666d25ac871">HsailISA::CbrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1CommonInstBase.html#aedd8d72030f1b9b775e354e19c14d2f0">HsailISA::CommonInstBase&lt; DestOperandType, SrcOperandType, NumSrcOperands &gt;</a>
, <a class="el" href="classHsailISA_1_1LdaInstBase.html#a7a53048caef64df9b239448fe8cd63d4">HsailISA::LdaInstBase&lt; DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1LdInstBase.html#a07a4b45a77de8ec5845ad797ca6a06ca">HsailISA::LdInstBase&lt; MemOperandType, DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInst1SrcBase.html#aa9cb8837c2b3ee6aff8ea11d38973ca1">HsailISA::SpecialInst1SrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcBase.html#a2788e1761795fe631c1a9a6c6401bea1">HsailISA::SpecialInstNoSrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcNoDest.html#a4b9924f91b96cf849073d9e9b8ec20d4">HsailISA::SpecialInstNoSrcNoDest</a>
, <a class="el" href="classHsailISA_1_1StInstBase.html#ad9c4bc7e8e3b9f6e7150b2e8af4a0a6c">HsailISA::StInstBase&lt; MemDataType, SrcOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1Stub.html#a84d69785e6523f919a8ae0bb24a107ff">HsailISA::Stub</a>
, <a class="el" href="classHsailISA_1_1ThreeNonUniformSourceInstBase.html#a4ea425b448fff9bab91efa123ba9cfcd">HsailISA::ThreeNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType, Src2OperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1TwoNonUniformSourceInstBase.html#ace938458c0713243f63e16105f1c922e">HsailISA::TwoNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType &gt;</a>
, <a class="el" href="classKernelLaunchStaticInst.html#a5b1422b837bea27f564daf43a604a0a7">KernelLaunchStaticInst</a>
</li>
<li>numSrcRegs()
: <a class="el" href="classBaseDynInst.html#a8234453311b2dd82a17f9a72652d7047">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">StaticInst</a>
</li>
<li>numStores()
: <a class="el" href="classLSQ.html#aef3bcf81fdf4dcc7253a4ab0997ba42c">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a3995365483ad8cf79f357925f2dc790b">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numStoresToWB()
: <a class="el" href="classLSQ.html#a9f7cd93bb79f4bec660cf1f3dbc7f911">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a31dbcae4f7f6a1c0cd246f8da4472e3b">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numSwitches()
: <a class="el" href="classTopology.html#acdf27bec45b8a634f02f1336ca026fbb">Topology</a>
</li>
<li>numUnissuedStores()
: <a class="el" href="classMinor_1_1LSQ_1_1StoreBuffer.html#a925cf9b46c60a8e89e7378c5c7ab7f9f">Minor::LSQ::StoreBuffer</a>
</li>
<li>numVecDestRegs()
: <a class="el" href="classBaseDynInst.html#af51a6b489ca027a60d5c84c787eb41c7">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a838e7911b052a16da9d6b5e41557358b">StaticInst</a>
</li>
<li>numVecElemDestRegs()
: <a class="el" href="classBaseDynInst.html#a4cc477c49e4b13f1761c1d26cfa00092">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#aac4684c38159326ca51b03fca7af9a8b">StaticInst</a>
</li>
<li>numVecElemPhysRegs()
: <a class="el" href="classPhysRegFile.html#a1e39b29dcfe4631c6a4f8821a932a4d6">PhysRegFile</a>
</li>
<li>numVecPhysRegs()
: <a class="el" href="classPhysRegFile.html#af67db7ba02b8b51bc035c64a16089b37">PhysRegFile</a>
</li>
<li>numVecPredDestRegs()
: <a class="el" href="classBaseDynInst.html#a90b735c9aea137a4a1b99610e458727b">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a0fb6447da53826002309f73507ae3411">StaticInst</a>
</li>
<li>numVoltages()
: <a class="el" href="classVoltageDomain.html#af2f60fdf3ead1560ce5dd35f6229f000">VoltageDomain</a>
</li>
<li>nupc()
: <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a2d95152548236e5261eb66763b69afb5">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1UPCState.html#a78026f5591b617a82619473084fc5a49">GenericISA::UPCState&lt; MachInst &gt;</a>
</li>
<li>nxt()
: <a class="el" href="structNet_1_1Ip6Hdr.html#adc304c9ead4bc202053eeb94870e8e97">Net::Ip6Hdr</a>
, <a class="el" href="structNet_1_1Ip6Opt.html#ad7dcc9066f748aacfcf28423830cb145">Net::Ip6Opt</a>
</li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:32 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
