{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 09:38:14 2010 " "Info: Processing started: Tue Oct 26 09:38:14 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_clk " "Info: Detected ripple clock \"div_clk\" as buffer" {  } { { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[5\] register div_clk 288.02 MHz 3.472 ns Internal " "Info: Clock \"clk\" has Internal fmax of 288.02 MHz between source register \"count\[5\]\" and destination register \"div_clk\" (period= 3.472 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.064 ns + Longest register register " "Info: + Longest register to register delay is 3.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[5\] 1 REG LCFF_X5_Y9_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y9_N11; Fanout = 3; REG Node = 'count\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[5] } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.614 ns) 1.658 ns Equal0~1 2 COMB LCCOMB_X4_Y9_N14 1 " "Info: 2: + IC(1.044 ns) + CELL(0.614 ns) = 1.658 ns; Loc. = LCCOMB_X4_Y9_N14; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { count[5] Equal0~1 } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.370 ns) 2.391 ns Equal0~2 3 COMB LCCOMB_X4_Y9_N6 1 " "Info: 3: + IC(0.363 ns) + CELL(0.370 ns) = 2.391 ns; Loc. = LCCOMB_X4_Y9_N6; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 2.956 ns div_clk~0 4 COMB LCCOMB_X4_Y9_N8 1 " "Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 2.956 ns; Loc. = LCCOMB_X4_Y9_N8; Fanout = 1; COMB Node = 'div_clk~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal0~2 div_clk~0 } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.064 ns div_clk 5 REG LCFF_X4_Y9_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.064 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 2; REG Node = 'div_clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { div_clk~0 div_clk } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 42.36 % ) " "Info: Total cell delay = 1.298 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.766 ns ( 57.64 % ) " "Info: Total interconnect delay = 1.766 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { count[5] Equal0~1 Equal0~2 div_clk~0 div_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.064 ns" { count[5] {} Equal0~1 {} Equal0~2 {} div_clk~0 {} div_clk {} } { 0.000ns 1.044ns 0.363ns 0.359ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.144 ns - Smallest " "Info: - Smallest clock skew is -0.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 2.674 ns div_clk 2 REG LCFF_X4_Y9_N9 2 " "Info: 2: + IC(0.868 ns) + CELL(0.666 ns) = 2.674 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 2; REG Node = 'div_clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk div_clk } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 67.54 % ) " "Info: Total cell delay = 1.806 ns ( 67.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 32.46 % ) " "Info: Total interconnect delay = 0.868 ns ( 32.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk div_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} div_clk {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.818 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.666 ns) 2.818 ns count\[5\] 3 REG LCFF_X5_Y9_N11 3 " "Info: 3: + IC(0.873 ns) + CELL(0.666 ns) = 2.818 ns; Loc. = LCFF_X5_Y9_N11; Fanout = 3; REG Node = 'count\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { clk~clkctrl count[5] } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.09 % ) " "Info: Total cell delay = 1.806 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 35.91 % ) " "Info: Total interconnect delay = 1.012 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.873ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk div_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} div_clk {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.140ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.873ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { count[5] Equal0~1 Equal0~2 div_clk~0 div_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.064 ns" { count[5] {} Equal0~1 {} Equal0~2 {} div_clk~0 {} div_clk {} } { 0.000ns 1.044ns 0.363ns 0.359ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk div_clk } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} div_clk {} } { 0.000ns 0.000ns 0.868ns } { 0.000ns 1.140ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.873ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataout\[5\] dataout\[5\]~reg0 12.348 ns register " "Info: tco from clock \"clk\" to destination pin \"dataout\[5\]\" through register \"dataout\[5\]~reg0\" is 12.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.129 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.970 ns) 2.978 ns div_clk 2 REG LCFF_X4_Y9_N9 2 " "Info: 2: + IC(0.868 ns) + CELL(0.970 ns) = 2.978 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 2; REG Node = 'div_clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { clk div_clk } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.000 ns) 5.536 ns div_clk~clkctrl 3 COMB CLKCTRL_G6 31 " "Info: 3: + IC(2.558 ns) + CELL(0.000 ns) = 5.536 ns; Loc. = CLKCTRL_G6; Fanout = 31; COMB Node = 'div_clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { div_clk div_clk~clkctrl } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 7.129 ns dataout\[5\]~reg0 4 REG LCFF_X7_Y1_N19 1 " "Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 7.129 ns; Loc. = LCFF_X7_Y1_N19; Fanout = 1; REG Node = 'dataout\[5\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { div_clk~clkctrl dataout[5]~reg0 } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 38.94 % ) " "Info: Total cell delay = 2.776 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.353 ns ( 61.06 % ) " "Info: Total interconnect delay = 4.353 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { clk div_clk div_clk~clkctrl dataout[5]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { clk {} clk~combout {} div_clk {} div_clk~clkctrl {} dataout[5]~reg0 {} } { 0.000ns 0.000ns 0.868ns 2.558ns 0.927ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 73 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.915 ns + Longest register pin " "Info: + Longest register to pin delay is 4.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataout\[5\]~reg0 1 REG LCFF_X7_Y1_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N19; Fanout = 1; REG Node = 'dataout\[5\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5]~reg0 } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(3.286 ns) 4.915 ns dataout\[5\] 2 PIN PIN_69 0 " "Info: 2: + IC(1.629 ns) + CELL(3.286 ns) = 4.915 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'dataout\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { dataout[5]~reg0 dataout[5] } "NODE_NAME" } } { "shumaguan.v" "" { Text "E:/ep2c8q208/demo17-7seg4_verilog/shumaguan.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 66.86 % ) " "Info: Total cell delay = 3.286 ns ( 66.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.629 ns ( 33.14 % ) " "Info: Total interconnect delay = 1.629 ns ( 33.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { dataout[5]~reg0 dataout[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.915 ns" { dataout[5]~reg0 {} dataout[5] {} } { 0.000ns 1.629ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { clk div_clk div_clk~clkctrl dataout[5]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { clk {} clk~combout {} div_clk {} div_clk~clkctrl {} dataout[5]~reg0 {} } { 0.000ns 0.000ns 0.868ns 2.558ns 0.927ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { dataout[5]~reg0 dataout[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.915 ns" { dataout[5]~reg0 {} dataout[5] {} } { 0.000ns 1.629ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 09:38:15 2010 " "Info: Processing ended: Tue Oct 26 09:38:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
