--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.086ns.
--------------------------------------------------------------------------------
Slack:     -0.086ns SYSCLK
Report:    0.086ns skew fails   0.000ns timing constraint by -0.086ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y36.CLKA                1.241  0.075
BUFGMUX_X3Y16.O              RAMB16_X2Y34.CLKA                1.243  0.077
BUFGMUX_X3Y16.O              SLICE_X45Y60.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X45Y61.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X51Y71.CLK                 1.237  0.071
BUFGMUX_X3Y16.O              SLICE_X48Y60.CLK                 1.246  0.080
BUFGMUX_X3Y16.O              SLICE_X49Y61.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X52Y60.CLK                 1.247  0.081
BUFGMUX_X3Y16.O              SLICE_X52Y61.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X52Y64.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X53Y60.CLK                 1.247  0.081
BUFGMUX_X3Y16.O              SLICE_X53Y61.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X54Y61.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X54Y62.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X54Y63.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X54Y64.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X55Y62.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X55Y63.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X55Y64.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X55Y65.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X55Y66.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X56Y62.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X56Y63.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X56Y64.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X56Y65.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X57Y63.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X57Y64.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X57Y65.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X58Y64.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X50Y71.CLK                 1.237  0.071
BUFGMUX_X3Y16.O              SLICE_X50Y72.CLK                 1.237  0.071
BUFGMUX_X3Y16.O              SLICE_X40Y74.CLK                 1.244  0.078
BUFGMUX_X3Y16.O              SLICE_X41Y72.CLK                 1.239  0.073
BUFGMUX_X3Y16.O              SLICE_X41Y73.CLK                 1.241  0.075
BUFGMUX_X3Y16.O              SLICE_X41Y74.CLK                 1.244  0.078
BUFGMUX_X3Y16.O              SLICE_X47Y70.CLK                 1.240  0.074
BUFGMUX_X3Y16.O              SLICE_X48Y70.CLK                 1.239  0.073
BUFGMUX_X3Y16.O              SLICE_X48Y71.CLK                 1.237  0.071
BUFGMUX_X3Y16.O              SLICE_X49Y70.CLK                 1.239  0.073
BUFGMUX_X3Y16.O              SLICE_X51Y73.CLK                 1.239  0.073
BUFGMUX_X3Y16.O              SLICE_X46Y62.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X46Y63.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X46Y64.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X46Y65.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X46Y66.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X46Y67.CLK                 1.247  0.081
BUFGMUX_X3Y16.O              SLICE_X46Y68.CLK                 1.245  0.079
BUFGMUX_X3Y16.O              SLICE_X46Y69.CLK                 1.242  0.076
BUFGMUX_X3Y16.O              SLICE_X52Y65.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X53Y63.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X58Y62.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X58Y63.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X58Y65.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X58Y66.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X58Y67.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X59Y62.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X59Y63.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X59Y64.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X59Y66.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X59Y67.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X42Y48.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X43Y48.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X44Y44.CLK                 1.222  0.056
BUFGMUX_X3Y16.O              SLICE_X44Y45.CLK                 1.223  0.057
BUFGMUX_X3Y16.O              SLICE_X44Y48.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X44Y49.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X44Y50.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X44Y51.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X44Y52.CLK                 1.246  0.080
BUFGMUX_X3Y16.O              SLICE_X45Y44.CLK                 1.222  0.056
BUFGMUX_X3Y16.O              SLICE_X45Y45.CLK                 1.223  0.057
BUFGMUX_X3Y16.O              SLICE_X45Y46.CLK                 1.224  0.058
BUFGMUX_X3Y16.O              SLICE_X45Y47.CLK                 1.225  0.059
BUFGMUX_X3Y16.O              SLICE_X45Y48.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X45Y49.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X45Y51.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X45Y52.CLK                 1.246  0.080
BUFGMUX_X3Y16.O              SLICE_X46Y47.CLK                 1.224  0.058
BUFGMUX_X3Y16.O              SLICE_X46Y48.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X46Y49.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X47Y45.CLK                 1.222  0.056
BUFGMUX_X3Y16.O              SLICE_X47Y47.CLK                 1.224  0.058
BUFGMUX_X3Y16.O              SLICE_X47Y52.CLK                 1.245  0.079
BUFGMUX_X3Y16.O              SLICE_X48Y52.CLK                 1.245  0.079
BUFGMUX_X3Y16.O              SLICE_X49Y48.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X49Y49.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X50Y49.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X51Y49.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X34Y71.CLK                 1.239  0.073
BUFGMUX_X3Y16.O              SLICE_X34Y72.CLK                 1.239  0.073
BUFGMUX_X3Y16.O              SLICE_X35Y69.CLK                 1.244  0.078
BUFGMUX_X3Y16.O              SLICE_X35Y70.CLK                 1.241  0.075
BUFGMUX_X3Y16.O              SLICE_X35Y72.CLK                 1.239  0.073
BUFGMUX_X3Y16.O              SLICE_X38Y65.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X40Y68.CLK                 1.247  0.081
BUFGMUX_X3Y16.O              SLICE_X40Y70.CLK                 1.241  0.075
BUFGMUX_X3Y16.O              SLICE_X41Y68.CLK                 1.247  0.081
BUFGMUX_X3Y16.O              SLICE_X41Y69.CLK                 1.244  0.078
BUFGMUX_X3Y16.O              SLICE_X36Y60.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X36Y61.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X36Y62.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X36Y63.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X36Y64.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X36Y65.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X36Y66.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X36Y67.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X40Y50.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X41Y61.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X42Y50.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X42Y51.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X42Y52.CLK                 1.246  0.080
BUFGMUX_X3Y16.O              SLICE_X43Y49.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X43Y50.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X43Y51.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X43Y52.CLK                 1.246  0.080
BUFGMUX_X3Y16.O              SLICE_X43Y53.CLK                 1.243  0.077
BUFGMUX_X3Y16.O              SLICE_X45Y50.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X46Y50.CLK                 1.248  0.082
BUFGMUX_X3Y16.O              SLICE_X40Y58.CLK                 1.244  0.078
BUFGMUX_X3Y16.O              SLICE_X40Y59.CLK                 1.247  0.081
BUFGMUX_X3Y16.O              SLICE_X37Y61.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X38Y59.CLK                 1.247  0.081
BUFGMUX_X3Y16.O              SLICE_X38Y62.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X39Y60.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X39Y61.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X39Y62.CLK                 1.252  0.086
BUFGMUX_X3Y16.O              SLICE_X41Y65.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X41Y62.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X44Y61.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X44Y62.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X44Y65.CLK                 1.249  0.083
BUFGMUX_X3Y16.O              SLICE_X45Y62.CLK                 1.250  0.084
BUFGMUX_X3Y16.O              SLICE_X45Y63.CLK                 1.251  0.085
BUFGMUX_X3Y16.O              SLICE_X45Y64.CLK                 1.250  0.084

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.256ns.
--------------------------------------------------------------------------------
Slack:     -0.256ns hit
Report:    0.256ns skew fails   0.000ns timing constraint by -0.256ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X51Y71.AX                  1.437  0.256
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.237  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.239  0.058
BUFGMUX_X3Y6.O               SLICE_X47Y62.CLK                 1.249  0.068

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.260ns.
--------------------------------------------------------------------------------
Slack:     -0.260ns hit
Report:    0.260ns skew fails   0.000ns timing constraint by -0.260ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.066
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.065
BUFGMUX_X3Y8.O               SLICE_X47Y52.AX                  1.444  0.260
BUFGMUX_X3Y8.O               SLICE_X47Y54.CLK                 1.240  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.059ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/sclPipe_4 (SLICE_X44Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/sclPipe_3 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/sclPipe_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.496ns (1.718 - 1.222)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/sclPipe_3 to myprogrammer/UCOMM/u_i2cSlave/sclPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y11.DQ      Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/sclPipe<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/sclPipe_3
    SLICE_X44Y13.AX      net (fanout=3)        8.987   myprogrammer/UCOMM/u_i2cSlave/sclPipe<3>
    SLICE_X44Y13.CLK     Tdick                 0.086   myprogrammer/UCOMM/u_i2cSlave/sclPipe<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/sclPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      9.520ns (0.533ns logic, 8.987ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_55 (SLICE_X45Y30.D1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.921ns (Levels of Logic = 2)
  Clock Path Skew:      -1.345ns (0.604 - 1.949)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/FSMstate_1 to myprogrammer/_i000001/shiftregister_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y25.CMUX    Tshcko                0.455   myprogrammer/_i000001/FSMstate<2>
                                                       myprogrammer/_i000001/FSMstate_1
    SLICE_X35Y24.A5      net (fanout=6)        2.827   myprogrammer/_i000001/FSMstate<1>
    SLICE_X35Y24.A       Tilo                  0.259   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv1
    SLICE_X45Y30.D1      net (fanout=98)       2.058   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
    SLICE_X45Y30.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<55>
                                                       myprogrammer/_i000001/Mmux__n0313311
                                                       myprogrammer/_i000001/shiftregister_55
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (1.036ns logic, 4.885ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 2)
  Clock Path Skew:      -1.345ns (0.604 - 1.949)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/FSMstate_2 to myprogrammer/_i000001/shiftregister_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y25.BQ      Tcko                  0.408   myprogrammer/_i000001/FSMstate<2>
                                                       myprogrammer/_i000001/FSMstate_2
    SLICE_X35Y24.A4      net (fanout=8)        1.979   myprogrammer/_i000001/FSMstate<2>
    SLICE_X35Y24.A       Tilo                  0.259   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv1
    SLICE_X45Y30.D1      net (fanout=98)       2.058   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
    SLICE_X45Y30.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<55>
                                                       myprogrammer/_i000001/Mmux__n0313311
                                                       myprogrammer/_i000001/shiftregister_55
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (0.989ns logic, 4.037ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 2)
  Clock Path Skew:      -1.616ns (0.604 - 2.220)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/FSMstate_0 to myprogrammer/_i000001/shiftregister_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.DMUX    Tshcko                0.455   myprogrammer/p_reset
                                                       myprogrammer/_i000001/FSMstate_0
    SLICE_X35Y24.A1      net (fanout=6)        0.696   myprogrammer/_i000001/FSMstate<0>
    SLICE_X35Y24.A       Tilo                  0.259   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv1
    SLICE_X45Y30.D1      net (fanout=98)       2.058   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
    SLICE_X45Y30.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<55>
                                                       myprogrammer/_i000001/Mmux__n0313311
                                                       myprogrammer/_i000001/shiftregister_55
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.036ns logic, 2.754ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_71 (SLICE_X46Y30.D2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/FSMstate_1 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_71 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 2)
  Clock Path Skew:      -1.273ns (0.475 - 1.748)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/FSMstate_1 to myprogrammer/_i000001/shiftregister_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y25.CMUX    Tshcko                0.455   myprogrammer/_i000001/FSMstate<2>
                                                       myprogrammer/_i000001/FSMstate_1
    SLICE_X35Y24.A5      net (fanout=6)        2.827   myprogrammer/_i000001/FSMstate<1>
    SLICE_X35Y24.A       Tilo                  0.259   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv1
    SLICE_X46Y30.D2      net (fanout=98)       2.019   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
    SLICE_X46Y30.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<71>
                                                       myprogrammer/_i000001/Mmux__n0313141
                                                       myprogrammer/_i000001/shiftregister_71
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (1.055ns logic, 4.846ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_71 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.006ns (Levels of Logic = 2)
  Clock Path Skew:      -1.273ns (0.475 - 1.748)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/FSMstate_2 to myprogrammer/_i000001/shiftregister_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y25.BQ      Tcko                  0.408   myprogrammer/_i000001/FSMstate<2>
                                                       myprogrammer/_i000001/FSMstate_2
    SLICE_X35Y24.A4      net (fanout=8)        1.979   myprogrammer/_i000001/FSMstate<2>
    SLICE_X35Y24.A       Tilo                  0.259   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv1
    SLICE_X46Y30.D2      net (fanout=98)       2.019   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
    SLICE_X46Y30.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<71>
                                                       myprogrammer/_i000001/Mmux__n0313141
                                                       myprogrammer/_i000001/shiftregister_71
    -------------------------------------------------  ---------------------------
    Total                                      5.006ns (1.008ns logic, 3.998ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000001/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_71 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 2)
  Clock Path Skew:      -1.544ns (0.475 - 2.019)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000001/FSMstate_0 to myprogrammer/_i000001/shiftregister_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.DMUX    Tshcko                0.455   myprogrammer/p_reset
                                                       myprogrammer/_i000001/FSMstate_0
    SLICE_X35Y24.A1      net (fanout=6)        0.696   myprogrammer/_i000001/FSMstate<0>
    SLICE_X35Y24.A       Tilo                  0.259   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
                                                       myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv1
    SLICE_X46Y30.D2      net (fanout=98)       2.019   myprogrammer/_i000001/FSMstate[3]_GND_527_o_equal_23_o_inv
    SLICE_X46Y30.CLK     Tas                   0.341   myprogrammer/_i000001/shiftregister<71>
                                                       myprogrammer/_i000001/Mmux__n0313141
                                                       myprogrammer/_i000001/shiftregister_71
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (1.055ns logic, 2.715ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg2_0 (SLICE_X40Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_0 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.254 - 0.805)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_0 to myprogrammer/UCOMM/u_registerInterface/myReg2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.AQ      Tcko                  0.200   myprogrammer/UCOMM/dataToRegIF<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_0
    SLICE_X40Y28.AX      net (fanout=13)       0.461   myprogrammer/UCOMM/dataToRegIF<0>
    SLICE_X40Y28.CLK     Tckdi       (-Th)    -0.048   myprogrammer/myReg2<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.248ns logic, 0.461ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_43 (SLICE_X41Y32.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000001/shiftregister_44 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.608ns (0.756 - 0.148)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000001/shiftregister_44 to myprogrammer/_i000001/shiftregister_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.AQ      Tcko                  0.198   myprogrammer/_i000001/shiftregister<47>
                                                       myprogrammer/_i000001/shiftregister_44
    SLICE_X41Y32.D3      net (fanout=2)        0.460   myprogrammer/_i000001/shiftregister<44>
    SLICE_X41Y32.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000001/shiftregister<43>
                                                       myprogrammer/_i000001/Mmux__n0313451
                                                       myprogrammer/_i000001/shiftregister_43
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.413ns logic, 0.460ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg1_3 (SLICE_X41Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.254 - 0.805)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3 to myprogrammer/UCOMM/u_registerInterface/myReg1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.DQ      Tcko                  0.200   myprogrammer/UCOMM/dataToRegIF<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3
    SLICE_X41Y28.DX      net (fanout=13)       0.459   myprogrammer/UCOMM/dataToRegIF<3>
    SLICE_X41Y28.CLK     Tckdi       (-Th)    -0.059   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.259ns logic, 0.459ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X18Y53.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.322ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (2.139 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.AMUX    Tshcko                0.455   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X40Y73.B3      net (fanout=2)        0.864   slaves/ipbr[0]_ipb_ack
    SLICE_X40Y73.B       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X40Y73.A3      net (fanout=1)        0.399   slaves/fabric/N01
    SLICE_X40Y73.A       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y80.A4      net (fanout=8)        2.113   ipb_master_in_ipb_ack
    SLICE_X49Y80.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y80.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X49Y80.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X50Y68.A6      net (fanout=4)        1.190   ipbus/trans/tx_we
    SLICE_X50Y68.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X18Y53.AX      net (fanout=65)       3.141   ipbus/trans_out_we
    SLICE_X18Y53.CLK     Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.875ns (1.674ns logic, 8.201ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.967ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.143ns (2.139 - 2.282)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.AMUX    Tshcko                0.455   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X40Y73.B4      net (fanout=2)        0.502   slaves/ipbr[1]_ipb_ack
    SLICE_X40Y73.B       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X40Y73.A3      net (fanout=1)        0.399   slaves/fabric/N01
    SLICE_X40Y73.A       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y80.A4      net (fanout=8)        2.113   ipb_master_in_ipb_ack
    SLICE_X49Y80.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y80.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X49Y80.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X50Y68.A6      net (fanout=4)        1.190   ipbus/trans/tx_we
    SLICE_X50Y68.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X18Y53.AX      net (fanout=65)       3.141   ipbus/trans_out_we
    SLICE_X18Y53.CLK     Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.513ns (1.674ns logic, 7.839ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.695ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.246ns (Levels of Logic = 4)
  Clock Path Skew:      -0.138ns (2.139 - 2.277)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.AQ      Tcko                  0.391   slaves/ipbr[5]_ipb_ack
                                                       slaves/RAM1/ack
    SLICE_X40Y73.A1      net (fanout=2)        0.903   slaves/ipbr[5]_ipb_ack
    SLICE_X40Y73.A       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X49Y80.A4      net (fanout=8)        2.113   ipb_master_in_ipb_ack
    SLICE_X49Y80.A       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X49Y80.B4      net (fanout=1)        0.494   ipbus/trans/sm/tx_we1
    SLICE_X49Y80.B       Tilo                  0.259   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X50Y68.A6      net (fanout=4)        1.190   ipbus/trans/tx_we
    SLICE_X50Y68.A       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X18Y53.AX      net (fanout=65)       3.141   ipbus/trans_out_we
    SLICE_X18Y53.CLK     Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.246ns (1.405ns logic, 7.841ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X52Y42.DX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.318ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      8.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.197ns (2.089 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.AMUX    Tshcko                0.488   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X43Y78.C4      net (fanout=1)        1.062   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X43Y78.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X38Y77.A4      net (fanout=72)       1.365   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X38Y77.A       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X52Y42.DX      net (fanout=10)       5.347   ipbus/pkt_tx
    SLICE_X52Y42.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (1.036ns logic, 7.774ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.813ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      8.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.197ns (2.089 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X43Y78.C2      net (fanout=1)        0.654   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X43Y78.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X38Y77.A4      net (fanout=72)       1.365   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X38Y77.A       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X52Y42.DX      net (fanout=10)       5.347   ipbus/pkt_tx
    SLICE_X52Y42.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      8.305ns (0.939ns logic, 7.366ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.760ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      8.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (2.089 - 2.261)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.DQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X43Y78.C1      net (fanout=1)        0.609   ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X43Y78.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X38Y77.A4      net (fanout=72)       1.365   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X38Y77.A       Tilo                  0.203   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X52Y42.DX      net (fanout=10)       5.347   ipbus/pkt_tx
    SLICE_X52Y42.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (0.956ns logic, 7.321ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X49Y60.AX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.909ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      5.431ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (2.119 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y77.AMUX    Tshcko                0.488   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X43Y78.C4      net (fanout=1)        1.062   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X43Y78.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X50Y67.A1      net (fanout=72)       2.491   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X50Y67.A       Tilo                  0.205   ipbus/pkt_rx
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X49Y60.AX      net (fanout=1)        0.863   ipbus/pkt_rx
    SLICE_X49Y60.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.431ns (1.015ns logic, 4.416ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.404ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (2.119 - 2.286)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X43Y78.C2      net (fanout=1)        0.654   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X43Y78.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X50Y67.A1      net (fanout=72)       2.491   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X50Y67.A       Tilo                  0.205   ipbus/pkt_rx
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X49Y60.AX      net (fanout=1)        0.863   ipbus/pkt_rx
    SLICE_X49Y60.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (0.918ns logic, 4.008ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.351ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB0 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (2.119 - 2.261)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB0 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.DQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X43Y78.C1      net (fanout=1)        0.609   ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X43Y78.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X50Y67.A1      net (fanout=72)       2.491   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X50Y67.A       Tilo                  0.205   ipbus/pkt_rx
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X49Y60.AX      net (fanout=1)        0.863   ipbus/pkt_rx
    SLICE_X49Y60.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.935ns logic, 3.963ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X29Y75.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.336ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.166 - 1.102)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y74.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X29Y75.A2      net (fanout=1)        0.358   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X29Y75.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.353ns logic, 0.358ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X18Y58.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.285ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.658ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.164 - 1.102)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y58.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X18Y58.AX      net (fanout=1)        0.419   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X18Y58.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.239ns logic, 0.419ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X35Y81.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.456ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (1.125 - 1.089)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.AQ      Tcko                  0.234   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X35Y81.AX      net (fanout=3)        0.510   ipbus/cfg<81>
    SLICE_X35Y81.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.293ns logic, 0.510ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAMB16_X3Y28.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.356ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_30 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAM)
  Data Path Delay:      6.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.145ns (2.112 - 2.257)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_30 to ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y84.CQ      Tcko                  0.391   ipbus/my_ip_addr_udp<31>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_30
    SLICE_X39Y83.A2      net (fanout=4)        0.865   ipbus/my_ip_addr_udp<30>
    SLICE_X39Y83.A       Tilo                  0.259   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<30><30>1
    SLICE_X45Y76.C1      net (fanout=1)        1.597   ipbus/trans/cfg_dout<30>
    SLICE_X45Y76.C       Tilo                  0.259   ipbus/trans/sm/rmw_result_16_BRB5
                                                       ipbus/trans/sm/mux101131
    SLICE_X53Y76.B5      net (fanout=1)        0.833   ipbus/trans/tx_data<30>
    SLICE_X53Y76.B       Tilo                  0.259   ipbus/trans/iface/hlen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata241
    RAMB16_X3Y28.DIA0    net (fanout=1)        2.137   ipbus/trans_out_wdata<30>
    RAMB16_X3Y28.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram16
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (1.468ns logic, 5.432ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X3Y26.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.294ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_7 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Data Path Delay:      6.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (2.114 - 2.258)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_7 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y83.DQ      Tcko                  0.447   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_7
    SLICE_X39Y76.A4      net (fanout=3)        1.129   ipbus/my_ip_addr_udp<7>
    SLICE_X39Y76.A       Tilo                  0.259   ipbus/trans/cfg_dout<7>
                                                       ipbus/trans/cfg/dout<7><7>1
    SLICE_X45Y74.A2      net (fanout=1)        1.178   ipbus/trans/cfg_dout<7>
    SLICE_X45Y74.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<31>
                                                       ipbus/trans/sm/mux101191
    SLICE_X53Y74.D4      net (fanout=1)        0.877   ipbus/trans/tx_data<7>
    SLICE_X53Y74.D       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X3Y26.DIA1    net (fanout=1)        2.131   ipbus/trans_out_wdata<7>
    RAMB16_X3Y26.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.524ns logic, 5.315ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X2Y24.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.020ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_29 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Data Path Delay:      6.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (2.123 - 2.257)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_29 to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y84.BQ      Tcko                  0.391   ipbus/my_ip_addr_udp<31>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_29
    SLICE_X41Y78.A4      net (fanout=4)        0.932   ipbus/my_ip_addr_udp<29>
    SLICE_X41Y78.A       Tilo                  0.259   ipbus/trans/cfg_dout<29>
                                                       ipbus/trans/cfg/dout<29><29>1
    SLICE_X44Y75.A2      net (fanout=1)        1.156   ipbus/trans/cfg_dout<29>
    SLICE_X44Y75.A       Tilo                  0.203   ipbus/trans/sm/rmw_result_22_BRB5
                                                       ipbus/trans/sm/mux101111
    SLICE_X50Y76.D4      net (fanout=1)        0.840   ipbus/trans/tx_data<29>
    SLICE_X50Y76.D       Tilo                  0.205   ipbus/trans/iface/hlen<13>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata221
    RAMB16_X2Y24.DIA1    net (fanout=1)        2.289   ipbus/trans_out_wdata<29>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (1.358ns logic, 5.217ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X36Y86.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.028ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.113 - 1.053)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y86.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X36Y86.DX      net (fanout=7)        0.153   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X36Y86.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.246ns logic, 0.153ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X36Y86.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.043ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.113 - 1.053)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y86.AQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X36Y86.AX      net (fanout=24)       0.168   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X36Y86.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.246ns logic, 0.168ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X38Y82.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.247ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (1.122 - 1.062)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X38Y82.A3      net (fanout=2)        0.289   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X38Y82.CLK     Tah         (-Th)    -0.131   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff_rt
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.329ns logic, 0.289ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.630ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0 (SLICE_X12Y101.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
    SLICE_X22Y102.A4     net (fanout=6)        1.994   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
    SLICE_X22Y102.A      Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_rx_state[1]_GND_23_o_equal_28_o1
    SLICE_X12Y101.CE     net (fanout=2)        1.666   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
    SLICE_X12Y101.CLK    Tceck                 0.335   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.929ns logic, 3.660ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.AMUX   Tshcko                0.488   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X22Y102.A1     net (fanout=6)        0.510   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X22Y102.A      Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_rx_state[1]_GND_23_o_equal_28_o1
    SLICE_X12Y101.CE     net (fanout=2)        1.666   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
    SLICE_X12Y101.CLK    Tceck                 0.335   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.026ns logic, 2.176ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3 (SLICE_X12Y101.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
    SLICE_X22Y102.A4     net (fanout=6)        1.994   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
    SLICE_X22Y102.A      Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_rx_state[1]_GND_23_o_equal_28_o1
    SLICE_X12Y101.CE     net (fanout=2)        1.666   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
    SLICE_X12Y101.CLK    Tceck                 0.315   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.909ns logic, 3.660ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.AMUX   Tshcko                0.488   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X22Y102.A1     net (fanout=6)        0.510   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X22Y102.A      Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_rx_state[1]_GND_23_o_equal_28_o1
    SLICE_X12Y101.CE     net (fanout=2)        1.666   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
    SLICE_X12Y101.CLK    Tceck                 0.315   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (1.006ns logic, 2.176ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2 (SLICE_X12Y101.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y102.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
    SLICE_X22Y102.A4     net (fanout=6)        1.994   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
    SLICE_X22Y102.A      Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_rx_state[1]_GND_23_o_equal_28_o1
    SLICE_X12Y101.CE     net (fanout=2)        1.666   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
    SLICE_X12Y101.CLK    Tceck                 0.314   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (0.908ns logic, 3.660ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.181ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y102.AMUX   Tshcko                0.488   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X22Y102.A1     net (fanout=6)        0.510   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2
    SLICE_X22Y102.A      Tilo                  0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_rx_state[1]_GND_23_o_equal_28_o1
    SLICE_X12Y101.CE     net (fanout=2)        1.666   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o
    SLICE_X12Y101.CLK    Tceck                 0.314   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (1.005ns logic, 2.176ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X10Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.AQ     Tcko                  0.200   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0
    SLICE_X10Y101.BX     net (fanout=1)        0.228   eth/rx_data_e<0>
    SLICE_X10Y101.CLK    Tdh         (-Th)     0.111   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.089ns logic, 0.228ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (SLICE_X10Y101.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.BQ     Tcko                  0.200   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1
    SLICE_X10Y101.BI     net (fanout=1)        0.123   eth/rx_data_e<1>
    SLICE_X10Y101.CLK    Tdh         (-Th)     0.000   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.200ns logic, 0.123ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X10Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.CQ     Tcko                  0.200   eth/rx_data_e<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2
    SLICE_X10Y101.CX     net (fanout=1)        0.224   eth/rx_data_e<2>
    SLICE_X10Y101.CLK    Tdh         (-Th)     0.098   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.102ns logic, 0.224ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  Location pin: SLICE_X10Y100.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  Location pin: SLICE_X10Y100.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.A4      net (fanout=1)        0.656   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.635ns logic, 0.656ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y54.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y54.B3      net (fanout=1)        0.460   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.635ns logic, 0.460ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y54.C3      net (fanout=1)        0.451   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.635ns logic, 0.451ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.BX      net (fanout=3)        0.202   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.AX      net (fanout=4)        0.207   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.CX      net (fanout=3)        0.204   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.303ns logic, 0.204ns route)
                                                       (59.8% logic, 40.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.091ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y62.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y62.A3      net (fanout=4)        0.473   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y62.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.618ns logic, 0.473ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X47Y62.C5      net (fanout=3)        0.338   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X47Y62.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.688ns logic, 0.338ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y62.B5      net (fanout=3)        0.363   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y62.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.618ns logic, 0.363ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X47Y62.AX      net (fanout=1)        0.189   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X47Y62.BX      net (fanout=1)        0.190   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.CQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X47Y62.CX      net (fanout=1)        0.192   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.257ns logic, 0.192ns route)
                                                       (57.2% logic, 42.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.444ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y52.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y52.B2      net (fanout=1)        0.829   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y52.CLK     Tas                   0.154   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.615ns logic, 0.829ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X50Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X50Y49.DX      net (fanout=1)        0.807   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X50Y49.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.527ns logic, 0.807ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y52.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X48Y52.A3      net (fanout=1)        0.682   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X48Y52.CLK     Tas                   0.154   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.615ns logic, 0.682ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X45Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X45Y52.AX      net (fanout=1)        0.268   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X45Y52.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.257ns logic, 0.268ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X50Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 12.890ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2
    SLICE_X50Y49.CX      net (fanout=1)        0.302   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<2>
    SLICE_X50Y49.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.246ns logic, 0.302ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (SLICE_X50Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1
    SLICE_X50Y49.BX      net (fanout=1)        0.335   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
    SLICE_X50Y49.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.246ns logic, 0.335ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.726ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X45Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.726ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X45Y61.AX      net (fanout=1)        1.272   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X45Y61.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.726ns (0.454ns logic, 1.272ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y61.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.CMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y61.C3      net (fanout=1)        0.665   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y61.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (0.688ns logic, 0.665ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y61.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    SLICE_X49Y61.A3      net (fanout=1)        0.637   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<0>
    SLICE_X49Y61.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.688ns logic, 0.637ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y61.AX      net (fanout=1)        0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y61.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.257ns logic, 0.227ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y61.BX      net (fanout=1)        0.228   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y61.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.257ns logic, 0.228ns route)
                                                       (53.0% logic, 47.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.CQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y61.CX      net (fanout=1)        0.230   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y61.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.257ns logic, 0.230ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.941ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_11 (SLICE_X37Y66.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_11 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_11 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_11 to slaves/slave2/ipbus_out_ipb_rdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.DQ      Tcko                  0.408   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_11
    SLICE_X37Y66.B1      net (fanout=4)        1.211   slaves/hitcount1<11>
    SLICE_X37Y66.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux2112
                                                       slaves/slave2/ipbus_out_ipb_rdata_11
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.730ns logic, 1.211ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_29 (SLICE_X45Y65.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_29 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_29 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_29 to slaves/slave4/ipbus_out_ipb_rdata_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y69.BQ      Tcko                  0.408   slaves/hitcount2<31>
                                                       slaves/TDCchannels/dc2/hitCount_29
    SLICE_X45Y65.B3      net (fanout=4)        1.302   slaves/hitcount2<29>
    SLICE_X45Y65.CLK     Tas                   0.227   slaves/ipbr[4]_ipb_rdata<13>
                                                       slaves/slave4/mux21111
                                                       slaves/slave4/ipbus_out_ipb_rdata_29
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.635ns logic, 1.302ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave3/ipbus_out_ipb_rdata_0 (SLICE_X42Y66.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/ramManager/handshakeFPGA (FF)
  Destination:          slaves/slave3/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/ramManager/handshakeFPGA to slaves/slave3/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.CMUX    Tshcko                0.461   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/handshakeFPGA
    SLICE_X42Y66.A2      net (fanout=4)        1.134   handshakeleds_0_OBUF
    SLICE_X42Y66.CLK     Tas                   0.341   slaves/ipbr[3]_ipb_rdata<6>
                                                       slaves/slave3/mux1101
                                                       slaves/slave3/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.802ns logic, 1.134ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_19 (SLICE_X47Y66.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_19 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_19 to slaves/slave4/ipbus_out_ipb_rdata_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.DQ      Tcko                  0.200   slaves/hitcount2<19>
                                                       slaves/TDCchannels/dc2/hitCount_19
    SLICE_X47Y66.A3      net (fanout=4)        0.170   slaves/hitcount2<19>
    SLICE_X47Y66.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<6>
                                                       slaves/slave4/mux1011
                                                       slaves/slave4/ipbus_out_ipb_rdata_19
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.355ns logic, 0.170ns route)
                                                       (67.6% logic, 32.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_26 (SLICE_X47Y68.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_26 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_26 to slaves/slave4/ipbus_out_ipb_rdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y68.CQ      Tcko                  0.200   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_26
    SLICE_X47Y68.B4      net (fanout=4)        0.119   slaves/hitcount2<26>
    SLICE_X47Y68.CLK     Tah         (-Th)    -0.215   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1811
                                                       slaves/slave4/ipbus_out_ipb_rdata_26
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.415ns logic, 0.119ns route)
                                                       (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_23 (SLICE_X45Y68.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_23 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_23 to slaves/slave4/ipbus_out_ipb_rdata_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.DQ      Tcko                  0.200   slaves/hitcount2<23>
                                                       slaves/TDCchannels/dc2/hitCount_23
    SLICE_X45Y68.D5      net (fanout=4)        0.213   slaves/hitcount2<23>
    SLICE_X45Y68.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<22>
                                                       slaves/slave4/mux1511
                                                       slaves/slave4/ipbus_out_ipb_rdata_23
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.355ns logic, 0.213ns route)
                                                       (62.5% logic, 37.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.421ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y69.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.447   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X35Y69.A3      net (fanout=2)        0.652   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X35Y69.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (0.769ns logic, 0.652ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X49Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.AQ      Tcko                  0.447   slaves/slave3/reg_0<8>
                                                       slaves/slave3/reg_0_0
    SLICE_X49Y70.A6      net (fanout=2)        0.583   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X49Y70.CLK     Tas                   0.322   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.769ns logic, 0.583ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X49Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.733ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.AQ      Tcko                  0.234   slaves/slave3/reg_0<8>
                                                       slaves/slave3/reg_0_0
    SLICE_X49Y70.A6      net (fanout=2)        0.284   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X49Y70.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.733ns (0.449ns logic, 0.284ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y69.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.AQ      Tcko                  0.234   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X35Y69.A3      net (fanout=2)        0.375   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X35Y69.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.449ns logic, 0.375ns route)
                                                       (54.5% logic, 45.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.703ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17 (SLICE_X12Y40.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.560 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.CQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D6       net (fanout=1)        0.304   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D        Tilo                  0.205   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X8Y82.B3       net (fanout=284)      1.034   mac_rx_valid
    SLICE_X8Y82.B        Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X14Y41.D4      net (fanout=533)      4.123   ipbus/udp_if/rx_reset
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.335   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (1.395ns logic, 6.118ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.458ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.560 - 0.600)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.BMUX     Tshcko                0.455   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X8Y82.B1       net (fanout=1)        0.480   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X8Y82.B        Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X14Y41.D4      net (fanout=533)      4.123   ipbus/udp_if/rx_reset
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.335   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (1.198ns logic, 5.260ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.902ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.560 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.CQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D6       net (fanout=1)        0.304   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D        Tilo                  0.205   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X14Y41.D1      net (fanout=284)      3.751   mac_rx_valid
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.335   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_17
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (1.190ns logic, 4.712ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16 (SLICE_X12Y40.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.560 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.CQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D6       net (fanout=1)        0.304   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D        Tilo                  0.205   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X8Y82.B3       net (fanout=284)      1.034   mac_rx_valid
    SLICE_X8Y82.B        Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X14Y41.D4      net (fanout=533)      4.123   ipbus/udp_if/rx_reset
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.318   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (1.378ns logic, 6.118ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.560 - 0.600)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.BMUX     Tshcko                0.455   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X8Y82.B1       net (fanout=1)        0.480   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X8Y82.B        Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X14Y41.D4      net (fanout=533)      4.123   ipbus/udp_if/rx_reset
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.318   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (1.181ns logic, 5.260ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.885ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.560 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.CQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D6       net (fanout=1)        0.304   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D        Tilo                  0.205   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X14Y41.D1      net (fanout=284)      3.751   mac_rx_valid
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.318   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_16
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (1.173ns logic, 4.712ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18 (SLICE_X12Y40.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.560 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.CQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D6       net (fanout=1)        0.304   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D        Tilo                  0.205   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X8Y82.B3       net (fanout=284)      1.034   mac_rx_valid
    SLICE_X8Y82.B        Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X14Y41.D4      net (fanout=533)      4.123   ipbus/udp_if/rx_reset
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.315   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (1.375ns logic, 6.118ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.560 - 0.600)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.BMUX     Tshcko                0.455   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X8Y82.B1       net (fanout=1)        0.480   ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X8Y82.B        Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X14Y41.D4      net (fanout=533)      4.123   ipbus/udp_if/rx_reset
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.315   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (1.178ns logic, 5.260ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.560 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.CQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D6       net (fanout=1)        0.304   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X8Y92.D        Tilo                  0.205   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X14Y41.D1      net (fanout=284)      3.751   mac_rx_valid
    SLICE_X14Y41.D       Tilo                  0.203   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<44>
                                                       ipbus/udp_if/resend/_n0030_inv1
    SLICE_X12Y40.CE      net (fanout=6)        0.657   ipbus/udp_if/resend/_n0030_inv
    SLICE_X12Y40.CLK     Tceck                 0.315   ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask<22>
                                                       ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_18
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.170ns logic, 4.712ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X1Y30.WEA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/wea (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/wea to ipbus/udp_if/internal_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y63.AQ      Tcko                  0.200   ipbus/udp_if/addra<7>
                                                       ipbus/udp_if/rx_ram_mux/wea
    RAMB16_X1Y30.WEA0    net (fanout=8)        0.137   ipbus/udp_if/wea
    RAMB16_X1Y30.CLKA    Trckc_WEA   (-Th)     0.053   ipbus/udp_if/internal_ram/Mram_ram1
                                                       ipbus/udp_if/internal_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.147ns logic, 0.137ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25 (SLICE_X54Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.CQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2
    SLICE_X54Y57.SR      net (fanout=15)       0.139   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
    SLICE_X54Y57.CLK     Tcksr       (-Th)    -0.001   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.201ns logic, 0.139ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24 (SLICE_X54Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.CQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2
    SLICE_X54Y57.SR      net (fanout=15)       0.139   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<2>
    SLICE_X54Y57.CLK     Tcksr       (-Th)    -0.025   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC<25>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.225ns logic, 0.139ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.825ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB16_X3Y30.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.759ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.574 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X46Y61.B2      net (fanout=101)      2.823   ipb_master_out_ipb_addr<9>
    SLICE_X46Y61.B       Tilo                  0.205   slaves/fabric/N142
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata61
    SLICE_X48Y67.A2      net (fanout=2)        1.069   slaves/fabric/Mmux_ipb_out_ipb_rdata6
    SLICE_X48Y67.AMUX    Tilo                  0.261   slaves/fabric/N144
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata62_SW3
    SLICE_X46Y61.A3      net (fanout=1)        0.947   slaves/fabric/N145
    SLICE_X46Y61.A       Tilo                  0.205   slaves/fabric/N142
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata63
    SLICE_X45Y81.B6      net (fanout=2)        1.760   ipb_master_in_ipb_rdata<14>
    SLICE_X45Y81.B       Tilo                  0.259   ipbus/trans/sm/err_d<1>
                                                       ipbus/trans/sm/mux1041
    SLICE_X50Y80.B3      net (fanout=1)        0.906   ipbus/trans/tx_data<14>
    SLICE_X50Y80.B       Tilo                  0.205   ipbus/trans/iface/blen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata61
    RAMB16_X3Y30.DIA0    net (fanout=1)        2.372   ipbus/trans_out_wdata<14>
    RAMB16_X3Y30.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram8
    -------------------------------------------------  ---------------------------
    Total                                     11.759ns (1.882ns logic, 9.877ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.557ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.574 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X46Y61.B2      net (fanout=101)      2.823   ipb_master_out_ipb_addr<9>
    SLICE_X46Y61.B       Tilo                  0.205   slaves/fabric/N142
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata61
    SLICE_X48Y67.A2      net (fanout=2)        1.069   slaves/fabric/Mmux_ipb_out_ipb_rdata6
    SLICE_X48Y67.A       Tilo                  0.203   slaves/fabric/N144
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata62_SW2
    SLICE_X46Y61.A5      net (fanout=1)        0.803   slaves/fabric/N144
    SLICE_X46Y61.A       Tilo                  0.205   slaves/fabric/N142
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata63
    SLICE_X45Y81.B6      net (fanout=2)        1.760   ipb_master_in_ipb_rdata<14>
    SLICE_X45Y81.B       Tilo                  0.259   ipbus/trans/sm/err_d<1>
                                                       ipbus/trans/sm/mux1041
    SLICE_X50Y80.B3      net (fanout=1)        0.906   ipbus/trans/tx_data<14>
    SLICE_X50Y80.B       Tilo                  0.205   ipbus/trans/iface/blen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata61
    RAMB16_X3Y30.DIA0    net (fanout=1)        2.372   ipbus/trans_out_wdata<14>
    RAMB16_X3Y30.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram8
    -------------------------------------------------  ---------------------------
    Total                                     11.557ns (1.824ns logic, 9.733ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.067ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.574 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X46Y61.B1      net (fanout=101)      2.131   ipb_master_out_ipb_addr<8>
    SLICE_X46Y61.B       Tilo                  0.205   slaves/fabric/N142
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata61
    SLICE_X48Y67.A2      net (fanout=2)        1.069   slaves/fabric/Mmux_ipb_out_ipb_rdata6
    SLICE_X48Y67.AMUX    Tilo                  0.261   slaves/fabric/N144
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata62_SW3
    SLICE_X46Y61.A3      net (fanout=1)        0.947   slaves/fabric/N145
    SLICE_X46Y61.A       Tilo                  0.205   slaves/fabric/N142
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata63
    SLICE_X45Y81.B6      net (fanout=2)        1.760   ipb_master_in_ipb_rdata<14>
    SLICE_X45Y81.B       Tilo                  0.259   ipbus/trans/sm/err_d<1>
                                                       ipbus/trans/sm/mux1041
    SLICE_X50Y80.B3      net (fanout=1)        0.906   ipbus/trans/tx_data<14>
    SLICE_X50Y80.B       Tilo                  0.205   ipbus/trans/iface/blen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata61
    RAMB16_X3Y30.DIA0    net (fanout=1)        2.372   ipbus/trans_out_wdata<14>
    RAMB16_X3Y30.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram8
    -------------------------------------------------  ---------------------------
    Total                                     11.067ns (1.882ns logic, 9.185ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X3Y26.DIA1), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.568 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X40Y65.C1      net (fanout=101)      2.363   ipb_master_out_ipb_addr<9>
    SLICE_X40Y65.C       Tilo                  0.205   slaves/fabric/N117
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata301
    SLICE_X43Y65.A4      net (fanout=2)        0.778   slaves/fabric/Mmux_ipb_out_ipb_rdata30
    SLICE_X43Y65.AMUX    Tilo                  0.313   slaves/fabric/N99
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW3
    SLICE_X40Y65.B2      net (fanout=1)        0.981   slaves/fabric/N120
    SLICE_X40Y65.B       Tilo                  0.205   slaves/fabric/N117
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata303
    SLICE_X45Y74.A1      net (fanout=2)        1.390   ipb_master_in_ipb_rdata<7>
    SLICE_X45Y74.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<31>
                                                       ipbus/trans/sm/mux101191
    SLICE_X53Y74.D4      net (fanout=1)        0.877   ipbus/trans/tx_data<7>
    SLICE_X53Y74.D       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X3Y26.DIA1    net (fanout=1)        2.131   ipbus/trans_out_wdata<7>
    RAMB16_X3Y26.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.508ns (1.988ns logic, 8.520ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.031ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.568 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X40Y65.C1      net (fanout=101)      2.363   ipb_master_out_ipb_addr<9>
    SLICE_X40Y65.C       Tilo                  0.205   slaves/fabric/N117
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata301
    SLICE_X43Y65.A4      net (fanout=2)        0.778   slaves/fabric/Mmux_ipb_out_ipb_rdata30
    SLICE_X43Y65.A       Tilo                  0.259   slaves/fabric/N99
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW2
    SLICE_X40Y65.B5      net (fanout=1)        0.558   slaves/fabric/N119
    SLICE_X40Y65.B       Tilo                  0.205   slaves/fabric/N117
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata303
    SLICE_X45Y74.A1      net (fanout=2)        1.390   ipb_master_in_ipb_rdata<7>
    SLICE_X45Y74.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<31>
                                                       ipbus/trans/sm/mux101191
    SLICE_X53Y74.D4      net (fanout=1)        0.877   ipbus/trans/tx_data<7>
    SLICE_X53Y74.D       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X3Y26.DIA1    net (fanout=1)        2.131   ipbus/trans_out_wdata<7>
    RAMB16_X3Y26.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.031ns (1.934ns logic, 8.097ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.977ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.568 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X40Y65.C1      net (fanout=101)      2.363   ipb_master_out_ipb_addr<9>
    SLICE_X40Y65.C       Tilo                  0.205   slaves/fabric/N117
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata301
    SLICE_X40Y65.D3      net (fanout=2)        0.384   slaves/fabric/Mmux_ipb_out_ipb_rdata30
    SLICE_X40Y65.DMUX    Tilo                  0.251   slaves/fabric/N117
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW1
    SLICE_X40Y65.B4      net (fanout=1)        0.906   slaves/fabric/N118
    SLICE_X40Y65.B       Tilo                  0.205   slaves/fabric/N117
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata303
    SLICE_X45Y74.A1      net (fanout=2)        1.390   ipb_master_in_ipb_rdata<7>
    SLICE_X45Y74.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<31>
                                                       ipbus/trans/sm/mux101191
    SLICE_X53Y74.D4      net (fanout=1)        0.877   ipbus/trans/tx_data<7>
    SLICE_X53Y74.D       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata301
    RAMB16_X3Y26.DIA1    net (fanout=1)        2.131   ipbus/trans_out_wdata<7>
    RAMB16_X3Y26.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      9.977ns (1.926ns logic, 8.051ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X2Y22.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.325ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.550 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X42Y65.B1      net (fanout=101)      2.328   ipb_master_out_ipb_addr<9>
    SLICE_X42Y65.B       Tilo                  0.205   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata271
    SLICE_X42Y65.C4      net (fanout=2)        0.352   slaves/fabric/Mmux_ipb_out_ipb_rdata27
    SLICE_X42Y65.CMUX    Tilo                  0.251   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata272_SW1
    SLICE_X42Y65.A5      net (fanout=1)        1.027   slaves/fabric/N98
    SLICE_X42Y65.A       Tilo                  0.205   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata273
    SLICE_X39Y74.A3      net (fanout=2)        1.397   ipb_master_in_ipb_rdata<4>
    SLICE_X39Y74.A       Tilo                  0.259   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/mux101161
    SLICE_X41Y75.B3      net (fanout=1)        0.645   ipbus/trans/tx_data<4>
    SLICE_X41Y75.B       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB16_X2Y22.DIA0    net (fanout=1)        2.650   ipbus/trans_out_wdata<4>
    RAMB16_X2Y22.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                     10.325ns (1.926ns logic, 8.399ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.550 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X42Y65.B6      net (fanout=101)      1.860   ipb_master_out_ipb_addr<8>
    SLICE_X42Y65.B       Tilo                  0.205   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata271
    SLICE_X42Y65.C4      net (fanout=2)        0.352   slaves/fabric/Mmux_ipb_out_ipb_rdata27
    SLICE_X42Y65.CMUX    Tilo                  0.251   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata272_SW1
    SLICE_X42Y65.A5      net (fanout=1)        1.027   slaves/fabric/N98
    SLICE_X42Y65.A       Tilo                  0.205   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata273
    SLICE_X39Y74.A3      net (fanout=2)        1.397   ipb_master_in_ipb_rdata<4>
    SLICE_X39Y74.A       Tilo                  0.259   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/mux101161
    SLICE_X41Y75.B3      net (fanout=1)        0.645   ipbus/trans/tx_data<4>
    SLICE_X41Y75.B       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB16_X2Y22.DIA0    net (fanout=1)        2.650   ipbus/trans_out_wdata<4>
    RAMB16_X2Y22.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      9.857ns (1.926ns logic, 7.931ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.550 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X42Y65.B1      net (fanout=101)      2.328   ipb_master_out_ipb_addr<9>
    SLICE_X42Y65.B       Tilo                  0.205   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata271
    SLICE_X43Y65.B5      net (fanout=2)        0.197   slaves/fabric/Mmux_ipb_out_ipb_rdata27
    SLICE_X43Y65.BMUX    Tilo                  0.313   slaves/fabric/N99
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata272_SW3
    SLICE_X42Y65.A2      net (fanout=1)        0.568   slaves/fabric/N100
    SLICE_X42Y65.A       Tilo                  0.205   slaves/fabric/N97
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata273
    SLICE_X39Y74.A3      net (fanout=2)        1.397   ipb_master_in_ipb_rdata<4>
    SLICE_X39Y74.A       Tilo                  0.259   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/mux101161
    SLICE_X41Y75.B3      net (fanout=1)        0.645   ipbus/trans/tx_data<4>
    SLICE_X41Y75.B       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB16_X2Y22.DIA0    net (fanout=1)        2.650   ipbus/trans_out_wdata<4>
    RAMB16_X2Y22.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (1.988ns logic, 7.785ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y36.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/sm/addr_5 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/sm/addr_5 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.BQ      Tcko                  0.234   ipb_master_out_ipb_addr<7>
                                                       ipbus/trans/sm/addr_5
    RAMB16_X2Y36.ADDRB10 net (fanout=3)        0.172   ipb_master_out_ipb_addr<5>
    RAMB16_X2Y36.CLKB    Trckc_ADDRB (-Th)     0.066   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.168ns logic, 0.172ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y36.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/sm/addr_6 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/sm/addr_6 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.CQ      Tcko                  0.234   ipb_master_out_ipb_addr<7>
                                                       ipbus/trans/sm/addr_6
    RAMB16_X2Y36.ADDRB11 net (fanout=3)        0.172   ipb_master_out_ipb_addr<6>
    RAMB16_X2Y36.CLKB    Trckc_ADDRB (-Th)     0.066   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.168ns logic, 0.172ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (SLICE_X36Y86.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 to ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y86.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    SLICE_X36Y86.C5      net (fanout=1)        0.060   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>
    SLICE_X36Y86.CLK     Tah         (-Th)    -0.121   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.522ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X47Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X47Y63.CX      net (fanout=3)        0.551   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X47Y63.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.524ns logic, 0.551ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (SLICE_X47Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.007ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y63.BX      net (fanout=3)        0.553   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y63.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.454ns logic, 0.553ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y61.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y61.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y53.A6      net (fanout=4)        0.028   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y54.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13192 paths analyzed, 1661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.978ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount2_tm1_31 (SLICE_X45Y63.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_21 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_31 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.848ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.578 - 0.606)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_21 to slaves/TDCchannels/hitCount2_tm1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.DMUX    Tshcko                0.488   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/hitCount2_tm1_21
    SLICE_X44Y64.D1      net (fanout=1)        1.401   slaves/TDCchannels/hitCount2_tm1<21>
    SLICE_X44Y64.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.655ns logic, 3.193ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_27 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_31 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.578 - 0.607)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_27 to slaves/TDCchannels/hitCount2_tm1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.DQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<27>
                                                       slaves/TDCchannels/hitCount2_tm1_27
    SLICE_X44Y65.B2      net (fanout=1)        1.469   slaves/TDCchannels/hitCount2_tm1<27>
    SLICE_X44Y65.CMUX    Topbc                 0.522   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<9>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.535ns logic, 3.258ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_18 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_31 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.578 - 0.607)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_18 to slaves/TDCchannels/hitCount2_tm1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.CMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<27>
                                                       slaves/TDCchannels/hitCount2_tm1_18
    SLICE_X44Y64.C1      net (fanout=1)        1.206   slaves/TDCchannels/hitCount2_tm1<18>
    SLICE_X44Y64.COUT    Topcyc                0.277   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<6>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.644ns logic, 2.998ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount2_tm1_29 (SLICE_X45Y63.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_21 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_29 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.578 - 0.606)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_21 to slaves/TDCchannels/hitCount2_tm1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.DMUX    Tshcko                0.488   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/hitCount2_tm1_21
    SLICE_X44Y64.D1      net (fanout=1)        1.401   slaves/TDCchannels/hitCount2_tm1<21>
    SLICE_X44Y64.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_29
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (1.654ns logic, 3.193ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_27 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_29 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.578 - 0.607)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_27 to slaves/TDCchannels/hitCount2_tm1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.DQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<27>
                                                       slaves/TDCchannels/hitCount2_tm1_27
    SLICE_X44Y65.B2      net (fanout=1)        1.469   slaves/TDCchannels/hitCount2_tm1<27>
    SLICE_X44Y65.CMUX    Topbc                 0.522   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<9>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_29
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (1.534ns logic, 3.258ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_18 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_29 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.641ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.578 - 0.607)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_18 to slaves/TDCchannels/hitCount2_tm1_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.CMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<27>
                                                       slaves/TDCchannels/hitCount2_tm1_18
    SLICE_X44Y64.C1      net (fanout=1)        1.206   slaves/TDCchannels/hitCount2_tm1<18>
    SLICE_X44Y64.COUT    Topcyc                0.277   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<6>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.362   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_29
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.643ns logic, 2.998ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount2_tm1_30 (SLICE_X45Y63.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_21 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_30 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.578 - 0.606)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_21 to slaves/TDCchannels/hitCount2_tm1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.DMUX    Tshcko                0.488   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/hitCount2_tm1_21
    SLICE_X44Y64.D1      net (fanout=1)        1.401   slaves/TDCchannels/hitCount2_tm1<21>
    SLICE_X44Y64.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_30
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (1.653ns logic, 3.193ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_27 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_30 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.578 - 0.607)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_27 to slaves/TDCchannels/hitCount2_tm1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.DQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<27>
                                                       slaves/TDCchannels/hitCount2_tm1_27
    SLICE_X44Y65.B2      net (fanout=1)        1.469   slaves/TDCchannels/hitCount2_tm1<27>
    SLICE_X44Y65.CMUX    Topbc                 0.522   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<9>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_30
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.533ns logic, 3.258ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_18 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_30 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.640ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.578 - 0.607)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_18 to slaves/TDCchannels/hitCount2_tm1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.CMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<27>
                                                       slaves/TDCchannels/hitCount2_tm1_18
    SLICE_X44Y64.C1      net (fanout=1)        1.206   slaves/TDCchannels/hitCount2_tm1<18>
    SLICE_X44Y64.COUT    Topcyc                0.277   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<6>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X44Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X41Y62.C4      net (fanout=2)        0.882   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X41Y62.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1
    SLICE_X45Y63.CE      net (fanout=13)       0.907   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv
    SLICE_X45Y63.CLK     Tceck                 0.361   slaves/TDCchannels/hitCount2_tm1<15>
                                                       slaves/TDCchannels/hitCount2_tm1_30
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (1.642ns logic, 2.998ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP (SLICE_X44Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X44Y48.D1      net (fanout=11)       0.362   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X44Y48.CLK     Tah         (-Th)     0.293   slaves/TDCchannels/dc1/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (-0.095ns logic, 0.362ns route)
                                                       (-35.6% logic, 135.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP (SLICE_X44Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X44Y48.D1      net (fanout=11)       0.362   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X44Y48.CLK     Tah         (-Th)     0.293   slaves/TDCchannels/dc1/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (-0.095ns logic, 0.362ns route)
                                                       (-35.6% logic, 135.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/SP (SLICE_X44Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    SLICE_X44Y48.D1      net (fanout=11)       0.362   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    SLICE_X44Y48.CLK     Tah         (-Th)     0.293   slaves/TDCchannels/dc1/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (-0.095ns logic, 0.362ns route)
                                                       (-35.6% logic, 135.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  16.490ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.490ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.945ns (Levels of Logic = 1)
  Clock Path Delay:     11.254ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=110)      7.309   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y61.CLK     net (fanout=959)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     11.254ns (1.869ns logic, 9.385ns route)
                                                       (16.6% logic, 83.4% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.BMUX    Tshcko                0.455   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.109   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      4.945ns (2.836ns logic, 2.109ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.391ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 1)
  Clock Path Delay:     11.228ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=110)      7.309   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y81.CLK     net (fanout=959)      1.224   clk125
    -------------------------------------------------  ---------------------------
    Total                                     11.228ns (1.869ns logic, 9.359ns route)
                                                       (16.6% logic, 83.4% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.AQ      Tcko                  0.391   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        2.100   gmii_txd_5_OBUF
    G14.PAD              Tioop                 2.381   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (2.772ns logic, 2.100ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.356ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 1)
  Clock Path Delay:     11.254ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=110)      7.309   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y61.CLK     net (fanout=959)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     11.254ns (1.869ns logic, 9.385ns route)
                                                       (16.6% logic, 83.4% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.BQ      Tcko                  0.408   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.022   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (2.789ns logic, 2.022ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.055ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 1)
  Clock Path Delay:     6.718ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=110)      4.547   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y70.CLK     net (fanout=959)      0.694   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (1.152ns logic, 5.566ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y70.DQ      Tcko                  0.198   gmii_txd_4_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        1.034   gmii_txd_4_OBUF
    J13.PAD              Tioop                 1.396   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (1.594ns logic, 1.034ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<0> (H16.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.056ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_0 (FF)
  Destination:          gmii_txd<0> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Clock Path Delay:     6.720ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=110)      4.547   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y69.CLK     net (fanout=959)      0.696   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (1.152ns logic, 5.568ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_0 to gmii_txd<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AQ      Tcko                  0.200   gmii_txd_0_OBUF
                                                       eth/gmii_txd_0
    H16.O                net (fanout=1)        1.031   gmii_txd_0_OBUF
    H16.PAD              Tioop                 1.396   gmii_txd<0>
                                                       gmii_txd_0_OBUF
                                                       gmii_txd<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.596ns logic, 1.031ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.063ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.634ns (Levels of Logic = 1)
  Clock Path Delay:     6.720ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp661.IMUX
    DCM_X0Y7.CLKIN       net (fanout=110)      4.547   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y69.CLK     net (fanout=959)      0.696   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (1.152ns logic, 5.568ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AMUX    Tshcko                0.238   gmii_txd_0_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        1.000   gmii_txd_2_OBUF
    K14.PAD              Tioop                 1.396   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (1.634ns logic, 1.000ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp661.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp665.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp661.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp665.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp661.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp665.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp661.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp665.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp661.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp665.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp661.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp665.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp661.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      9.059ns|      9.629ns|            0|            0|         6019|        94350|
| TS_clocks_clk_125_i           |      8.000ns|      7.703ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     11.825ns|          N/A|            0|            0|        31713|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.522ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      4.978ns|          N/A|            0|            0|        13192|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.630ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        16.490(R)|      SLOW  |         9.397(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        16.356(R)|      SLOW  |         9.325(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        15.925(R)|      SLOW  |         9.056(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        16.014(R)|      SLOW  |         9.141(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        15.959(R)|      SLOW  |         9.063(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        16.307(R)|      SLOW  |         9.291(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        15.933(R)|      SLOW  |         9.055(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        16.391(R)|      SLOW  |         9.318(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        16.324(R)|      SLOW  |         9.308(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        16.149(R)|      SLOW  |         9.197(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.630|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   11.825|         |    1.261|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.565 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       16.490|      SLOW  |        9.397|      FAST  |         0.565|
gmii_tx_er                                     |       16.356|      SLOW  |        9.325|      FAST  |         0.431|
gmii_txd<0>                                    |       15.925|      SLOW  |        9.056|      FAST  |         0.000|
gmii_txd<1>                                    |       16.014|      SLOW  |        9.141|      FAST  |         0.089|
gmii_txd<2>                                    |       15.959|      SLOW  |        9.063|      FAST  |         0.034|
gmii_txd<3>                                    |       16.307|      SLOW  |        9.291|      FAST  |         0.382|
gmii_txd<4>                                    |       15.933|      SLOW  |        9.055|      FAST  |         0.008|
gmii_txd<5>                                    |       16.391|      SLOW  |        9.318|      FAST  |         0.466|
gmii_txd<6>                                    |       16.324|      SLOW  |        9.308|      FAST  |         0.399|
gmii_txd<7>                                    |       16.149|      SLOW  |        9.197|      FAST  |         0.224|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 8  Score: 1191  (Setup/Max: 1191, Hold: 0)

Constraints cover 102390 paths, 3 nets, and 24342 connections

Design statistics:
   Minimum period:  11.825ns{1}   (Maximum frequency:  84.567MHz)
   Maximum path delay from/to any node:   1.941ns
   Maximum net skew:   0.260ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  16.490ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  6 11:43:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 556 MB



