Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 22:15:33 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                              Path #1                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                                            3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                                           39.071 |              0.492 |
| Logic Delay               | 0.093(20%)                | 8.612(23%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(20%)         |
| Net Delay                 | 0.381(80%)                | 30.459(77%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.396(80%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                                            0.103 |             -0.232 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                                          -35.851 |              2.392 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 7%                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                              658 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT2 LUT4 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT2 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                               59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[245]/D   |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                              Path #2                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                                            3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                                           38.937 |              0.823 |
| Logic Delay               | 0.093(20%)                | 8.546(22%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.097(12%)         |
| Net Delay                 | 0.381(80%)                | 30.391(78%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.726(88%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                                           -0.029 |             -0.111 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                                          -35.849 |              2.182 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 8%                                                                                                                                                                                                                                                                                                                                                                                         | 4% x 2%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                              647 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT2 LUT4 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                               59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[255]/D   |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #3                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                   3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                  38.904 |              0.583 |
| Logic Delay               | 0.093(20%)                | 7.668(20%)                                                                                                                                                                                                                                                                                                                                                              | 0.096(17%)         |
| Net Delay                 | 0.381(80%)                | 31.236(80%)                                                                                                                                                                                                                                                                                                                                                             | 0.487(83%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                  -0.053 |             -0.010 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                 -35.840 |              2.523 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 8%                                                                                                                                                                                                                                                                                                                                                                | 2% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     781 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[244]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                 Path #4                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                   3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                  38.917 |              0.576 |
| Logic Delay               | 0.093(20%)                | 7.730(20%)                                                                                                                                                                                                                                                                                                                                                              | 0.095(17%)         |
| Net Delay                 | 0.381(80%)                | 31.187(80%)                                                                                                                                                                                                                                                                                                                                                             | 0.481(83%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                  -0.019 |             -0.082 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                 -35.819 |              2.458 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 7%                                                                                                                                                                                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                     731 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                       9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                      59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[249]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                              Path #5                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                                            3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                                           38.965 |              0.623 |
| Logic Delay               | 0.093(20%)                | 8.679(23%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.095(16%)         |
| Net Delay                 | 0.381(80%)                | 30.286(77%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.528(84%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                                            0.031 |             -0.149 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                                          -35.817 |              2.345 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 7%                                                                                                                                                                                                                                                                                                                                                                                         | 2% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                              658 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT2 LUT4 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                               59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[251]/D   |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                         Path #6                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                                 38.940 |              0.285 |
| Logic Delay               | 0.093(20%)                | 8.069(21%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(34%)         |
| Net Delay                 | 0.381(80%)                | 30.871(79%)                                                                                                                                                                                                                                                                                                                                                                            | 0.189(66%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                                  0.034 |             -0.046 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                                -35.789 |              2.786 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                    691 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                     59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[250]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                         Path #7                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                                 38.992 |              0.635 |
| Logic Delay               | 0.093(20%)                | 8.504(22%)                                                                                                                                                                                                                                                                                                                                                                             | 0.093(15%)         |
| Net Delay                 | 0.381(80%)                | 30.488(78%)                                                                                                                                                                                                                                                                                                                                                                            | 0.542(85%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                                  0.090 |             -0.241 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                                -35.785 |              2.241 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 1% x 0%                   | 22% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 2% x 1%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                    661 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT3 LUT4 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                     59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[253]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                         Path #8                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                                 38.840 |              0.426 |
| Logic Delay               | 0.093(20%)                | 8.040(21%)                                                                                                                                                                                                                                                                                                                                                                             | 0.093(22%)         |
| Net Delay                 | 0.381(80%)                | 30.800(79%)                                                                                                                                                                                                                                                                                                                                                                            | 0.333(78%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                                 -0.024 |             -0.036 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                                -35.747 |              2.655 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                    691 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                     59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[247]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                           Path #9                                                                                                                                                                                           | WorstPath from Dst |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                                       3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                                      38.843 |              0.494 |
| Logic Delay               | 0.093(20%)                | 8.147(21%)                                                                                                                                                                                                                                                                                                                                                                                  | 0.096(20%)         |
| Net Delay                 | 0.381(80%)                | 30.696(79%)                                                                                                                                                                                                                                                                                                                                                                                 | 0.398(80%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                                      -0.018 |             -0.094 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                                     -35.744 |              2.528 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                             |                    |
| Bounding Box Size         | 1% x 0%                   | 21% x 8%                                                                                                                                                                                                                                                                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                                         692 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                          59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_2[240]/D   |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                      Path #10                                                                                                                                                                                     | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                                                                                                                             3.125 |              3.125 |
| Path Delay                |                     0.474 |                                                                                                                                                                                                                                                                                                                                                                            38.833 |              0.529 |
| Logic Delay               | 0.093(20%)                | 8.145(21%)                                                                                                                                                                                                                                                                                                                                                                        | 0.093(18%)         |
| Net Delay                 | 0.381(80%)                | 30.688(79%)                                                                                                                                                                                                                                                                                                                                                                       | 0.436(82%)         |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                                                                                                                                                                                            -0.015 |             -0.030 |
| Slack                     |                     2.512 |                                                                                                                                                                                                                                                                                                                                                                           -35.731 |              2.558 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 1% x 0%                   | 22% x 8%                                                                                                                                                                                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                                                                                                                               686 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 9 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                                                                                                                                59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[484]/C         | muon_cand_30.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_30.pt_fast[0]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[252]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 |  8 | 9 | 11 | 12 | 15 | 16 | 20 | 21 | 22 | 24 | 25 | 26 | 29 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 53 | 54 | 56 | 57 | 59 | 60 | 61 | 63 | 64 | 65 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 744 | 1 | 14 | 1 |  2 | 14 |  7 |  9 |  5 |  9 |  2 |  1 |  2 | 13 |  3 |  1 | 12 |  2 |  7 |  4 | 10 |  1 |  3 |  6 |  7 |  2 | 10 |  1 |  6 |  5 |  1 |  1 | 14 |  1 |  4 | 11 |  1 |  2 | 14 |  9 |  1 |  4 |  1 |  8 |  8 |  2 |  2 |  1 |  3 |  3 |  2 |  3 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.70 |           3.60 |           34037 | 0(0.0%) | 530(2.6%) | 1022(4.9%) | 2713(13.1%) | 4711(22.7%) | 11785(56.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq320retfan10000_rev_1 | 0.90 |           4.61 |           20585 | 0(0.0%) | 525(2.6%) | 1019(5.0%) | 2608(12.7%) | 4684(22.8%) | 11749(57.1%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       113% | (CLEL_R_X79Y389,CLEL_R_X94Y420) | muon_sorter_1(81%),wrapper(18%) |            0% |        4.4322 | 82%          | 0%         |   9% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |       125% | (CLEM_X80Y388,CLEM_X87Y403)     | muon_sorter_1(97%)              |            0% |        4.8625 | 91%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                4 |       125% | (CLEM_X83Y362,CLEM_X90Y377)     | muon_sorter_1(85%),wrapper(14%) |            0% |        5.0006 | 97%          | 0%         |   7% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                4 |       124% | (CLEL_R_X81Y370,CLEL_R_X88Y385) | muon_sorter_1(88%),wrapper(11%) |            0% |       5.02176 | 96%          | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.479% | (CLEM_X70Y352,CLEM_R_X101Y383) | muon_sorter_1(85%),wrapper(14%) |            0% |       3.65368 | 69%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                6 |           0.964% | (CLEM_X64Y356,CLEM_X95Y419)    | muon_sorter_1(75%),wrapper(24%) |            0% |       3.34341 | 63%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           0.893% | (CLEM_X64Y358,CLEM_X95Y421)    | muon_sorter_1(74%),wrapper(25%) |            0% |       3.30704 | 62%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.978% | (CLEM_X66Y346,CLEM_X97Y425)    | muon_sorter_1(73%),wrapper(26%) |            0% |       3.20325 | 60%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.193% | (CLEM_X78Y361,CLEM_X93Y384)    | muon_sorter_1(82%),wrapper(17%) |            0% |       4.53746 | 88%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.453% | (CLEM_X80Y386,CLEM_X95Y417)    | muon_sorter_1(81%),wrapper(18%) |            0% |       4.26911 | 80%          | 0%         |   8% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.343% | (CLEL_R_X72Y383,CLEM_X95Y406)  | muon_sorter_1(79%),wrapper(20%) |            0% |       4.11378 | 78%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.497% | (CLEM_X76Y349,CLEM_X91Y388)    | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.41466 | 84%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.940% | (CLEL_R_X68Y356,CLEM_X99Y403)  | muon_sorter_1(83%),wrapper(16%) |            0% |       3.61253 | 69%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.245% | (CLEM_X64Y356,CLEM_X95Y419)    | muon_sorter_1(75%),wrapper(24%) |            0% |       3.34341 | 63%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.333% | (CLEM_X64Y356,CLEM_X95Y419)    | muon_sorter_1(75%),wrapper(24%) |            0% |       3.34341 | 63%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.336% | (CLEL_R_X68Y348,CLEM_X99Y427)  | muon_sorter_1(73%),wrapper(26%) |            0% |       3.31528 | 62%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |        85% | (CLEM_X84Y376,CLEM_X85Y377)   | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.27083 | 97%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                1 |        86% | (CLEM_X90Y374,CLEM_X91Y375)   | muon_sorter_1(64%),wrapper(36%) |            0% |        4.5625 | 100%         | 0%         |  28% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                1 |        86% | (CLEM_X80Y400,CLEM_X81Y401)   | muon_sorter_1(92%),wrapper(7%)  |            0% |       5.04167 | 97%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        87% | (CLEM_X90Y400,CLEM_X91Y401)   | muon_sorter_1(96%)              |            0% |       4.96875 | 96%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                1 |        92% | (CLEM_X78Y396,CLEL_R_X79Y397) | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        85% | (CLEM_X80Y396,CLEM_X81Y397)   | muon_sorter_1(98%)              |            0% |           5.5 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        89% | (CLEM_X84Y396,CLEM_X85Y397)   | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        86% | (CLEM_X94Y408,CLEM_X95Y409)   | muon_sorter_1(92%),wrapper(8%)  |            0% |         5.125 | 95%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        86% | (CLEM_X90Y402,CLEM_X91Y403)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       5.46875 | 96%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X92Y402,CLEM_X93Y403)   | muon_sorter_1(95%)              |            0% |           5.5 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        86% | (CLEM_X94Y402,CLEM_X95Y403)   | muon_sorter_1(92%),wrapper(8%)  |            0% |       4.91667 | 95%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X92Y400,CLEM_X93Y401)   | muon_sorter_1(94%),wrapper(6%)  |            0% |       5.20833 | 97%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        88% | (CLEM_X88Y380,CLEM_X91Y383)   | muon_sorter_1(59%),wrapper(40%) |            0% |          4.75 | 99%          | 0%         |  34% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                2 |        88% | (CLEM_X84Y376,CLEM_X87Y379)   | muon_sorter_1(89%),wrapper(10%) |            0% |       5.33036 | 99%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        89% | (CLEM_X88Y376,CLEM_X91Y379)   | muon_sorter_1(57%),wrapper(42%) |            0% |       4.60625 | 100%         | 0%         |  36% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        87% | (CLEM_X84Y372,CLEM_X87Y375)   | muon_sorter_1(89%),wrapper(10%) |            0% |       5.28125 | 99%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        89% | (CLEM_X88Y372,CLEM_X91Y375)   | muon_sorter_1(65%),wrapper(34%) |            0% |         4.675 | 99%          | 0%         |  26% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X92Y405 | 549             | 512          | 67%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X92Y406 | 549             | 511          | 67%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X92Y408   | 547             | 509          | 65%                  | wrapper(52%),muon_sorter_1(47%) | Y                   |
| CLEL_R_X93Y405 | 554             | 512          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X92Y407 | 549             | 510          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X92Y404 | 549             | 513          | 64%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X92Y407   | 547             | 510          | 64%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y397   | 505             | 520          | 63%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X91Y398 | 546             | 519          | 63%                  | muon_sorter_1(72%),wrapper(27%) | Y                   |
| CLEL_R_X92Y408 | 549             | 509          | 63%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X91Y413   | 544             | 504          | 61%                  | muon_sorter_1(81%),wrapper(18%) | Y                   |
| CLEM_X90Y413   | 540             | 504          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X91Y413 | 546             | 504          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X86Y396   | 522             | 521          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X86Y395   | 522             | 522          | 58%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X91Y415   | 544             | 502          | 58%                  | muon_sorter_1(70%),wrapper(30%) | Y                   |
| CLEM_X92Y413   | 547             | 504          | 58%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X91Y414   | 544             | 503          | 58%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEM_X90Y414   | 540             | 503          | 58%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X91Y412   | 544             | 505          | 58%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


