/*
 * Customer HW 2 dependant file
 *
 * Copyright (C) 2025, Broadcom.
 *
 *      Unless you and Broadcom execute a separate written software license
 * agreement governing use of this software, this software is licensed to you
 * under the terms of the GNU General Public License version 2 (the "GPL"),
 * available at http://www.broadcom.com/licenses/GPLv2.php, with the
 * following added to such license:
 *
 *      As a special exception, the copyright holders of this software give you
 * permission to link this software with independent modules, and to copy and
 * distribute the resulting executable under terms of your choice, provided that
 * you also meet, for each linked independent module, the terms and conditions of
 * the license of that module.  An independent module is a module which is not
 * derived from this software.  The special exception does not apply to any
 * modifications of the software.
 *
 *
 * <<Broadcom-WL-IPTag/Dual:>>
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/delay.h>
#include <linux/err.h>
#include <linux/gpio.h>
#include <linux/skbuff.h>
#include <linux/fcntl.h>
#include <linux/fs.h>
#include <linux/of_gpio.h>
#ifdef CONFIG_WIFI_CONTROL_FUNC
#include <linux/wlan_plat.h>
#else
#include <dhd_plat.h>
#endif /* CONFIG_WIFI_CONTROL_FUNC */
#include <dhd_dbg.h>
#include <dhd.h>

#if IS_ENABLED(CONFIG_SOC_GOOGLE)
#if IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
#include <linux/exynos-pci-ctrl.h>
#include <linux/exynos-pci-noti.h>
#else
#include <linux/pcie_google_if.h>
#endif  /* CONFIG_PCI_EXYNOS_GS */
#endif /* CONFIG_SOC_GOOGLE */

#ifdef DHD_COREDUMP
#include <linux/platform_data/sscoredump.h>
#endif /* DHD_COREDUMP */

#ifdef DHD_HOST_CPUFREQ_BOOST
#include <linux/cpufreq.h>
#endif /* DHD_HOST_CPUFREQ_BOOST */

#if IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
#define GOOGLE_PCIE_VENDOR_ID 0x144d
#define GOOGLE_PCIE_DEVICE_ID 0xecec
#define GOOGLE_PCIE_CH_NUM 0
#else
#define GOOGLE_PCIE_VENDOR_ID 0x1ae0
#define GOOGLE_PCIE_DEVICE_ID 0xc001
#define GOOGLE_PCIE_CH_NUM 0
#endif /* CONFIG_PCI_EXYNOS_GS */

#if !IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
uint32 support_l1ss;
module_param(support_l1ss, uint, 0660);
#endif /* !IS_ENABLED(CONFIG_PCI_EXYNOS_GS) */

#ifndef CONFIG_SOC_GOOGLE
#error "Not supported platform"
#endif /* CONFIG_SOC_GOOGLE */

#ifdef CONFIG_BROADCOM_WIFI_RESERVED_MEM
extern int dhd_init_wlan_mem(void);
extern void *dhd_wlan_mem_prealloc(int section, unsigned long size);
#endif /* CONFIG_BROADCOM_WIFI_RESERVED_MEM */

#define WLAN_REG_ON_GPIO		491
#define WLAN_HOST_WAKE_GPIO		493

static int wlan_reg_on = -1;
#define DHD_DT_COMPAT_ENTRY		"android,bcmdhd_wlan"
#define WIFI_WL_REG_ON_PROPNAME		"wl_reg_on"

static int wlan_host_wake_up = -1;
#ifdef CONFIG_BCMDHD_OOB_HOST_WAKE
static int wlan_host_wake_irq = 0;
#endif /* CONFIG_BCMDHD_OOB_HOST_WAKE */
#define WIFI_WLAN_HOST_WAKE_PROPNAME    "wl_host_wake"

#if defined(DHD_CUSTOM_PKT_COUNT_ENABLE)
static uint64 tx_pkt_cnt = 0;
static uint64 rx_pkt_cnt = 0;
static uint64 tx_pkt_timestamp = 0;
static uint64 rx_pkt_timestamp = 0;
static uint64 tx_pkt_delta = 0;
static uint64 rx_pkt_delta = 0;
#else
static int resched_streak = 0;
static int resched_streak_max = 0;
#endif

static uint64 last_resched_cnt_check_time_ns = 0;
static uint64 last_affinity_update_time_ns = 0;
static uint hw_stage_val = 0;
static bool is_irq_on_big_core = FALSE;
/* force to switch to small core at beginning */
static bool is_plat_pcie_resume = TRUE;
#if IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
extern int exynos_pcie_register_event(struct exynos_pcie_register_event *reg);
extern int exynos_pcie_deregister_event(struct exynos_pcie_register_event *reg);
#define EXYNOS_PCIE_RC_ONOFF
extern int exynos_pcie_pm_resume(int);
extern void exynos_pcie_pm_suspend(int);
extern int exynos_pcie_l1_exit(int ch_num);
extern int exynos_pcie_rc_l1ss_ctrl(int enable, int id, int ch_num);

#ifdef EXYNOS_PCIE_DEBUG
extern void exynos_pcie_register_dump(int ch_num);
#endif /* EXYNOS_PCIE_DEBUG */
#ifdef PRINT_WAKEUP_GPIO_STATUS
extern void exynos_pin_dbg_show(unsigned int pin, const char* str);
#endif /* PRINT_WAKEUP_GPIO_STATUS */

#ifdef DHD_TREAT_D3ACKTO_AS_LINKDWN
extern void exynos_pcie_set_skip_config(int ch_num, bool val);
#endif /* DHD_TREAT_D3ACKTO_AS_LINKDWN */
#endif /* CONFIG_PCI_EXYNOS_GS */

#ifdef DHD_COREDUMP
#define DEVICE_NAME "wlan"

static void sscd_release(struct device *dev);
static struct sscd_platform_data sscd_pdata;
static struct platform_device sscd_dev = {
	.name            = DEVICE_NAME,
	.driver_override = SSCD_NAME,
	.id              = -1,
	.dev             = {
		.platform_data = &sscd_pdata,
		.release       = sscd_release,
		},
};

/* Google PCIe interface */
static int pcie_ch_num = GOOGLE_PCIE_CH_NUM;
static dhd_pcie_event_cb_t g_pfn = NULL;

typedef struct dhd_plat_info {
#if IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
	struct exynos_pcie_register_event pcie_event;
	struct exynos_pcie_notify pcie_notify;
#endif	/* CONFIG_PCI_EXYNOS_GS */
	u32 cb_events;
	struct pci_dev *pdev;
} dhd_plat_info_t;

#define PCIE_DUMMY() \
	do { \
		DHD_TRACE(("%s(): not implemented\n", __func__)); \
	} while (0);

int pcie_dummy_return(const char *s)
{
	DHD_TRACE(("%s(): not implemented\n", s));

	return 0;
}

#if IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
#define _pcie_pm_resume(ch) exynos_pcie_pm_resume(ch)
#define _pcie_pm_suspend(ch) exynos_pcie_pm_suspend(ch)
#define _pcie_l1_exit(ch) exynos_pcie_l1_exit(ch)
#define _pcie_rc_l1ss_ctrl(enable, id, ch) exynos_pcie_rc_l1ss_ctrl(enable, id, 1)
#ifdef EXYNOS_PCIE_DEBUG
#define _pcie_register_dump(ch) exynos_pcie_register_dump(ch)
#endif /* EXYNOS_PCIE_DEBUG */
#ifdef PRINT_WAKEUP_GPIO_STATUS
#define _pcie_pin_dbg_show(pin, str) exynos_pin_dbg_show(pin, str)
#endif /* PRINT_WAKEUP_GPIO_STATUS */
#ifdef DHD_TREAT_D3ACKTO_AS_LINKDWN
#define _pcie_set_skip_config(ch, val)	exynos_pcie_set_skip_config(ch, val)
#endif /* DHD_TREAT_D3ACKTO_AS_LINKDWN */

static void
_pcie_notify_cb(struct exynos_pcie_notify *pcie_notify)
{
	struct pci_dev *pdev;

	if (pcie_notify == NULL) {
		DHD_TRACE(("%s(): Invalid argument to Platform layer call back \r\n", __func__));
		return;
	}

	if (g_pfn) {
		pdev = (struct pci_dev *)pcie_notify->user;
		DHD_TRACE(("%s(): Invoking DHD call back with pdev %p \r\n",
			__func__, pdev));
		(*(g_pfn))(pdev);
	} else {
		DHD_TRACE(("%s(): Driver Call back pointer is NULL \r\n", __func__));
	}
}

static int
_pcie_register_event(struct dhd_plat_info *p, struct pci_dev *pdev, dhd_pcie_event_cb_t pfn)
{
#ifdef PCIE_CPL_TIMEOUT_RECOVERY
	p->pcie_event.events = EXYNOS_PCIE_EVENT_LINKDOWN | EXYNOS_PCIE_EVENT_CPL_TIMEOUT;
#else
	p->pcie_event.events = EXYNOS_PCIE_EVENT_LINKDOWN;
#endif /* PCIE_CPL_TIMEOUT_RECOVERY */
	p->pcie_event.user = pdev;
	p->pcie_event.mode = EXYNOS_PCIE_TRIGGER_CALLBACK;
	p->pcie_event.callback = _pcie_notify_cb;
	exynos_pcie_register_event(&p->pcie_event);
	DHD_TRACE(("%s(): Registered Event PCIe event pdev %p \r\n", __func__, pdev));
	return 0;
}

static void
_pcie_deregister_event(struct dhd_plat_info *p)
{
	if (p) {
		exynos_pcie_deregister_event(&p->pcie_event);
	}
}
#else /* !IS_ENABLED(CONFIG_PCI_EXYNOS_GS) */
#define PCI_EXP_LINKCAP2_SPEED_MASK (PCI_EXP_LNKCAP2_SLS_2_5GB | PCI_EXP_LNKCAP2_SLS_5_0GB  | \
				     PCI_EXP_LNKCAP2_SLS_8_0GB | PCI_EXP_LNKCAP2_SLS_16_0GB | \
				     PCI_EXP_LNKCAP2_SLS_32_0GB | PCI_EXP_LNKCAP2_SLS_64_0GB)
static int dhd_pcie_poweron(int ch_num);
#define _pcie_pm_resume(ch) dhd_pcie_poweron(ch)
#define _pcie_pm_suspend(ch) google_pcie_rc_poweroff(ch)
static int dhd_pcie_l1_exit(int ch_num);
static int dhd_pcie_l1ss_ctrl(int enable, int ch_num);
#define _pcie_l1_exit(ch) dhd_pcie_l1_exit(ch)
#define _pcie_rc_l1ss_ctrl(enable, id, ch) dhd_pcie_l1ss_ctrl(enable, ch)
#ifdef EXYNOS_PCIE_DEBUG
#define _pcie_register_dump(ch) PCIE_DUMMY()
#endif /* EXYNOS_PCIE_DEBUG */
#ifdef PRINT_WAKEUP_GPIO_STATUS
#define _pcie_pin_dbg_show(pin, str) PCIE_DUMMY()
#endif /* PRINT_WAKEUP_GPIO_STATUS */
#ifdef DHD_TREAT_D3ACKTO_AS_LINKDWN
#define _pcie_set_skip_config(ch, val) PCIE_DUMMY()
#endif /* DHD_TREAT_D3ACKTO_AS_LINKDWN */

static void google_pcie_event_cb(enum google_pcie_callback_type type, void *priv)
{
	dhd_plat_info_t *p = (dhd_plat_info_t *)priv;
	struct pci_dev *pdev;

	if (p == NULL) {
		DHD_TRACE(("%s(): Invalid argument to platform layer call back \r\n", __func__));
		return;
	}

	if (g_pfn && (p->cb_events & BIT(type))) {
		pdev = p->pdev;
		DHD_TRACE(("%s(): Invoking DHD call back with pdev %p for event 0x%x\r\n",
			__func__, pdev, type));
		(*(g_pfn))(pdev);
	} else {
		DHD_TRACE(("%s(): Skip callback for event 0x%x \r\n", __func__, type));
	}

}

int _pcie_register_event(void *plat_info, struct pci_dev *pdev, dhd_pcie_event_cb_t pfn)
{
	dhd_plat_info_t *p = plat_info;
	if ((p == NULL) || (pdev == NULL) || (pdev->bus == NULL)) {
		DHD_ERROR(("%s(): Unable to register PCIE events \r\n", __func__));
		return -EINVAL;
	}

	p->cb_events = BIT(GPCIE_CB_LINK_DOWN);
#ifdef PCIE_CPL_TIMEOUT_RECOVERY
	p->cb_events |= BIT(GPCIE_CB_CPL_TIMEOUT);
#endif /* PCIE_CPL_TIMEOUT_RECOVERY */
	DHD_TRACE(("%s(): Registering for PCIe events 0x%x with plat_info %p\r\n",
		__func__, p->cb_events, p));
	return google_pcie_register_callback(pdev->bus->domain_nr,
			google_pcie_event_cb, p);
}

void _pcie_deregister_event(void *plat_info)
{
	dhd_plat_info_t *p = plat_info;

	if (p && p->pdev && p->pdev->bus) {
		google_pcie_unregister_callback(p->pdev->bus->domain_nr);
	}
}
#endif /* !IS_ENABLED(CONFIG_PCI_EXYNOS_GS) */

static void sscd_release(struct device *dev)
{
	DHD_INFO(("%s: enter\n", __FUNCTION__));
}

/* trigger coredump */
static int
dhd_set_coredump(const char *buf, int buf_len, const char *info)
{
	struct sscd_platform_data *pdata = dev_get_platdata(&sscd_dev.dev);
	struct sscd_segment seg;

	if (pdata->sscd_report) {
		bzero(&seg, sizeof(seg));
		seg.addr = (void *) buf;
		seg.size = buf_len;
		pdata->sscd_report(&sscd_dev, &seg, 1, 0, info);
	}
	return 0;
}
#endif /* DHD_COREDUMP */

#ifdef GET_CUSTOM_MAC_ENABLE

#define CDB_PATH "/chosen/config"
#define WIFI_MAC "wlan_mac1"
static u8 wlan_mac[6] = {0};

typedef struct {
    char hw_id[MAX_HW_INFO_LEN];
    char sku[MAX_HW_INFO_LEN];
} sku_info_t;

#if defined(BCM4383_CHIP_DEF)
sku_info_t sku_table[] = {
	{ {"G8HHN"}, {"MMW"} },
	{ {"G6GPR"}, {"ROW"} },
	{ {"G576D"}, {"JPN"} },
	{ {"GKV4X"}, {"NA"} }
};
#else
sku_info_t sku_table[] = {
	{ {"G9S9B"}, {"MMW"} },
	{ {"G8V0U"}, {"MMW"} },
	{ {"GFQM1"}, {"MMW"} },
	{ {"GB62Z"}, {"MMW"} },
	{ {"GE2AE"}, {"MMW"} },
	{ {"GQML3"}, {"MMW"} },
	{ {"GKWS6"}, {"MMW"} },
	{ {"G1MNW"}, {"MMW"} },
	{ {"GB7N6"}, {"ROW"} },
	{ {"GLU0G"}, {"ROW"} },
	{ {"GNA8F"}, {"ROW"} },
	{ {"GX7AS"}, {"ROW"} },
	{ {"GP4BC"}, {"ROW"} },
	{ {"GVU6C"}, {"ROW"} },
	{ {"GPJ41"}, {"ROW"} },
	{ {"GC3VE"}, {"ROW"} },
	{ {"GR1YH"}, {"JPN"} },
	{ {"GF5KQ"}, {"JPN"} },
	{ {"GPQ72"}, {"JPN"} },
	{ {"GB17L"}, {"JPN"} },
	{ {"GFE4J"}, {"JPN"} },
	{ {"G03Z5"}, {"JPN"} },
	{ {"GE9DP"}, {"JPN"} },
	{ {"GZPF0"}, {"JPN"} },
	{ {"G1AZG"}, {"EU"} },
	{ {"G9BQD"}, {"NA"} }
};
#endif /* BCM4383_CHIP_DEF */

static int
dhd_wlan_get_mac_addr(unsigned char *buf)
{
	if (memcmp(wlan_mac, "\0\0\0\0\0\0", 6)) {
		memcpy(buf, wlan_mac, sizeof(wlan_mac));
		return 0;
	}
	return -EIO;
}

int
dhd_wlan_init_mac_addr(void)
{
	u8 mac[6] = {0};
	unsigned int size;
	unsigned char *mac_addr = NULL;
	struct device_node *node;
	unsigned int mac_found = 0;

	node = of_find_node_by_path(CDB_PATH);
	if (!node) {
		DHD_ERROR(("CDB Node not created under %s\n", CDB_PATH));
		return -ENODEV;
	} else {
		mac_addr = (unsigned char *)
				of_get_property(node, WIFI_MAC, &size);
	}

	/* In case Missing Provisioned MAC Address, exit with error */
	if (!mac_addr) {
		DHD_ERROR(("Missing Provisioned MAC address\n"));
		return -EINVAL;
	}

	/* Start decoding MAC Address
	 * Note that 2 formats are supported for now
	 * AA:BB:CC:DD:EE:FF (with separating colons) and
	 * AABBCCDDEEFF (without separating colons)
	 */
	if (sscanf(mac_addr,
			"%02hhx:%02hhx:%02hhx:%02hhx:%02hhx:%02hhx",
			&mac[0], &mac[1], &mac[2], &mac[3], &mac[4],
			&mac[5]) == 6) {
		mac_found = 1;
	} else if (sscanf(mac_addr,
			"%02hhx%02hhx%02hhx%02hhx%02hhx%02hhx",
			&mac[0], &mac[1], &mac[2], &mac[3], &mac[4],
			&mac[5]) == 6) {
		mac_found = 1;
	}

	/* Make sure Address decoding succeeds */
	if (!mac_found) {
		DHD_ERROR(("Invalid format for Provisioned MAC Address\n"));
		return -EINVAL;
	}

	/* Make sure Provisioned MAC Address is globally Administered */
	if (mac[0] & 2) {
		DHD_ERROR(("Invalid Provisioned MAC Address\n"));
		return -EINVAL;
	}

	memcpy(wlan_mac, mac, sizeof(mac));
	return 0;
}
#endif /* GET_CUSTOM_MAC_ENABLE */

#if defined(SUPPORT_MULTIPLE_NVRAM) || defined(SUPPORT_MULTIPLE_CLMBLOB)
enum {
	CHIP_REV_SKU = 0,
	CHIP_REV = 1,
	CHIP_SKU = 2,
	CHIP = 3,
	REV_SKU = 4,
	REV_ONLY = 5,
	SKU_ONLY = 6,
	NO_EXT_NAME = 7
};

#define PLT_PATH "/chosen/plat"

#ifndef CDB_PATH
#define CDB_PATH "/chosen/config"
#endif /* CDB_PATH */

#define HW_SKU    "sku"
#define HW_STAGE  "stage"
#define HW_MAJOR  "major"
#define HW_MINOR  "minor"

#define DEFAULT_VAL "DEFAULT"

char val_revision[MAX_HW_INFO_LEN] = DEFAULT_VAL;
char val_sku[MAX_HW_INFO_LEN] = DEFAULT_VAL;

enum hw_stage_attr {
	DEV = 1,
	PROTO = 2,
	EVT = 3,
	DVT = 4,
	PVT = 5,
	MP = 6,
	HW_STAGE_MAX
};
typedef struct platform_hw_info {
	uint8 avail_bmap;
	char ext_name[MAX_FILE_COUNT][MAX_HW_EXT_LEN];
} platform_hw_info_t;
platform_hw_info_t platform_hw_info;

static void
dhd_set_platform_ext_name(char *hw_rev, char* hw_sku)
{
	bzero(&platform_hw_info, sizeof(platform_hw_info_t));

	if (strncmp(hw_rev, DEFAULT_VAL, MAX_HW_INFO_LEN) != 0) {
		if (strncmp(hw_sku, DEFAULT_VAL, MAX_HW_INFO_LEN) != 0) {
			snprintf(platform_hw_info.ext_name[REV_SKU], MAX_HW_EXT_LEN, "_%s_%s",
				hw_rev, hw_sku);
			setbit(&platform_hw_info.avail_bmap, REV_SKU);
		}
		snprintf(platform_hw_info.ext_name[REV_ONLY], MAX_HW_EXT_LEN, "_%s", hw_rev);
		setbit(&platform_hw_info.avail_bmap, REV_ONLY);
	}

	if (strncmp(hw_sku, DEFAULT_VAL, MAX_HW_INFO_LEN) != 0) {
		snprintf(platform_hw_info.ext_name[SKU_ONLY], MAX_HW_EXT_LEN, "_%s", hw_sku);
		setbit(&platform_hw_info.avail_bmap, SKU_ONLY);
	}

#ifdef USE_CID_CHECK
	setbit(&platform_hw_info.avail_bmap, NO_EXT_NAME);
#endif /* USE_CID_CHECK */

	return;
}

void
dhd_set_platform_ext_name_for_chip_version(char* chip_version)
{
	if (strncmp(val_revision, DEFAULT_VAL, MAX_HW_INFO_LEN) != 0) {
		if (strncmp(val_sku, DEFAULT_VAL, MAX_HW_INFO_LEN) != 0) {
			snprintf(platform_hw_info.ext_name[CHIP_REV_SKU], MAX_HW_EXT_LEN,
				"%s_%s_%s", chip_version, val_revision, val_sku);
			setbit(&platform_hw_info.avail_bmap, CHIP_REV_SKU);
		}

		snprintf(platform_hw_info.ext_name[CHIP_REV], MAX_HW_EXT_LEN, "%s_%s",
			chip_version, val_revision);
		setbit(&platform_hw_info.avail_bmap, CHIP_REV);
	}
	if (strncmp(val_sku, DEFAULT_VAL, MAX_HW_INFO_LEN) != 0) {
		snprintf(platform_hw_info.ext_name[CHIP_SKU], MAX_HW_EXT_LEN, "%s_%s",
			chip_version, val_sku);
		setbit(&platform_hw_info.avail_bmap, CHIP_SKU);
	}

	snprintf(platform_hw_info.ext_name[CHIP], MAX_HW_EXT_LEN, "%s", chip_version);
	setbit(&platform_hw_info.avail_bmap, CHIP);

	return;
}

static int
dhd_check_file_exist(char* fname)
{
	int err = BCME_OK;
#ifdef DHD_LINUX_STD_FW_API
	const struct firmware *fw = NULL;
#else
	struct file *filep = NULL;
	mm_segment_t fs;
#endif /* DHD_LINUX_STD_FW_API */

	if (fname == NULL) {
		DHD_ERROR(("%s: ERROR fname is NULL \n", __FUNCTION__));
		return BCME_ERROR;
	}

#ifdef DHD_LINUX_STD_FW_API
	err = dhd_os_get_img_fwreq(&fw, fname);
	if (err < 0) {
		DHD_LOG_MEM(("dhd_os_get_img(Request Firmware API) error : %d\n",
			err));
		goto fail;
	}
#else
	GETFS_AND_SETFS_TO_KERNEL_DS(fs);

	filep = dhd_filp_open(fname, O_RDONLY, 0);
	if (IS_ERR(filep) || (filep == NULL)) {
		DHD_LOG_MEM(("%s: Failed to open %s \n",  __FUNCTION__, fname));
		err = BCME_NOTFOUND;
		goto fail;
	}
#endif /* DHD_LINUX_STD_FW_API */

fail:
#ifdef DHD_LINUX_STD_FW_API
	if (fw) {
		dhd_os_close_img_fwreq(fw);
	}
#else
	if (!IS_ERR(filep))
		dhd_filp_close(filep, NULL);

	SETFS(fs);
#endif /* DHD_LINUX_STD_FW_API */
	return err;
}

int
dhd_get_platform_naming_for_nvram_clmblob_file(download_type_t component, char *file_name)
{
	int i, error = BCME_OK;
	char *nvram_clmblob_file;
	char tmp_fname[MAX_FILE_LEN] = {0, };

	if (!platform_hw_info.avail_bmap) {
		DHD_ERROR(("ext_name is not composed.\n"));
		return BCME_ERROR;
	}

	if (hw_stage_val < EVT) {
		DHD_ERROR(("No multi-NVRAM/CLM support on Proto/Dev device\n"));
		return BCME_ERROR;
	}

	if (component == NVRAM) {
#ifdef DHD_LINUX_STD_FW_API
		nvram_clmblob_file = DHD_NVRAM_NAME;
#else
		nvram_clmblob_file = CONFIG_BCMDHD_NVRAM_PATH;
#endif /* DHD_LINUX_STD_FW_API */
	}
	else if (component == CLM_BLOB) {
#ifdef DHD_LINUX_STD_FW_API
		nvram_clmblob_file = DHD_CLM_NAME;
#else
		nvram_clmblob_file = VENDOR_PATH CONFIG_BCMDHD_CLM_PATH;
#endif /* DHD_LINUX_STD_FW_API */
	}
	else if (component == TXCAP_BLOB) {
#ifdef DHD_LINUX_STD_FW_API
		nvram_clmblob_file = DHD_TXCAP_NAME;
#else
		nvram_clmblob_file = VENDOR_PATH CONFIG_BCMDHD_TXCAP_PATH;
#endif /* DHD_LINUX_STD_FW_API */
	}

	for (i = 0; i < MAX_FILE_COUNT; i++) {
		if (!isset(&platform_hw_info.avail_bmap, i)) {
			continue;
		}
		memset_s(tmp_fname, MAX_FILE_LEN, 0, MAX_FILE_LEN);
		snprintf(tmp_fname, MAX_FILE_LEN,
			"%s%s", nvram_clmblob_file, platform_hw_info.ext_name[i]);
		error = dhd_check_file_exist(tmp_fname);
		if (error == BCME_OK) {
			DHD_LOG_MEM(("%02d path[%s]\n", i, tmp_fname));
			strlcpy(file_name, tmp_fname, MAX_FILE_LEN);
			break;
		}
	}
	return error;
}

int
dhd_wlan_init_hardware_info(void)
{

	struct device_node *node = NULL;
	const char *hw_sku = NULL;
	int hw_stage = -1;
	int hw_major = -1;
	int hw_minor = -1;
	int i;

	node = of_find_node_by_path(PLT_PATH);
	if (!node) {
		DHD_ERROR(("Node not created under %s\n", PLT_PATH));
		goto exit;
	} else {

		if (of_property_read_u32(node, HW_STAGE, &hw_stage)) {
			DHD_ERROR(("%s: Failed to get hw stage\n", __FUNCTION__));
			goto exit;
		}

		if (of_property_read_u32(node, HW_MAJOR, &hw_major)) {
			DHD_ERROR(("%s: Failed to get hw major\n", __FUNCTION__));
			goto exit;
		}

		if (of_property_read_u32(node, HW_MINOR, &hw_minor)) {
			DHD_ERROR(("%s: Failed to get hw minor\n", __FUNCTION__));
			goto exit;
		}
		hw_stage_val = hw_stage;
		switch (hw_stage) {
			case DEV:
				snprintf(val_revision, MAX_HW_INFO_LEN, "DEV%d.%d",
					hw_major, hw_minor);
				break;
			case PROTO:
				snprintf(val_revision, MAX_HW_INFO_LEN, "PROTO%d.%d",
					hw_major, hw_minor);
				break;
			case EVT:
				snprintf(val_revision, MAX_HW_INFO_LEN, "EVT%d.%d",
					hw_major, hw_minor);
				break;
			case DVT:
				snprintf(val_revision, MAX_HW_INFO_LEN, "DVT%d.%d",
					hw_major, hw_minor);
				break;
			case PVT:
				snprintf(val_revision, MAX_HW_INFO_LEN, "PVT%d.%d",
					hw_major, hw_minor);
				break;
			case MP:
				snprintf(val_revision, MAX_HW_INFO_LEN, "MP%d.%d",
					hw_major, hw_minor);
				break;
			default:
				strcpy(val_revision, DEFAULT_VAL);
				break;
		}
	}

	node = of_find_node_by_path(CDB_PATH);
	if (!node) {
		DHD_ERROR(("Node not created under %s\n", CDB_PATH));
		goto exit;
	} else {

		if (of_property_read_string(node, HW_SKU, &hw_sku)) {
			DHD_ERROR(("%s: Failed to get hw sku\n", __FUNCTION__));
			goto exit;
		}

		for (i = 0; i < ARRAYSIZE(sku_table); i ++) {
			if (strcmp(hw_sku, sku_table[i].hw_id) == 0) {
				strcpy(val_sku, sku_table[i].sku);
				break;
			}
		}
		DHD_PRINT(("%s: hw_sku is %s, val_sku is %s\n", __FUNCTION__, hw_sku, val_sku));
	}

exit:
	dhd_set_platform_ext_name(val_revision, val_sku);

	return 0;
}
#endif /* SUPPORT_MULTIPLE_NVRAM || SUPPORT_MULTIPLE_CLMBLOB */

int
dhd_wifi_init_gpio(void)
{
	int gpio_reg_on_val;
	/* ========== WLAN_PWR_EN ============ */
	char *wlan_node = DHD_DT_COMPAT_ENTRY;
	struct device_node *root_node = NULL;

	root_node = of_find_compatible_node(NULL, NULL, wlan_node);
	if (!root_node) {
		DHD_ERROR(("failed to get device node of BRCM WLAN\n"));
		return -ENODEV;
	}

	wlan_reg_on = of_get_named_gpio(root_node, WIFI_WL_REG_ON_PROPNAME, 0);
	if (!gpio_is_valid(wlan_reg_on)) {
		DHD_ERROR(("Invalid gpio pin : %d\n", wlan_reg_on));
		return -ENODEV;
	}

	/* ========== WLAN_PWR_EN ============ */
	DHD_INFO(("%s: gpio_wlan_power : %d\n", __FUNCTION__, wlan_reg_on));

	/*
	 * For reg_on, gpio_request will fail if the gpio is configured to output-high
	 * in the dts using gpio-hog, so do not return error for failure.
	 */
	if (gpio_request_one(wlan_reg_on, GPIOF_OUT_INIT_HIGH, "WL_REG_ON")) {
		DHD_ERROR(("%s: Failed to request gpio %d for WL_REG_ON, "
			"might have configured in the dts\n",
			__FUNCTION__, wlan_reg_on));
	} else {
		DHD_ERROR(("%s: gpio_request WL_REG_ON done - WLAN_EN: GPIO %d\n",
			__FUNCTION__, wlan_reg_on));
	}

	gpio_reg_on_val = gpio_get_value(wlan_reg_on);
	DHD_INFO(("%s: Initial WL_REG_ON: [%d]\n",
		__FUNCTION__, gpio_get_value(wlan_reg_on)));

	if (gpio_reg_on_val == 0) {
		DHD_INFO(("%s: WL_REG_ON is LOW, drive it HIGH\n", __FUNCTION__));
		if (gpio_direction_output(wlan_reg_on, 1)) {
			DHD_ERROR(("%s: WL_REG_ON is failed to pull up\n", __FUNCTION__));
			return -EIO;
		}
	}

	DHD_PRINT(("%s: WL_REG_ON is pulled up\n", __FUNCTION__));

	/* Wait for WIFI_TURNON_DELAY due to power stability */
	msleep(WIFI_TURNON_DELAY);

#ifdef CONFIG_BCMDHD_OOB_HOST_WAKE
	/* ========== WLAN_HOST_WAKE ============ */
	wlan_host_wake_up = of_get_named_gpio(root_node,
		WIFI_WLAN_HOST_WAKE_PROPNAME, 0);
	DHD_INFO(("%s: gpio_wlan_host_wake : %d\n", __FUNCTION__, wlan_host_wake_up));

	if (gpio_request_one(wlan_host_wake_up, GPIOF_IN, "WLAN_HOST_WAKE")) {
		DHD_ERROR(("%s: Failed to request gpio %d for WLAN_HOST_WAKE\n",
			__FUNCTION__, wlan_host_wake_up));
			return -ENODEV;
	} else {
		DHD_ERROR(("%s: gpio_request WLAN_HOST_WAKE done"
			" - WLAN_HOST_WAKE: GPIO %d\n",
			__FUNCTION__, wlan_host_wake_up));
	}

	if (gpio_direction_input(wlan_host_wake_up)) {
		DHD_ERROR(("%s: Failed to set WL_HOST_WAKE gpio direction\n", __FUNCTION__));
	}

	wlan_host_wake_irq = gpio_to_irq(wlan_host_wake_up);
#endif /* CONFIG_BCMDHD_OOB_HOST_WAKE */
	return 0;
}

int
dhd_wlan_power(int onoff)
{
	DHD_INFO(("------------------------------------------------\n"));
	DHD_INFO(("------------------------------------------------\n"));
	DHD_INFO(("%s Enter: power %s\n", __func__, onoff ? "on" : "off"));

	if (onoff) {
		if (gpio_direction_output(wlan_reg_on, 1)) {
			DHD_ERROR(("%s: WL_REG_ON is failed to pull up\n", __FUNCTION__));
			return -EIO;
		}
		if (gpio_get_value(wlan_reg_on)) {
			DHD_INFO(("WL_REG_ON on-step-2 : [%d]\n",
				gpio_get_value(wlan_reg_on)));
		} else {
			DHD_ERROR(("[%s] gpio value is 0. We need reinit.\n", __func__));
			if (gpio_direction_output(wlan_reg_on, 1)) {
				DHD_ERROR(("%s: WL_REG_ON is "
					"failed to pull up\n", __func__));
			}
		}
	} else {
		if (gpio_direction_output(wlan_reg_on, 0)) {
			DHD_ERROR(("%s: WL_REG_ON is failed to pull up\n", __FUNCTION__));
			return -EIO;
		}
		if (gpio_get_value(wlan_reg_on)) {
			DHD_INFO(("WL_REG_ON on-step-2 : [%d]\n",
				gpio_get_value(wlan_reg_on)));
		}
	}
	return 0;
}

static int
dhd_wlan_reset(int onoff)
{
	return 0;
}

static int
dhd_wlan_set_carddetect(int val)
{
	struct device_node *root_node = NULL;
	char *wlan_node = DHD_DT_COMPAT_ENTRY;

	root_node = of_find_compatible_node(NULL, NULL, wlan_node);
	if (!root_node) {
		DHD_ERROR(("failed to get device node of BRCM WLAN\n"));
		return -ENODEV;
	}

	if (of_property_read_u32(root_node, "ch-num", &pcie_ch_num)) {
		DHD_INFO(("%s: Failed to parse the channel number\n", __FUNCTION__));
		return -EINVAL;
	}
	/* ========== WLAN_PCIE_NUM ============ */
	DHD_INFO(("%s: pcie_ch_num : %d\n", __FUNCTION__, pcie_ch_num));

	if (val) {
		_pcie_pm_resume(pcie_ch_num);
	} else {
		printk(KERN_INFO "%s Ignore carddetect: %d\n", __FUNCTION__, val);
	}
	return 0;
}

uint32 dhd_plat_get_info_size(void)
{
	return sizeof(dhd_plat_info_t);
}

int dhd_plat_pcie_register_event(void *plat_info, struct pci_dev *pdev, dhd_pcie_event_cb_t pfn)
{
	dhd_plat_info_t *p = plat_info;

	if ((p == NULL) || (pdev == NULL) || (pfn == NULL)) {
		pr_err("%s(): Invalid argument p %p, pdev %p, pfn %p\r\n",
			__func__, p, pdev, pfn);
		return -1;
	}
	g_pfn = pfn;
	p->pdev = pdev;

	return _pcie_register_event(p, pdev, pfn);
}

void dhd_plat_pcie_deregister_event(void *plat_info)
{
	_pcie_deregister_event(plat_info);
}

static int
set_affinity(unsigned int irq, const struct cpumask *cpumask)
{
#ifdef BCMDHD_MODULAR
	return irq_set_affinity_hint(irq, cpumask);
#else
	return irq_set_affinity(irq, cpumask);
#endif
}

#ifdef DHD_HOST_CPUFREQ_BOOST
#ifdef DHD_HOST_CPUFREQ_BOOST_DEFAULT_ENAB
uint32 dhd_cpufreq_boost = true;
#else
uint32 dhd_cpufreq_boost = false;
#endif /* DHD_HOST_CPUFREQ_BOOST_DEFAULT_ENAB */
module_param(dhd_cpufreq_boost, uint, 0660);

#define DHD_CPUFREQ_LITTLE      0u

enum core_idx {
	LITTLE = 0,
	MID,
#ifdef DHD_CPUFREQ_MID2
	MID2,
#endif
	BIG,
	CORE_IDX_MAX
};

typedef struct _dhd_host_cpufreq {
	uint32 cpuid;
	uint32 orig_min_freq;
	uint32 target_freq;
} dhd_host_cpufreq;

static dhd_host_cpufreq dhd_host_cpufreq_tbl [] =
{
	/* Little Core, */
	{DHD_CPUFREQ_LITTLE, 0, DHD_LITTLE_CORE_PERF_FREQ},
	/* Mid Core, */
	{DHD_CPUFREQ_MID, 0, DHD_MID_CORE_PERF_FREQ},
#ifdef DHD_CPUFREQ_MID2
	{DHD_CPUFREQ_MID2, 0, DHD_MID_CORE_PERF_FREQ},
#endif
	/* Big Core  */
	{DHD_CPUFREQ_BIG, 0, DHD_BIG_CORE_PERF_FREQ}
};

/*
 * orig_min_freq can be used to backup original min freq per policy.
 * set to original min freq when boost mode is enabled.
 * set to zero when boost mode is disabled.
 * If any cpufreq policy is in boost mode, returns TRUE
 */
bool dhd_is_cpufreq_boosted(void)
{
	int i, arr_len;

	arr_len = sizeof(dhd_host_cpufreq_tbl) / sizeof(dhd_host_cpufreq_tbl[0]);
	for (i = 0; i < arr_len; i++) {
		if (dhd_host_cpufreq_tbl[i].orig_min_freq != 0) {
			return TRUE;
		}
	}
	return FALSE;
}

void dhd_restore_cpufreq(void)
{
	struct cpufreq_policy *policy;
	int i, arr_len;
	int num_cpus = num_possible_cpus();
	uint32 cpuid, orig_min_freq;

	arr_len = sizeof(dhd_host_cpufreq_tbl) / sizeof(dhd_host_cpufreq_tbl[0]);

	for (i = 0; i < arr_len; i++) {
		cpuid = dhd_host_cpufreq_tbl[i].cpuid;
		orig_min_freq = dhd_host_cpufreq_tbl[i].orig_min_freq;

		/* cpuid check logic */
		if (cpuid >= num_cpus) {
			continue;
		}

		/* Not in boost mode */
		if (!orig_min_freq) {
			continue;
		}

		policy = cpufreq_cpu_get(cpuid);
		if (policy) {
			policy->min = orig_min_freq;
			DHD_PRINT(("%s: restore cpufreq policy%d cur:%u min:%u max:%u\n",
				__FUNCTION__, cpuid, policy->cur, policy->min, policy->max));
			cpufreq_cpu_put(policy);

			/* initialize */
			dhd_host_cpufreq_tbl[i].orig_min_freq = 0;
		}
	}
}

void dhd_set_max_cpufreq(void)
{
	struct cpufreq_policy *policy;
	int i, arr_len;
	int num_cpus = num_possible_cpus();
	uint32 cpuid, orig_min_freq;

	DHD_PRINT(("%s: Sets cpufreq boost mode num_cpus:%d\n", __FUNCTION__, num_cpus));
	arr_len = sizeof(dhd_host_cpufreq_tbl) / sizeof(dhd_host_cpufreq_tbl[0]);

	for (i = 0; i < arr_len; i++) {
		cpuid = dhd_host_cpufreq_tbl[i].cpuid;
		orig_min_freq = dhd_host_cpufreq_tbl[i].orig_min_freq;

		/* cpuid check logic */
		if (cpuid >= num_cpus) {
			DHD_ERROR(("%s: cpuid not available cpuid:%d num_cpus:%d\n",
				__FUNCTION__, cpuid, num_cpus));
			continue;
		}

		/* already in boost mode */
		if (orig_min_freq) {
			continue;
		}

		policy = cpufreq_cpu_get(cpuid);
		if (policy) {
			/* backup min freq */
			dhd_host_cpufreq_tbl[i].orig_min_freq = policy->min;
			policy->min = policy->max;
			DHD_PRINT(("%s: min to max. policy%d cur:%u orig_min:%u min:%u max:%u\n",
				__FUNCTION__, cpuid, policy->cur,
				dhd_host_cpufreq_tbl[i].orig_min_freq,
				policy->min, policy->max));
			cpufreq_cpu_put(policy);
		}
	}
}
#endif /* DHD_HOST_CPUFREQ_BOOST */

#if defined(DHD_CUSTOM_PKT_COUNT_ENABLE)
#if defined(DHD_HOST_CPUFREQ_BOOST)
static void dhd_set_all_cpufreq(void)
{
	struct cpufreq_policy *policy;
	int i, arr_len;
	int num_cpus = num_possible_cpus();
	uint32 cpuid, orig_min_freq;

	arr_len = sizeof(dhd_host_cpufreq_tbl) / sizeof(dhd_host_cpufreq_tbl[0]);

	for (i = 0; i < arr_len; i++) {
		cpuid = dhd_host_cpufreq_tbl[i].cpuid;
		orig_min_freq = dhd_host_cpufreq_tbl[i].orig_min_freq;

		/* cpuid check logic */
		if (cpuid >= num_cpus) {
			DHD_ERROR(("%s: cpuid not available cpuid:%d num_cpus:%d\n",
				__FUNCTION__, cpuid, num_cpus));
			continue;
		}

		policy = cpufreq_cpu_get(cpuid);
		if (policy) {
			/* backup min freq */
			if (!orig_min_freq)
				dhd_host_cpufreq_tbl[i].orig_min_freq = policy->min;

			if (policy->max < dhd_host_cpufreq_tbl[i].target_freq) {
				policy->min = policy->max;
			} else {
				policy->min = dhd_host_cpufreq_tbl[i].target_freq;
			}
			if (!orig_min_freq) {
				DHD_PRINT(("%s: min to max. policy%d cur:%u"
					" orig_min:%u min:%u max:%u\n",
					__FUNCTION__, cpuid, policy->cur,
					dhd_host_cpufreq_tbl[i].orig_min_freq,
					policy->min, policy->max));
			} else {
				DHD_INFO(("%s: min to max. policy%d cur:%u"
					" orig_min:%u min:%u max:%u\n",
					__FUNCTION__, cpuid, policy->cur,
					dhd_host_cpufreq_tbl[i].orig_min_freq,
					policy->min, policy->max));

			}
			cpufreq_cpu_put(policy);
		}
	}
}

static void dhd_set_cpufreq(enum core_idx idx)
{
	struct cpufreq_policy *policy;
	int arr_len;
	int num_cpus = num_possible_cpus();
	uint32 cpuid, orig_min_freq;

	arr_len = sizeof(dhd_host_cpufreq_tbl) / sizeof(dhd_host_cpufreq_tbl[0]);

	if (idx >= arr_len) {
		DHD_ERROR(("%s: Invalid core index(%d)\n", __FUNCTION__, idx));
	}

	cpuid = dhd_host_cpufreq_tbl[idx].cpuid;
	orig_min_freq = dhd_host_cpufreq_tbl[idx].orig_min_freq;

	/* cpuid check logic */
	if (cpuid >= num_cpus) {
		DHD_ERROR(("%s: cpuid not available cpuid:%d num_cpus:%d\n",
		__FUNCTION__, cpuid, num_cpus));
		return;
	}

	/* already in boost mode */

	if (orig_min_freq) {
		return;
	}

	policy = cpufreq_cpu_get(cpuid);
	if (policy) {
		/* backup min freq */
		dhd_host_cpufreq_tbl[idx].orig_min_freq = policy->min;
		if (policy->max < dhd_host_cpufreq_tbl[idx].target_freq) {
			policy->min = policy->max;
		} else {
			policy->min = dhd_host_cpufreq_tbl[idx].target_freq;
		}
		DHD_PRINT(("%s: min to max. policy%d cur:%u orig_min:%u min:%u max:%u\n",
			__FUNCTION__, cpuid, policy->cur,
			dhd_host_cpufreq_tbl[idx].orig_min_freq,
			policy->min, policy->max));
		cpufreq_cpu_put(policy);
	}
}

static void dhd_plat_reset_trx_pktcount(void)
{
	tx_pkt_cnt = 0;
	rx_pkt_cnt = 0;
	tx_pkt_timestamp = 0;
	rx_pkt_timestamp = 0;
	tx_pkt_delta = 0;
	rx_pkt_delta = 0;
}

static bool is_mid_traffic(void)
{
	return  (((tx_pkt_delta < PKT_COUNT_HIGH) && (tx_pkt_delta > PKT_COUNT_MID)) ||
	     ((rx_pkt_delta < PKT_COUNT_HIGH) && (rx_pkt_delta > PKT_COUNT_MID)));
}
#endif /* DHD_HOST_CPUFREQ_BOOST */

void dhd_plat_tx_pktcount(void *plat_info, uint cnt)
{
	uint64 time_delta_s = 0;

	if (!tx_pkt_cnt || cnt < tx_pkt_cnt) {
		tx_pkt_cnt = cnt;
		tx_pkt_timestamp = OSL_SYSUPTIME_US();
		return;
	}

	/* covert time unit from usec to sec, and use bit shift to
	 * approximate the operation of divide 10^6
	 * BIT20 = 1048576
	 * This way we can reduce computations in isr
	 */
	time_delta_s = (OSL_SYSUPTIME_US() - tx_pkt_timestamp) >> 20;
	if (time_delta_s > 1) {

	/*
	 * When Tput goes up, pkt will be fired more frequently, then
	 * we only update intr_freq every 2 sec
	 * So we divide pkt_delta by 2 and shift 1 bit right
	 * When Tput is low, then time_delta_s might be longer than 2 sec
	 * Which means pkt_delta won't reach reach PKT_COUNT_HIGH anyway
	 * In this case, we don't need the actual pkt_delta,
	 * so if we keep pkt_delta divided by 2 for simplicity
	 *
	 */
		tx_pkt_delta = (cnt - tx_pkt_cnt) >> 1;
		tx_pkt_cnt = cnt;
		tx_pkt_timestamp = OSL_SYSUPTIME_US();
	}
}

void dhd_plat_rx_pktcount(void *plat_info, uint cnt)
{
	uint64 time_delta_s = 0;

	if (!rx_pkt_cnt || cnt < rx_pkt_cnt) {
		rx_pkt_cnt = cnt;
		rx_pkt_timestamp = OSL_SYSUPTIME_US();
		return;
	}

	/* covert time unit from usec to sec, and use bit shift to
	 * approximate the operation of divide 10^6
	 * BIT20 = 1048576
	 * This way we can reduce computations in isr
	 */
	time_delta_s = (OSL_SYSUPTIME_US() - rx_pkt_timestamp) >> 20;
	if (time_delta_s > 1) {

	/*
	 * When Tput goes up, pkt will be fired more frequently, then
	 * we only update intr_freq every 2 sec
	 * So we divide pkt_delta by 2 and shift 1 bit right
	 * When Tput is low, then time_delta_s might be longer than 2 sec
	 * Which means pkt_delta won't reach reach PKT_COUNT_HIGH anyway
	 * In this case, we don't need the actual pkt_delta,
	 * so if we keep pkt_delta divided by 2 for simplicity
	 *
	 */
		rx_pkt_delta = (cnt - rx_pkt_cnt) >> 1;
		rx_pkt_cnt = cnt;
		rx_pkt_timestamp = OSL_SYSUPTIME_US();
	}
}

static bool is_high_traffic(void)
{
	return ((tx_pkt_delta > PKT_COUNT_HIGH)||(rx_pkt_delta > PKT_COUNT_HIGH));
}

static bool is_low_traffic(void)
{
	return ((tx_pkt_delta < PKT_COUNT_LOW)&&(rx_pkt_delta < PKT_COUNT_LOW));
}

#else /* DHD_CUSTOM_PKT_COUNT_ENABLE */
#if defined(DHD_HOST_CPUFREQ_BOOST)
static void dhd_set_all_cpufreq(void)
{
	dhd_set_max_cpufreq();
}

static void dhd_set_cpufreq(enum core_idx idx)
{
	return;
}

static void dhd_plat_reset_trx_pktcount(void)
{
	return;
}

static bool is_mid_traffic(void)
{
	return false;
}
#endif /* DHD_HOST_CPUFREQ_BOOST */

void dhd_plat_tx_pktcount(void *plat_info, uint cnt)
{
	return;
}

void dhd_plat_rx_pktcount(void *plat_info, uint cnt)
{
	return;
}

static bool is_high_traffic(void)
{
	return (resched_streak_max >= RESCHED_STREAK_MAX_HIGH);
}

static bool is_low_traffic(void)
{
	return (resched_streak_max <= RESCHED_STREAK_MAX_LOW);
}
#endif /* DHD_CUSTOM_PKT_COUNT_ENABLE */

static void
irq_affinity_hysteresis_control(struct pci_dev *pdev,
	uint64 curr_time_ns)
{
	int err = 0;
	bool has_recent_affinity_update = (curr_time_ns - last_affinity_update_time_ns)
		< (AFFINITY_UPDATE_MIN_PERIOD_SEC * NSEC_PER_SEC);
	/*
	 * To prevent pingpong effect, 16 times of AFFINITY_UPDATE_MIN_PERIOD_SEC
	 * is used to drop irq affinity to small core.
	 */
	bool has_less_recent_affinity_update = (curr_time_ns - last_affinity_update_time_ns)
		< ((AFFINITY_UPDATE_MIN_PERIOD_SEC << 4) * NSEC_PER_SEC);
	if (!pdev) {
		DHD_ERROR(("%s : pdev is NULL\n", __FUNCTION__));
		return;
	}

	if (is_high_traffic() &&
		(is_irq_on_big_core || !has_recent_affinity_update)) {
		if (!is_irq_on_big_core) {
			err = set_affinity(pdev->irq, cpumask_of(IRQ_AFFINITY_BIG_CORE));
			if (!err) {
				is_irq_on_big_core = TRUE;
				is_plat_pcie_resume = FALSE;
				last_affinity_update_time_ns = curr_time_ns;
				DHD_INFO(("%s switches to big core successfully\n", __FUNCTION__));
			} else {
				DHD_ERROR(("%s switches to big core unsuccessfully!\n",
					__FUNCTION__));
			}
		}
#ifdef DHD_HOST_CPUFREQ_BOOST
		if (dhd_cpufreq_boost) {
			dhd_set_all_cpufreq();
		}
#endif /* DHD_HOST_CPUFREQ_BOOST */
	}

#if defined(DHD_HOST_CPUFREQ_BOOST)
	if (is_mid_traffic()) {
		if (!is_irq_on_big_core && !dhd_is_cpufreq_boosted()) {
			if (dhd_cpufreq_boost) {
#ifdef DHD_CPUFREQ_MID2
				dhd_set_cpufreq(MID2);
#else
				dhd_set_cpufreq(MID);
#endif
			}
		} else if (is_irq_on_big_core && !has_less_recent_affinity_update) {
			err = set_affinity(pdev->irq, cpumask_of(IRQ_AFFINITY_SMALL_CORE));
			if (!err) {
				is_irq_on_big_core = FALSE;
				is_plat_pcie_resume = FALSE;
				last_affinity_update_time_ns = curr_time_ns;
				if (dhd_is_cpufreq_boosted()) {
					dhd_restore_cpufreq();
				}
				if (dhd_cpufreq_boost) {
#ifdef DHD_CPUFREQ_MID2
					dhd_set_cpufreq(MID2);
#else
					dhd_set_cpufreq(MID);
#endif
				}
			}
		}
	}
#endif /* DHD_HOST_CPUFREQ_BOOST */

	if (is_plat_pcie_resume ||
		(is_low_traffic() &&
#ifdef DHD_HOST_CPUFREQ_BOOST
		dhd_is_cpufreq_boosted() &&
#endif /* DHD_HOST_CPUFREQ_BOOST */
		!has_less_recent_affinity_update)) {
		err = 0;
		if (is_plat_pcie_resume || is_irq_on_big_core) {
			err = set_affinity(pdev->irq, cpumask_of(IRQ_AFFINITY_SMALL_CORE));
		}
		if (!err) {
			is_irq_on_big_core = FALSE;
			is_plat_pcie_resume = FALSE;
			last_affinity_update_time_ns = curr_time_ns;
#ifdef DHD_HOST_CPUFREQ_BOOST
			if (dhd_is_cpufreq_boosted()) {
				dhd_restore_cpufreq();
			}
#endif /* DHD_HOST_CPUFREQ_BOOST */
			DHD_INFO(("%s switches to all cores successfully\n", __FUNCTION__));
		} else {
			DHD_ERROR(("%s switches to all cores unsuccessfully\n", __FUNCTION__));
		}
	}
}

/*
 * DHD Core layer reports whether the bottom half is getting rescheduled or not
 * resched = 1, BH is getting rescheduled.
 * resched = 0, BH is NOT getting rescheduled.
 * resched is used to detect bottom half load and configure IRQ affinity dynamically
 */
void dhd_plat_report_bh_sched(void *plat_info, int resched)
{
	dhd_plat_info_t *p = plat_info;
	uint64 curr_time_ns;
	uint64 time_delta_ns;

#if !defined(DHD_CUSTOM_PKT_COUNT_ENABLE)
	if (resched > 0) {
		resched_streak++;
		if (resched_streak <= RESCHED_STREAK_MAX_HIGH) {
			return;
		}
	}

	if (resched_streak > resched_streak_max) {
		resched_streak_max = resched_streak;
	}
	resched_streak = 0;

	DHD_INFO(("%s resched_streak_max=%d\n",
		__FUNCTION__, resched_streak_max));
#endif /* DHD_CUSTOM_PKT_COUNT_ENABLE */

	curr_time_ns = OSL_LOCALTIME_NS();
	time_delta_ns = curr_time_ns - last_resched_cnt_check_time_ns;
	if (time_delta_ns < (RESCHED_CNT_CHECK_PERIOD_SEC * NSEC_PER_SEC)) {
		return;
	}
	last_resched_cnt_check_time_ns = curr_time_ns;

	irq_affinity_hysteresis_control(p->pdev, curr_time_ns);
#if !defined(DHD_CUSTOM_PKT_COUNT_ENABLE)
	resched_streak_max = 0;
#endif
	return;
}

#ifdef BCMSDIO
static int dhd_wlan_get_wake_irq(void)
{
	return gpio_to_irq(wlan_host_wake_up);
}
#endif /* BCMSDIO */

#if defined(CONFIG_BCMDHD_OOB_HOST_WAKE) && defined(CONFIG_BCMDHD_GET_OOB_STATE)
int
dhd_get_wlan_oob_gpio(void)
{
	return gpio_is_valid(wlan_host_wake_up) ?
		gpio_get_value(wlan_host_wake_up) : -1;
}

int
dhd_get_wlan_oob_gpio_number(void)
{
	return gpio_is_valid(wlan_host_wake_up) ?
		wlan_host_wake_up : -1;
}
#endif /* CONFIG_BCMDHD_OOB_HOST_WAKE && CONFIG_BCMDHD_GET_OOB_STATE */

struct resource dhd_wlan_resources = {
	.name	= "bcmdhd_wlan_irq",
	.start	= 0, /* Dummy */
	.end	= 0, /* Dummy */
	.flags	= IORESOURCE_IRQ | IORESOURCE_IRQ_SHAREABLE |
	IORESOURCE_IRQ_HIGHEDGE,
};

struct wifi_platform_data dhd_wlan_control = {
	.set_power	= dhd_wlan_power,
	.set_reset	= dhd_wlan_reset,
	.set_carddetect	= dhd_wlan_set_carddetect,
#ifdef DHD_COREDUMP
	.set_coredump = dhd_set_coredump,
#endif /* DHD_COREDUMP */
#ifdef CONFIG_BROADCOM_WIFI_RESERVED_MEM
	.mem_prealloc	= dhd_wlan_mem_prealloc,
#endif /* CONFIG_BROADCOM_WIFI_RESERVED_MEM */
#ifdef GET_CUSTOM_MAC_ENABLE
	.get_mac_addr = dhd_wlan_get_mac_addr,
#endif /* GET_CUSTOM_MAC_ENABLE */
#ifdef BCMSDIO
	.get_wake_irq	= dhd_wlan_get_wake_irq,
#endif // endif
};

int
dhd_wlan_init(void)
{
	int ret;

	DHD_INFO(("%s: START.......\n", __FUNCTION__));

#ifdef CONFIG_BROADCOM_WIFI_RESERVED_MEM
	ret = dhd_init_wlan_mem();
	if (ret < 0) {
		DHD_ERROR(("%s: failed to alloc reserved memory,"
					" ret=%d\n", __FUNCTION__, ret));
		goto fail;
	}
#endif /* CONFIG_BROADCOM_WIFI_RESERVED_MEM */

	ret = dhd_wifi_init_gpio();
	if (ret < 0) {
		DHD_ERROR(("%s: failed to initiate GPIO, ret=%d\n",
			__FUNCTION__, ret));
		goto fail;
	}
#ifdef CONFIG_BCMDHD_OOB_HOST_WAKE
	dhd_wlan_resources.start = wlan_host_wake_irq;
	dhd_wlan_resources.end = wlan_host_wake_irq;
#endif /* CONFIG_BCMDHD_OOB_HOST_WAKE */

#ifdef GET_CUSTOM_MAC_ENABLE
	dhd_wlan_init_mac_addr();
#endif /* GET_CUSTOM_MAC_ENABLE */

#if defined(SUPPORT_MULTIPLE_NVRAM) || defined(SUPPORT_MULTIPLE_CLMBLOB)
	dhd_wlan_init_hardware_info();
#endif /* SUPPORT_MULTIPLE_NVRAM || SUPPORT_MULTIPLE_CLMBLOB */

#if !IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
#ifdef DHD_SUPPORT_L1SS
	support_l1ss = TRUE;
#else
	support_l1ss = FALSE;
#endif /* DHD_SUPPORT_L1SS */
#endif /* !IS_ENABLED(CONFIG_PCI_EXYNOS_GS) */

fail:
	DHD_PRINT(("%s: FINISH.......\n", __FUNCTION__));
	return ret;
}

int
dhd_wlan_deinit(void)
{
	if (gpio_is_valid(wlan_host_wake_up)) {
		gpio_free(wlan_host_wake_up);
	}

	if (gpio_is_valid(wlan_reg_on)) {
		gpio_free(wlan_reg_on);
	}

	return 0;
}

void dhd_plat_l1ss_ctrl(bool ctrl)
{
#if defined(CONFIG_SOC_GOOGLE)
	DHD_CONS_ONLY(("%s: Control L1ss RC side %d \n", __FUNCTION__, ctrl));
	_pcie_rc_l1ss_ctrl(ctrl, PCIE_L1SS_CTRL_WIFI, pcie_ch_num);
#endif /* CONFIG_SOC_GOOGLE */
	return;
}

void dhd_plat_l1_exit_io(void)
{
#if defined(DHD_PCIE_L1_EXIT_DURING_IO)
	_pcie_l1_exit(pcie_ch_num);
#endif /* DHD_PCIE_L1_EXIT_DURING_IO */
	return;
}

void dhd_plat_l1_exit(void)
{
	_pcie_l1_exit(pcie_ch_num);
	return;
}

int dhd_plat_pcie_suspend(void *plat_info)
{
	_pcie_pm_suspend(pcie_ch_num);
	return 0;
}

int dhd_plat_pcie_resume(void *plat_info)
{
	int ret = 0;
	ret = _pcie_pm_resume(pcie_ch_num);
	is_plat_pcie_resume = TRUE;
#if defined(DHD_HOST_CPUFREQ_BOOST)
	dhd_plat_reset_trx_pktcount();
#endif /* DHD_HOST_CPUFREQ_BOOST */
	return ret;
}

void dhd_plat_pin_dbg_show(void *plat_info)
{
#ifdef PRINT_WAKEUP_GPIO_STATUS
	_pcie_pin_dbg_show(dhd_get_wlan_oob_gpio_number(), "gpa0");
#endif /* PRINT_WAKEUP_GPIO_STATUS */
}

void dhd_plat_pcie_register_dump(void *plat_info)
{
#ifdef EXYNOS_PCIE_DEBUG
	_pcie_register_dump(pcie_ch_num);
#endif /* EXYNOS_PCIE_DEBUG */
}

uint32 dhd_plat_get_rc_vendor_id(void)
{
	return GOOGLE_PCIE_VENDOR_ID;
}

uint32 dhd_plat_get_rc_device_id(void)
{
	return GOOGLE_PCIE_DEVICE_ID;
}

#define RXBUF_ALLOC_PAGE_SIZE
uint16 dhd_plat_align_rxbuf_size(uint16 rxbufpost_sz)
{
#ifdef RXBUF_ALLOC_PAGE_SIZE
	/* The minimum number of pages is 1 */
	uint16 num_pages = rxbufpost_sz / PAGE_SIZE + 1;
	/*
	 * Align sk buffer + skb overhead + NET_SKB_PAD with the page size boundary
	 * Refer to __netdev_alloc_skb() in skbuff.c for details.
	 */
	if (rxbufpost_sz > (SKB_WITH_OVERHEAD(num_pages * PAGE_SIZE) - NET_SKB_PAD)) {
		num_pages++;
	}
	return SKB_WITH_OVERHEAD(num_pages * PAGE_SIZE) - NET_SKB_PAD;
#else
	return rxbufpost_sz;
#endif
}

void dhd_plat_pcie_skip_config_set(bool val)
{
#ifdef DHD_TREAT_D3ACKTO_AS_LINKDWN
	DHD_PRINT(("%s: set skip config\n", __FUNCTION__));
	_pcie_set_skip_config(pcie_ch_num, val);
#endif /* DHD_TREAT_D3ACKTO_AS_LINKDWN */
}

bool dhd_plat_pcie_enable_big_core(void)
{
	return is_irq_on_big_core;
}

#ifdef DHD_COREDUMP
void
dhd_plat_register_coredump(void)
{
	platform_device_register(&sscd_dev);
}

void
dhd_plat_unregister_coredump(void)
{
	platform_device_unregister(&sscd_dev);
}
#endif /* DHD_COREDUMP */

#ifndef BCMDHD_MODULAR
/* Required only for Built-in DHD */
device_initcall(dhd_wlan_init);
#endif /* BCMDHD_MODULAR */

#if !IS_ENABLED(CONFIG_PCI_EXYNOS_GS)
static struct pci_dev *
dhd_get_pcidev(int ch_num)
{
	struct pci_bus *pci_bus;
	struct pci_dev *pci_dev = NULL;

	pci_bus = pci_find_bus(ch_num, 1);
	if (pci_bus) {
		pci_dev = pci_get_slot(pci_bus, PCI_DEVFN(0, 0));
		if (!pci_dev)
			pr_err("Endpoint device for channel %d not found\n", ch_num);
	} else
		pr_err("Child bus-1 for channel %d not found\n", ch_num);

	return pci_dev;
}

static int
dhd_pcie_l1ss_ctrl(int enable, int ch_num)
{
	int ret;
	int aspm_state = 0;
	struct pci_dev *pci_dev = dhd_get_pcidev(ch_num);

	if (!pci_dev) {
		pr_err("Endpoint device for channel %d not found\n", ch_num);
		return -ENODEV;
	}

	/* TODO: enable PCIE_LINK_STATE_CLKPM */
	if (support_l1ss & enable) {
		aspm_state = PCIE_LINK_STATE_L1 |
				PCIE_LINK_STATE_L1_1 | PCIE_LINK_STATE_L1_2;
	}

	DHD_PRINT(("%s: Set aspm link state %x (support_l1ss = %d)\n",
		__FUNCTION__, aspm_state, support_l1ss));
	ret = pci_enable_link_state(pci_dev, aspm_state);
	pci_dev_put(pci_dev);
	return ret;
}

static int
dhd_pcie_poweron(int ch_num)
{
	int ret;
	u16 val;
	static u8 speed;
	struct pci_dev *pci_dev;

	/*
	 * First poweron will happen at the controller's max-link-speed as
	 * configured in device tree.  Once link is up, EP will be queried
	 * for max link speed which is used for subsequent poweron events
	 */
	if (!speed) {
		ret = google_pcie_rc_poweron(ch_num);
		if (ret)
			return ret;

		pci_dev = dhd_get_pcidev(ch_num);
		if (pci_dev == NULL)
			return 0;

		if (pcie_capability_read_word(pci_dev, PCI_EXP_LNKCAP2, &val) != 0)
			return 0;

		val &= PCI_EXP_LINKCAP2_SPEED_MASK;
		if (fls(val) >= 2) {
			speed = fls(val) - 1;
			DHD_INFO(("%s: Using GEN%d link speed\n", __FUNCTION__, speed));
		}

		return 0;
	}

	return google_pcie_poweron_withspeed(ch_num, speed);
}

static int
dhd_pcie_l1_exit(int ch_num)
{
	return dhd_pcie_l1ss_ctrl(0, ch_num);
}
#endif /* !IS_ENABLED(CONFIG_PCI_EXYNOS_GS) */
