#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Mar 07 18:19:36 2022
# Process ID: 7824
# Log file: D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/vivado.log
# Journal file: D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FinalYear[Project and internship]/Git_repository/VHDL_PWM/VHDL_PWM/pwm_avtec.xpr}
INFO: [Project 1-313] Project file moved from 'D:/AVTEC_FINAL/pwm_avtec' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 714.137 ; gain = 162.977
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 07 18:21:02 2022...
