|KP_top
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => MAX10_CLK1_50.IN9
MAX10_CLK2_50 => MAX10_CLK2_50.IN1
FPGA_RESET_n => DELAY_CNT[0].ACLR
FPGA_RESET_n => DELAY_CNT[1].ACLR
FPGA_RESET_n => DELAY_CNT[2].ACLR
FPGA_RESET_n => DELAY_CNT[3].ACLR
FPGA_RESET_n => DELAY_CNT[4].ACLR
FPGA_RESET_n => DELAY_CNT[5].ACLR
FPGA_RESET_n => DELAY_CNT[6].ACLR
FPGA_RESET_n => DELAY_CNT[7].ACLR
FPGA_RESET_n => DELAY_CNT[8].ACLR
FPGA_RESET_n => DELAY_CNT[9].ACLR
FPGA_RESET_n => DELAY_CNT[10].ACLR
FPGA_RESET_n => DELAY_CNT[11].ACLR
FPGA_RESET_n => DELAY_CNT[12].ACLR
FPGA_RESET_n => DELAY_CNT[13].ACLR
FPGA_RESET_n => DELAY_CNT[14].ACLR
FPGA_RESET_n => DELAY_CNT[15].ACLR
FPGA_RESET_n => DELAY_CNT[16].ACLR
FPGA_RESET_n => DELAY_CNT[17].ACLR
FPGA_RESET_n => DELAY_CNT[18].ACLR
FPGA_RESET_n => DELAY_CNT[19].ACLR
FPGA_RESET_n => DELAY_CNT[20].ACLR
FPGA_RESET_n => DELAY_CNT[21].ACLR
FPGA_RESET_n => DELAY_CNT[22].ACLR
FPGA_RESET_n => DELAY_CNT[23].ACLR
FPGA_RESET_n => DELAY_CNT[24].ACLR
FPGA_RESET_n => DELAY_CNT[25].ACLR
FPGA_RESET_n => DELAY_CNT[26].ACLR
FPGA_RESET_n => DELAY_CNT[27].ACLR
FPGA_RESET_n => DELAY_CNT[28].ACLR
FPGA_RESET_n => DELAY_CNT[29].ACLR
FPGA_RESET_n => DELAY_CNT[30].ACLR
FPGA_RESET_n => DELAY_CNT[31].ACLR
FPGA_RESET_n => RESET_DELAY_n.ACLR
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN2
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
KEY[4] => KEY[4].IN4
SW[0] => sw_filt[0].IN10
SW[1] => sw_filt[1].IN9
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => GPIO[3].DATAIN
SW[7] => GPIO[2].DATAIN
SW[8] => GPIO[1].DATAIN
SW[9] => GPIO[0].DATAIN
LEDR[0] << adc_1:adc1.AdcValue08out
LEDR[1] << adc_1:adc1.AdcValue08out
LEDR[2] << adc_1:adc1.AdcValue08out
LEDR[3] << adc_1:adc1.AdcValue08out
LEDR[4] << adc_1:adc1.AdcValue08out
LEDR[5] << adc_1:adc1.AdcValue07out
LEDR[6] << adc_1:adc1.AdcValue07out
LEDR[7] << adc_1:adc1.AdcValue07out
LEDR[8] << adc_1:adc1.AdcValue07out
LEDR[9] << adc_1:adc1.AdcValue07out
HEX0[0] << ADC_SEG_LED:segL.HEXR
HEX0[1] << ADC_SEG_LED:segL.HEXR
HEX0[2] << ADC_SEG_LED:segL.HEXR
HEX0[3] << ADC_SEG_LED:segL.HEXR
HEX0[4] << ADC_SEG_LED:segL.HEXR
HEX0[5] << ADC_SEG_LED:segL.HEXR
HEX0[6] << ADC_SEG_LED:segL.HEXR
HEX1[0] << ADC_SEG_LED:segR.HEXR
HEX1[1] << ADC_SEG_LED:segR.HEXR
HEX1[2] << ADC_SEG_LED:segR.HEXR
HEX1[3] << ADC_SEG_LED:segR.HEXR
HEX1[4] << ADC_SEG_LED:segR.HEXR
HEX1[5] << ADC_SEG_LED:segR.HEXR
HEX1[6] << ADC_SEG_LED:segR.HEXR
AUDIO_BCLK <> <UNC>
AUDIO_GPIO_MFP5 <> <UNC>
AUDIO_RESET_n <> <UNC>
AUDIO_SDA_MOSI <> <UNC>
AUDIO_WCLK <> <UNC>
DAC_DATA <> DAC16:dac1.DIN
DAC_SCLK << DAC16:dac1.SCLK
DAC_SYNC_n << DAC16:dac1.SYNC
GPIO[0] << SW[9].DB_MAX_OUTPUT_PORT_TYPE
GPIO[1] << SW[8].DB_MAX_OUTPUT_PORT_TYPE
GPIO[2] << SW[7].DB_MAX_OUTPUT_PORT_TYPE
GPIO[3] << SW[6].DB_MAX_OUTPUT_PORT_TYPE
GPIO[4] << <GND>
GPIO[5] << <GND>
GPIO[6] << <GND>
GPIO[7] << <GND>


|KP_top|clock_buff:buff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|clock_buff:buff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|clock_buff:buff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|altclk:clockyclock
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|KP_top|altclk:clockyclock|altpll:altpll_component
inclk[0] => altclk_altpll1:auto_generated.inclk[0]
inclk[1] => altclk_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|KP_top|altclk:clockyclock|altpll:altpll_component|altclk_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|KP_top|multi_clk_div:div
reset => ~NO_FANOUT~
clk => div_var~reg0.CLK
clk => div256~reg0.CLK
clk => div128~reg0.CLK
clk => div64~reg0.CLK
clk => div32~reg0.CLK
clk => div16~reg0.CLK
clk => div8~reg0.CLK
clk => div4~reg0.CLK
clk => div2~reg0.CLK
clk => time_base_counter_var[0].CLK
clk => time_base_counter_var[1].CLK
clk => time_base_counter_var[2].CLK
clk => time_base_counter_var[3].CLK
clk => time_base_counter_var[4].CLK
clk => time_base_counter_var[5].CLK
clk => time_base_counter_var[6].CLK
clk => time_base_counter_var[7].CLK
clk => time_base_counter_var[8].CLK
clk => time_base_counter_var[9].CLK
clk => time_base_counter_var[10].CLK
clk => time_base_counter_var[11].CLK
clk => time_base_counter_var[12].CLK
clk => time_base_counter_256[0].CLK
clk => time_base_counter_256[1].CLK
clk => time_base_counter_256[2].CLK
clk => time_base_counter_256[3].CLK
clk => time_base_counter_256[4].CLK
clk => time_base_counter_256[5].CLK
clk => time_base_counter_256[6].CLK
clk => time_base_counter_256[7].CLK
clk => time_base_counter_128[0].CLK
clk => time_base_counter_128[1].CLK
clk => time_base_counter_128[2].CLK
clk => time_base_counter_128[3].CLK
clk => time_base_counter_128[4].CLK
clk => time_base_counter_128[5].CLK
clk => time_base_counter_128[6].CLK
clk => time_base_counter_64[0].CLK
clk => time_base_counter_64[1].CLK
clk => time_base_counter_64[2].CLK
clk => time_base_counter_64[3].CLK
clk => time_base_counter_64[4].CLK
clk => time_base_counter_64[5].CLK
clk => time_base_counter_32[0].CLK
clk => time_base_counter_32[1].CLK
clk => time_base_counter_32[2].CLK
clk => time_base_counter_32[3].CLK
clk => time_base_counter_32[4].CLK
clk => time_base_counter_16[0].CLK
clk => time_base_counter_16[1].CLK
clk => time_base_counter_16[2].CLK
clk => time_base_counter_16[3].CLK
clk => time_base_counter_8[0].CLK
clk => time_base_counter_8[1].CLK
clk => time_base_counter_8[2].CLK
clk => time_base_counter_4[0].CLK
clk => time_base_counter_4[1].CLK
clk => time_base_counter_2.CLK
div_clock[0] => Mod0.IN24
div_clock[0] => Add8.IN24
div_clock[1] => Mod0.IN23
div_clock[1] => Add8.IN23
div_clock[2] => Mod0.IN22
div_clock[2] => Add8.IN22
div_clock[3] => Mod0.IN21
div_clock[3] => Add8.IN21
div_clock[4] => Mod0.IN20
div_clock[4] => Add8.IN20
div_clock[5] => Mod0.IN19
div_clock[5] => Add8.IN19
div_clock[6] => Mod0.IN18
div_clock[6] => Add8.IN18
div_clock[7] => Mod0.IN17
div_clock[7] => Add8.IN17
div_clock[8] => Mod0.IN16
div_clock[8] => Add8.IN16
div_clock[9] => Mod0.IN15
div_clock[9] => Add8.IN15
div_clock[10] => Mod0.IN14
div_clock[10] => Add8.IN14
div_clock[11] => Mod0.IN13
div_clock[11] => Add8.IN13
div_var <= div_var~reg0.DB_MAX_OUTPUT_PORT_TYPE
div2 <= div2~reg0.DB_MAX_OUTPUT_PORT_TYPE
div4 <= div4~reg0.DB_MAX_OUTPUT_PORT_TYPE
div8 <= div8~reg0.DB_MAX_OUTPUT_PORT_TYPE
div16 <= div16~reg0.DB_MAX_OUTPUT_PORT_TYPE
div32 <= div32~reg0.DB_MAX_OUTPUT_PORT_TYPE
div64 <= div64~reg0.DB_MAX_OUTPUT_PORT_TYPE
div128 <= div128~reg0.DB_MAX_OUTPUT_PORT_TYPE
div256 <= div256~reg0.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string0
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string0|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string0|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string0|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string0|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string0|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string1
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string1|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string1|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string1|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string1|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string1|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string2
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string2|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string2|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string2|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string2|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string2|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string3
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string3|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string3|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string3|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string3|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string3|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string4
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string4|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string4|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string4|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string4|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string4|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string5
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string5|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string5|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string5|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string5|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string5|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string6
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string6|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string6|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string6|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string6|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string6|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string7
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string7|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string7|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string7|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string7|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string7|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string7|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string7|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_main:string8
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN23
dnoise[1] => Mult0.IN22
dnoise[2] => Mult0.IN21
dnoise[3] => Mult0.IN20
dnoise[4] => Mult0.IN19
dnoise[5] => Mult0.IN18
dnoise[6] => Mult0.IN17
dnoise[7] => Mult0.IN16
dnoise[8] => Mult0.IN15
dnoise[9] => Mult0.IN14
dnoise[10] => Mult0.IN13
dnoise[11] => Mult0.IN12
dnoise[12] => Mult0.IN11
dnoise[13] => Mult0.IN10
dnoise[14] => Mult0.IN9
dnoise[15] => Mult0.IN0
dnoise[15] => Mult0.IN1
dnoise[15] => Mult0.IN2
dnoise[15] => Mult0.IN3
dnoise[15] => Mult0.IN4
dnoise[15] => Mult0.IN5
dnoise[15] => Mult0.IN6
dnoise[15] => Mult0.IN7
dnoise[15] => Mult0.IN8
decay[0] => Mult1.IN11
decay[1] => Mult1.IN10
decay[2] => Mult1.IN9
decay[3] => Mult1.IN8
decay[4] => Mult1.IN7
decay[5] => Mult1.IN6
decay[6] => Mult1.IN5
decay[7] => Mult1.IN4
decay[8] => Mult1.IN3
decay[9] => Mult1.IN2
decay[10] => Mult1.IN1
decay[11] => Mult1.IN0
velocity[0] => Mult0.IN30
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN29
velocity[2] => Mult0.IN28
velocity[3] => Mult0.IN27
velocity[4] => Mult0.IN26
velocity[5] => Mult0.IN25
velocity[6] => Mult0.IN24
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
qout[0] <= kpfilter:filt0.q
qout[1] <= kpfilter:filt0.q
qout[2] <= kpfilter:filt0.q
qout[3] <= kpfilter:filt0.q
qout[4] <= kpfilter:filt0.q
qout[5] <= kpfilter:filt0.q
qout[6] <= kpfilter:filt0.q
qout[7] <= kpfilter:filt0.q
qout[8] <= kpfilter:filt0.q
qout[9] <= kpfilter:filt0.q
qout[10] <= kpfilter:filt0.q
qout[11] <= kpfilter:filt0.q
qout[12] <= kpfilter:filt0.q
qout[13] <= kpfilter:filt0.q
qout[14] <= kpfilter:filt0.q
qout[15] <= kpfilter:filt0.q
qout[16] <= kpfilter:filt0.q
qout[17] <= kpfilter:filt0.q
qout[18] <= kpfilter:filt0.q
qout[19] <= kpfilter:filt0.q
qout[20] <= kpfilter:filt0.q
qout[21] <= kpfilter:filt0.q
qout[22] <= kpfilter:filt0.q
qout[23] <= kpfilter:filt0.q


|KP_top|KP_main:string8|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_main:string8|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_main:string8|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|KP_top|KP_main:string8|kpfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
d[0] => Mux23.IN10
d[1] => del.DATAA
d[1] => Mux22.IN10
d[1] => Selector3.IN7
d[2] => del.DATAA
d[2] => Add0.IN24
d[2] => Mux21.IN10
d[2] => Selector4.IN7
d[3] => del.DATAA
d[3] => Add0.IN23
d[3] => Add2.IN24
d[3] => Mux20.IN10
d[3] => Selector5.IN7
d[4] => del.DATAA
d[4] => Add0.IN22
d[4] => Add2.IN23
d[4] => Add8.IN24
d[4] => Mux19.IN10
d[4] => Selector6.IN7
d[5] => del.DATAA
d[5] => Add0.IN21
d[5] => Add2.IN22
d[5] => Add8.IN23
d[5] => Mux18.IN10
d[5] => Selector7.IN7
d[6] => del.DATAA
d[6] => Add0.IN20
d[6] => Add2.IN21
d[6] => Add8.IN22
d[6] => Mux17.IN10
d[6] => Selector8.IN7
d[7] => del.DATAA
d[7] => Add0.IN19
d[7] => Add2.IN20
d[7] => Add8.IN21
d[7] => Mux16.IN10
d[7] => Selector9.IN7
d[8] => del.DATAA
d[8] => Add0.IN18
d[8] => Add2.IN19
d[8] => Add8.IN20
d[8] => Mux15.IN10
d[8] => Selector10.IN7
d[9] => del.DATAA
d[9] => Add0.IN17
d[9] => Add2.IN18
d[9] => Add8.IN19
d[9] => Mux14.IN10
d[9] => Selector11.IN7
d[10] => del.DATAA
d[10] => Add0.IN16
d[10] => Add2.IN17
d[10] => Add8.IN18
d[10] => Mux13.IN10
d[10] => Selector12.IN7
d[11] => del.DATAA
d[11] => Add0.IN15
d[11] => Add2.IN16
d[11] => Add8.IN17
d[11] => Mux12.IN10
d[11] => Selector13.IN7
d[12] => del.DATAA
d[12] => Add0.IN14
d[12] => Add2.IN15
d[12] => Add8.IN16
d[12] => Mux11.IN10
d[12] => Selector14.IN7
d[13] => del.DATAA
d[13] => Add0.IN13
d[13] => Add2.IN14
d[13] => Add8.IN15
d[13] => Mux10.IN10
d[13] => Selector15.IN7
d[14] => del.DATAA
d[14] => Add0.IN12
d[14] => Add2.IN13
d[14] => Add8.IN14
d[14] => Mux9.IN10
d[14] => Selector16.IN7
d[15] => del.DATAA
d[15] => Add0.IN11
d[15] => Add2.IN12
d[15] => Add8.IN13
d[15] => Mux8.IN10
d[15] => Selector17.IN7
d[16] => del.DATAA
d[16] => Add0.IN10
d[16] => Add2.IN11
d[16] => Add8.IN12
d[16] => Mux7.IN10
d[16] => Selector18.IN7
d[17] => del.DATAA
d[17] => Add0.IN9
d[17] => Add2.IN10
d[17] => Add8.IN11
d[17] => Mux6.IN10
d[17] => Selector19.IN7
d[18] => del.DATAA
d[18] => Add0.IN8
d[18] => Add2.IN9
d[18] => Add8.IN10
d[18] => Mux5.IN10
d[18] => Selector20.IN7
d[19] => del.DATAA
d[19] => Add0.IN7
d[19] => Add2.IN8
d[19] => Add8.IN9
d[19] => Mux4.IN10
d[19] => Selector21.IN7
d[20] => del.DATAA
d[20] => Add0.IN6
d[20] => Add2.IN7
d[20] => Add8.IN8
d[20] => Mux3.IN10
d[20] => Selector22.IN7
d[21] => del.DATAA
d[21] => Add0.IN5
d[21] => Add2.IN6
d[21] => Add8.IN7
d[21] => Mux2.IN10
d[21] => Selector23.IN7
d[22] => del.DATAA
d[22] => Add0.IN4
d[22] => Add2.IN5
d[22] => Add8.IN6
d[22] => Mux1.IN10
d[22] => Selector24.IN7
d[23] => del.DATAA
d[23] => Add0.IN1
d[23] => Add0.IN2
d[23] => Add0.IN3
d[23] => Add2.IN1
d[23] => Add2.IN2
d[23] => Add2.IN3
d[23] => Add2.IN4
d[23] => Add8.IN1
d[23] => Add8.IN2
d[23] => Add8.IN3
d[23] => Add8.IN4
d[23] => Add8.IN5
d[23] => Mux0.IN10
d[23] => Selector26.IN7
d[23] => Selector25.IN7
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_main:string8|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_main:string8|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_main:string8|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|mainfilter:lpf_mix0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][0].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => del.DATAA
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|mainfilter:lpf_mix1
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][0].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => del.DATAA
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_delay:effect
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN24
dnoise[1] => Mult0.IN23
dnoise[2] => Mult0.IN22
dnoise[3] => Mult0.IN21
dnoise[4] => Mult0.IN20
dnoise[5] => Mult0.IN19
dnoise[6] => Mult0.IN18
dnoise[7] => Mult0.IN17
dnoise[8] => Mult0.IN16
dnoise[9] => Mult0.IN15
dnoise[10] => Mult0.IN14
dnoise[11] => Mult0.IN13
dnoise[12] => Mult0.IN12
dnoise[13] => Mult0.IN11
dnoise[14] => Mult0.IN10
dnoise[15] => Mult0.IN9
dnoise[16] => Mult0.IN8
dnoise[17] => Mult0.IN7
dnoise[18] => Mult0.IN6
dnoise[19] => Mult0.IN5
dnoise[20] => Mult0.IN4
dnoise[21] => Mult0.IN3
dnoise[22] => Mult0.IN2
dnoise[23] => Mult0.IN1
decay[0] => Mult1.IN12
decay[1] => Mult1.IN11
decay[2] => Mult1.IN10
decay[3] => Mult1.IN9
decay[4] => Mult1.IN8
decay[5] => Mult1.IN7
decay[6] => Mult1.IN6
decay[7] => Mult1.IN5
decay[8] => Mult1.IN4
decay[9] => Mult1.IN3
decay[10] => Mult1.IN2
decay[11] => Mult1.IN1
velocity[0] => Mult0.IN31
velocity[1] => Mult0.IN30
velocity[2] => Mult0.IN29
velocity[3] => Mult0.IN28
velocity[4] => Mult0.IN27
velocity[5] => Mult0.IN26
velocity[6] => Mult0.IN25
delay_length[0] => Add0.IN32
delay_length[0] => Add1.IN32
delay_length[0] => LessThan0.IN16
delay_length[0] => LessThan1.IN16
delay_length[0] => LessThan2.IN16
delay_length[1] => Add0.IN31
delay_length[1] => Add1.IN31
delay_length[1] => LessThan0.IN15
delay_length[1] => LessThan1.IN15
delay_length[1] => LessThan2.IN15
delay_length[2] => Add0.IN30
delay_length[2] => Add1.IN30
delay_length[2] => LessThan0.IN14
delay_length[2] => LessThan1.IN14
delay_length[2] => LessThan2.IN14
delay_length[3] => Add0.IN29
delay_length[3] => Add1.IN29
delay_length[3] => LessThan0.IN13
delay_length[3] => LessThan1.IN13
delay_length[3] => LessThan2.IN13
delay_length[4] => Add0.IN28
delay_length[4] => Add1.IN28
delay_length[4] => LessThan0.IN12
delay_length[4] => LessThan1.IN12
delay_length[4] => LessThan2.IN12
delay_length[5] => Add0.IN27
delay_length[5] => Add1.IN27
delay_length[5] => LessThan0.IN11
delay_length[5] => LessThan1.IN11
delay_length[5] => LessThan2.IN11
delay_length[6] => Add0.IN26
delay_length[6] => Add1.IN26
delay_length[6] => LessThan0.IN10
delay_length[6] => LessThan1.IN10
delay_length[6] => LessThan2.IN10
delay_length[7] => Add0.IN25
delay_length[7] => Add1.IN25
delay_length[7] => LessThan0.IN9
delay_length[7] => LessThan1.IN9
delay_length[7] => LessThan2.IN9
delay_length[8] => Add0.IN24
delay_length[8] => Add1.IN24
delay_length[8] => LessThan0.IN8
delay_length[8] => LessThan1.IN8
delay_length[8] => LessThan2.IN8
delay_length[9] => Add0.IN23
delay_length[9] => Add1.IN23
delay_length[9] => LessThan0.IN7
delay_length[9] => LessThan1.IN7
delay_length[9] => LessThan2.IN7
delay_length[10] => Add0.IN22
delay_length[10] => Add1.IN22
delay_length[10] => LessThan0.IN6
delay_length[10] => LessThan1.IN6
delay_length[10] => LessThan2.IN6
delay_length[11] => Add0.IN21
delay_length[11] => Add1.IN21
delay_length[11] => LessThan0.IN5
delay_length[11] => LessThan1.IN5
delay_length[11] => LessThan2.IN5
delay_length[12] => Add0.IN20
delay_length[12] => Add1.IN20
delay_length[12] => LessThan0.IN4
delay_length[12] => LessThan1.IN4
delay_length[12] => LessThan2.IN4
delay_length[13] => Add0.IN19
delay_length[13] => Add1.IN19
delay_length[13] => LessThan0.IN3
delay_length[13] => LessThan1.IN3
delay_length[13] => LessThan2.IN3
delay_length[14] => Add0.IN18
delay_length[14] => Add1.IN18
delay_length[14] => LessThan0.IN2
delay_length[14] => LessThan1.IN2
delay_length[14] => LessThan2.IN2
delay_length[15] => Add0.IN17
delay_length[15] => Add1.IN17
delay_length[15] => LessThan0.IN1
delay_length[15] => LessThan1.IN1
delay_length[15] => LessThan2.IN1
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
loops[0] => ~NO_FANOUT~
loops[1] => ~NO_FANOUT~
loops[2] => ~NO_FANOUT~
qout[0] <= mainfilter:filt0.q
qout[1] <= mainfilter:filt0.q
qout[2] <= mainfilter:filt0.q
qout[3] <= mainfilter:filt0.q
qout[4] <= mainfilter:filt0.q
qout[5] <= mainfilter:filt0.q
qout[6] <= mainfilter:filt0.q
qout[7] <= mainfilter:filt0.q
qout[8] <= mainfilter:filt0.q
qout[9] <= mainfilter:filt0.q
qout[10] <= mainfilter:filt0.q
qout[11] <= mainfilter:filt0.q
qout[12] <= mainfilter:filt0.q
qout[13] <= mainfilter:filt0.q
qout[14] <= mainfilter:filt0.q
qout[15] <= mainfilter:filt0.q
qout[16] <= mainfilter:filt0.q
qout[17] <= mainfilter:filt0.q
qout[18] <= mainfilter:filt0.q
qout[19] <= mainfilter:filt0.q
qout[20] <= mainfilter:filt0.q
qout[21] <= mainfilter:filt0.q
qout[22] <= mainfilter:filt0.q
qout[23] <= mainfilter:filt0.q


|KP_top|KP_delay:effect|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|KP_top|KP_delay:effect|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|KP_top|KP_delay:effect|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|KP_top|KP_delay:effect|ram_delay:delay_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|KP_top|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component
wren_a => altsyncram_qjq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qjq1:auto_generated.rden_b
data_a[0] => altsyncram_qjq1:auto_generated.data_a[0]
data_a[1] => altsyncram_qjq1:auto_generated.data_a[1]
data_a[2] => altsyncram_qjq1:auto_generated.data_a[2]
data_a[3] => altsyncram_qjq1:auto_generated.data_a[3]
data_a[4] => altsyncram_qjq1:auto_generated.data_a[4]
data_a[5] => altsyncram_qjq1:auto_generated.data_a[5]
data_a[6] => altsyncram_qjq1:auto_generated.data_a[6]
data_a[7] => altsyncram_qjq1:auto_generated.data_a[7]
data_a[8] => altsyncram_qjq1:auto_generated.data_a[8]
data_a[9] => altsyncram_qjq1:auto_generated.data_a[9]
data_a[10] => altsyncram_qjq1:auto_generated.data_a[10]
data_a[11] => altsyncram_qjq1:auto_generated.data_a[11]
data_a[12] => altsyncram_qjq1:auto_generated.data_a[12]
data_a[13] => altsyncram_qjq1:auto_generated.data_a[13]
data_a[14] => altsyncram_qjq1:auto_generated.data_a[14]
data_a[15] => altsyncram_qjq1:auto_generated.data_a[15]
data_a[16] => altsyncram_qjq1:auto_generated.data_a[16]
data_a[17] => altsyncram_qjq1:auto_generated.data_a[17]
data_a[18] => altsyncram_qjq1:auto_generated.data_a[18]
data_a[19] => altsyncram_qjq1:auto_generated.data_a[19]
data_a[20] => altsyncram_qjq1:auto_generated.data_a[20]
data_a[21] => altsyncram_qjq1:auto_generated.data_a[21]
data_a[22] => altsyncram_qjq1:auto_generated.data_a[22]
data_a[23] => altsyncram_qjq1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_qjq1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjq1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjq1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjq1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjq1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjq1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjq1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjq1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjq1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjq1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjq1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjq1:auto_generated.address_a[11]
address_a[12] => altsyncram_qjq1:auto_generated.address_a[12]
address_a[13] => altsyncram_qjq1:auto_generated.address_a[13]
address_b[0] => altsyncram_qjq1:auto_generated.address_b[0]
address_b[1] => altsyncram_qjq1:auto_generated.address_b[1]
address_b[2] => altsyncram_qjq1:auto_generated.address_b[2]
address_b[3] => altsyncram_qjq1:auto_generated.address_b[3]
address_b[4] => altsyncram_qjq1:auto_generated.address_b[4]
address_b[5] => altsyncram_qjq1:auto_generated.address_b[5]
address_b[6] => altsyncram_qjq1:auto_generated.address_b[6]
address_b[7] => altsyncram_qjq1:auto_generated.address_b[7]
address_b[8] => altsyncram_qjq1:auto_generated.address_b[8]
address_b[9] => altsyncram_qjq1:auto_generated.address_b[9]
address_b[10] => altsyncram_qjq1:auto_generated.address_b[10]
address_b[11] => altsyncram_qjq1:auto_generated.address_b[11]
address_b[12] => altsyncram_qjq1:auto_generated.address_b[12]
address_b[13] => altsyncram_qjq1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_qjq1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_qjq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qjq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qjq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qjq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qjq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qjq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qjq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qjq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qjq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qjq1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qjq1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qjq1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qjq1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qjq1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qjq1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qjq1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qjq1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qjq1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qjq1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qjq1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qjq1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qjq1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qjq1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qjq1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|KP_top|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_qjq1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => decode_97a:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
q_b[0] <= mux_73b:mux3.result[0]
q_b[1] <= mux_73b:mux3.result[1]
q_b[2] <= mux_73b:mux3.result[2]
q_b[3] <= mux_73b:mux3.result[3]
q_b[4] <= mux_73b:mux3.result[4]
q_b[5] <= mux_73b:mux3.result[5]
q_b[6] <= mux_73b:mux3.result[6]
q_b[7] <= mux_73b:mux3.result[7]
q_b[8] <= mux_73b:mux3.result[8]
q_b[9] <= mux_73b:mux3.result[9]
q_b[10] <= mux_73b:mux3.result[10]
q_b[11] <= mux_73b:mux3.result[11]
q_b[12] <= mux_73b:mux3.result[12]
q_b[13] <= mux_73b:mux3.result[13]
q_b[14] <= mux_73b:mux3.result[14]
q_b[15] <= mux_73b:mux3.result[15]
q_b[16] <= mux_73b:mux3.result[16]
q_b[17] <= mux_73b:mux3.result[17]
q_b[18] <= mux_73b:mux3.result[18]
q_b[19] <= mux_73b:mux3.result[19]
q_b[20] <= mux_73b:mux3.result[20]
q_b[21] <= mux_73b:mux3.result[21]
q_b[22] <= mux_73b:mux3.result[22]
q_b[23] <= mux_73b:mux3.result[23]
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => address_reg_b[0].ENA
wren_a => decode_97a:decode2.enable


|KP_top|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_qjq1:auto_generated|decode_97a:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_qjq1:auto_generated|mux_73b:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[0].IN1
data[25] => result_node[1].IN1
data[26] => result_node[2].IN1
data[27] => result_node[3].IN1
data[28] => result_node[4].IN1
data[29] => result_node[5].IN1
data[30] => result_node[6].IN1
data[31] => result_node[7].IN1
data[32] => result_node[8].IN1
data[33] => result_node[9].IN1
data[34] => result_node[10].IN1
data[35] => result_node[11].IN1
data[36] => result_node[12].IN1
data[37] => result_node[13].IN1
data[38] => result_node[14].IN1
data[39] => result_node[15].IN1
data[40] => result_node[16].IN1
data[41] => result_node[17].IN1
data[42] => result_node[18].IN1
data[43] => result_node[19].IN1
data[44] => result_node[20].IN1
data[45] => result_node[21].IN1
data[46] => result_node[22].IN1
data[47] => result_node[23].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|KP_top|KP_delay:effect|mainfilter:filt0
filt_sel[0] => Decoder0.IN2
filt_sel[0] => Mux0.IN9
filt_sel[0] => Mux1.IN9
filt_sel[0] => Mux2.IN9
filt_sel[0] => Mux3.IN9
filt_sel[0] => Mux4.IN9
filt_sel[0] => Mux5.IN9
filt_sel[0] => Mux6.IN9
filt_sel[0] => Mux7.IN9
filt_sel[0] => Mux8.IN9
filt_sel[0] => Mux9.IN9
filt_sel[0] => Mux10.IN9
filt_sel[0] => Mux11.IN9
filt_sel[0] => Mux12.IN9
filt_sel[0] => Mux13.IN9
filt_sel[0] => Mux14.IN9
filt_sel[0] => Mux15.IN9
filt_sel[0] => Mux16.IN9
filt_sel[0] => Mux17.IN9
filt_sel[0] => Mux18.IN9
filt_sel[0] => Mux19.IN9
filt_sel[0] => Mux20.IN9
filt_sel[0] => Mux21.IN9
filt_sel[0] => Mux22.IN9
filt_sel[0] => Mux23.IN9
filt_sel[1] => Decoder0.IN1
filt_sel[1] => Mux0.IN8
filt_sel[1] => Mux1.IN8
filt_sel[1] => Mux2.IN8
filt_sel[1] => Mux3.IN8
filt_sel[1] => Mux4.IN8
filt_sel[1] => Mux5.IN8
filt_sel[1] => Mux6.IN8
filt_sel[1] => Mux7.IN8
filt_sel[1] => Mux8.IN8
filt_sel[1] => Mux9.IN8
filt_sel[1] => Mux10.IN8
filt_sel[1] => Mux11.IN8
filt_sel[1] => Mux12.IN8
filt_sel[1] => Mux13.IN8
filt_sel[1] => Mux14.IN8
filt_sel[1] => Mux15.IN8
filt_sel[1] => Mux16.IN8
filt_sel[1] => Mux17.IN8
filt_sel[1] => Mux18.IN8
filt_sel[1] => Mux19.IN8
filt_sel[1] => Mux20.IN8
filt_sel[1] => Mux21.IN8
filt_sel[1] => Mux22.IN8
filt_sel[1] => Mux23.IN8
filt_sel[2] => Decoder0.IN0
filt_sel[2] => Mux0.IN7
filt_sel[2] => Mux1.IN7
filt_sel[2] => Mux2.IN7
filt_sel[2] => Mux3.IN7
filt_sel[2] => Mux4.IN7
filt_sel[2] => Mux5.IN7
filt_sel[2] => Mux6.IN7
filt_sel[2] => Mux7.IN7
filt_sel[2] => Mux8.IN7
filt_sel[2] => Mux9.IN7
filt_sel[2] => Mux10.IN7
filt_sel[2] => Mux11.IN7
filt_sel[2] => Mux12.IN7
filt_sel[2] => Mux13.IN7
filt_sel[2] => Mux14.IN7
filt_sel[2] => Mux15.IN7
filt_sel[2] => Mux16.IN7
filt_sel[2] => Mux17.IN7
filt_sel[2] => Mux18.IN7
filt_sel[2] => Mux19.IN7
filt_sel[2] => Mux20.IN7
filt_sel[2] => Mux21.IN7
filt_sel[2] => Mux22.IN7
filt_sel[2] => Mux23.IN7
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][0].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => del.DATAA
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|lfsr:noise_gen
out24_8[0] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_8[1] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_8[2] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_8[3] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_8[4] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_8[5] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_8[6] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_8[7] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_8[8] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_8[9] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_8[10] <= out24ref_7[18].DB_MAX_OUTPUT_PORT_TYPE
out24_8[11] <= out24ref_7[19].DB_MAX_OUTPUT_PORT_TYPE
out24_8[12] <= out24ref_7[20].DB_MAX_OUTPUT_PORT_TYPE
out24_8[13] <= out24ref_7[21].DB_MAX_OUTPUT_PORT_TYPE
out24_8[14] <= out24ref_7[22].DB_MAX_OUTPUT_PORT_TYPE
out24_8[15] <= out24ref_7[23].DB_MAX_OUTPUT_PORT_TYPE
out24_7[0] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_7[1] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_7[2] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_7[3] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_7[4] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_7[5] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_7[6] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_7[7] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_7[8] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_7[9] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_7[10] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_7[11] <= out24ref_7[18].DB_MAX_OUTPUT_PORT_TYPE
out24_7[12] <= out24ref_7[19].DB_MAX_OUTPUT_PORT_TYPE
out24_7[13] <= out24ref_7[20].DB_MAX_OUTPUT_PORT_TYPE
out24_7[14] <= out24ref_7[21].DB_MAX_OUTPUT_PORT_TYPE
out24_7[15] <= out24ref_7[22].DB_MAX_OUTPUT_PORT_TYPE
out24_6[0] <= out24ref_7[6].DB_MAX_OUTPUT_PORT_TYPE
out24_6[1] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_6[2] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_6[3] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_6[4] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_6[5] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_6[6] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_6[7] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_6[8] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_6[9] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_6[10] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_6[11] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_6[12] <= out24ref_7[18].DB_MAX_OUTPUT_PORT_TYPE
out24_6[13] <= out24ref_7[19].DB_MAX_OUTPUT_PORT_TYPE
out24_6[14] <= out24ref_7[20].DB_MAX_OUTPUT_PORT_TYPE
out24_6[15] <= out24ref_7[21].DB_MAX_OUTPUT_PORT_TYPE
out24_5[0] <= out24ref_7[5].DB_MAX_OUTPUT_PORT_TYPE
out24_5[1] <= out24ref_7[6].DB_MAX_OUTPUT_PORT_TYPE
out24_5[2] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_5[3] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_5[4] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_5[5] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_5[6] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_5[7] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_5[8] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_5[9] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_5[10] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_5[11] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_5[12] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_5[13] <= out24ref_7[18].DB_MAX_OUTPUT_PORT_TYPE
out24_5[14] <= out24ref_7[19].DB_MAX_OUTPUT_PORT_TYPE
out24_5[15] <= out24ref_7[20].DB_MAX_OUTPUT_PORT_TYPE
out24_4[0] <= out24ref_7[4].DB_MAX_OUTPUT_PORT_TYPE
out24_4[1] <= out24ref_7[5].DB_MAX_OUTPUT_PORT_TYPE
out24_4[2] <= out24ref_7[6].DB_MAX_OUTPUT_PORT_TYPE
out24_4[3] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_4[4] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_4[5] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_4[6] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_4[7] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_4[8] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_4[9] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_4[10] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_4[11] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_4[12] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_4[13] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_4[14] <= out24ref_7[18].DB_MAX_OUTPUT_PORT_TYPE
out24_4[15] <= out24ref_7[19].DB_MAX_OUTPUT_PORT_TYPE
out24_3[0] <= out24ref_7[3].DB_MAX_OUTPUT_PORT_TYPE
out24_3[1] <= out24ref_7[4].DB_MAX_OUTPUT_PORT_TYPE
out24_3[2] <= out24ref_7[5].DB_MAX_OUTPUT_PORT_TYPE
out24_3[3] <= out24ref_7[6].DB_MAX_OUTPUT_PORT_TYPE
out24_3[4] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_3[5] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_3[6] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_3[7] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_3[8] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_3[9] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_3[10] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_3[11] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_3[12] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_3[13] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_3[14] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_3[15] <= out24ref_7[18].DB_MAX_OUTPUT_PORT_TYPE
out24_2[0] <= out24ref_7[2].DB_MAX_OUTPUT_PORT_TYPE
out24_2[1] <= out24ref_7[3].DB_MAX_OUTPUT_PORT_TYPE
out24_2[2] <= out24ref_7[4].DB_MAX_OUTPUT_PORT_TYPE
out24_2[3] <= out24ref_7[5].DB_MAX_OUTPUT_PORT_TYPE
out24_2[4] <= out24ref_7[6].DB_MAX_OUTPUT_PORT_TYPE
out24_2[5] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_2[6] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_2[7] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_2[8] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_2[9] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_2[10] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_2[11] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_2[12] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_2[13] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_2[14] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_2[15] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_1[0] <= out24ref_7[1].DB_MAX_OUTPUT_PORT_TYPE
out24_1[1] <= out24ref_7[2].DB_MAX_OUTPUT_PORT_TYPE
out24_1[2] <= out24ref_7[3].DB_MAX_OUTPUT_PORT_TYPE
out24_1[3] <= out24ref_7[4].DB_MAX_OUTPUT_PORT_TYPE
out24_1[4] <= out24ref_7[5].DB_MAX_OUTPUT_PORT_TYPE
out24_1[5] <= out24ref_7[6].DB_MAX_OUTPUT_PORT_TYPE
out24_1[6] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_1[7] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_1[8] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_1[9] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_1[10] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_1[11] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_1[12] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_1[13] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_1[14] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_1[15] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_0[0] <= out24ref_7[0].DB_MAX_OUTPUT_PORT_TYPE
out24_0[1] <= out24ref_7[1].DB_MAX_OUTPUT_PORT_TYPE
out24_0[2] <= out24ref_7[2].DB_MAX_OUTPUT_PORT_TYPE
out24_0[3] <= out24ref_7[3].DB_MAX_OUTPUT_PORT_TYPE
out24_0[4] <= out24ref_7[4].DB_MAX_OUTPUT_PORT_TYPE
out24_0[5] <= out24ref_7[5].DB_MAX_OUTPUT_PORT_TYPE
out24_0[6] <= out24ref_7[6].DB_MAX_OUTPUT_PORT_TYPE
out24_0[7] <= out24ref_7[7].DB_MAX_OUTPUT_PORT_TYPE
out24_0[8] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_0[9] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_0[10] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_0[11] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_0[12] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_0[13] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_0[14] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_0[15] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
a_clk => ~NO_FANOUT~
clk => out24ref_7[0].CLK
clk => out24ref_7[1].CLK
clk => out24ref_7[2].CLK
clk => out24ref_7[3].CLK
clk => out24ref_7[4].CLK
clk => out24ref_7[5].CLK
clk => out24ref_7[6].CLK
clk => out24ref_7[7].CLK
clk => out24ref_7[8].CLK
clk => out24ref_7[9].CLK
clk => out24ref_7[10].CLK
clk => out24ref_7[11].CLK
clk => out24ref_7[12].CLK
clk => out24ref_7[13].CLK
clk => out24ref_7[14].CLK
clk => out24ref_7[15].CLK
clk => out24ref_7[16].CLK
clk => out24ref_7[17].CLK
clk => out24ref_7[18].CLK
clk => out24ref_7[19].CLK
clk => out24ref_7[20].CLK
clk => out24ref_7[21].CLK
clk => out24ref_7[22].CLK
clk => out24ref_7[23].CLK
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
clk => out[4].CLK
clk => out[5].CLK
clk => out[6].CLK
clk => out[7].CLK
clk => out[8].CLK
clk => out[9].CLK
clk => out[10].CLK
clk => out[11].CLK
clk => out[12].CLK
clk => out[13].CLK
clk => out[14].CLK
clk => out[15].CLK
clk => out[16].CLK
clk => out[17].CLK
clk => out[18].CLK
clk => out[19].CLK
clk => out[20].CLK
clk => out[21].CLK
clk => out[22].CLK
clk => out[23].CLK
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|KP_top|ADC_SEG_LED:segR
reset_n => ~NO_FANOUT~
clk => hex0[0].CLK
clk => hex0[1].CLK
clk => hex0[2].CLK
clk => hex0[3].CLK
clk => hex0[4].CLK
clk => hex0[5].CLK
clk => hex0[6].CLK
clk => vol[0].CLK
clk => vol[1].CLK
clk => vol[2].CLK
clk => vol[3].CLK
clk => vol[4].CLK
clk => vol[5].CLK
clk => vol[6].CLK
clk => vol[7].CLK
clk => vol[8].CLK
clk => vol[9].CLK
adc_rd[0] => Decoder0.IN3
adc_rd[1] => Decoder0.IN2
adc_rd[1] => Decoder1.IN2
adc_rd[2] => Decoder0.IN1
adc_rd[2] => Decoder1.IN1
adc_rd[2] => Decoder2.IN1
adc_rd[3] => Decoder0.IN0
adc_rd[3] => Decoder1.IN0
adc_rd[3] => Decoder2.IN0
adc_rd[3] => vol[7].DATAIN
LED[0] <= vol[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= vol[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= vol[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= vol[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= vol[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= vol[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= vol[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= vol[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= vol[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= vol[9].DB_MAX_OUTPUT_PORT_TYPE
HEXR[0] <= hex0[0].DB_MAX_OUTPUT_PORT_TYPE
HEXR[1] <= hex0[1].DB_MAX_OUTPUT_PORT_TYPE
HEXR[2] <= hex0[2].DB_MAX_OUTPUT_PORT_TYPE
HEXR[3] <= hex0[3].DB_MAX_OUTPUT_PORT_TYPE
HEXR[4] <= hex0[4].DB_MAX_OUTPUT_PORT_TYPE
HEXR[5] <= hex0[5].DB_MAX_OUTPUT_PORT_TYPE
HEXR[6] <= hex0[6].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|ADC_SEG_LED:segL
reset_n => ~NO_FANOUT~
clk => hex0[0].CLK
clk => hex0[1].CLK
clk => hex0[2].CLK
clk => hex0[3].CLK
clk => hex0[4].CLK
clk => hex0[5].CLK
clk => hex0[6].CLK
clk => vol[0].CLK
clk => vol[1].CLK
clk => vol[2].CLK
clk => vol[3].CLK
clk => vol[4].CLK
clk => vol[5].CLK
clk => vol[6].CLK
clk => vol[7].CLK
clk => vol[8].CLK
clk => vol[9].CLK
adc_rd[0] => Decoder0.IN3
adc_rd[1] => Decoder0.IN2
adc_rd[1] => Decoder1.IN2
adc_rd[2] => Decoder0.IN1
adc_rd[2] => Decoder1.IN1
adc_rd[2] => Decoder2.IN1
adc_rd[3] => Decoder0.IN0
adc_rd[3] => Decoder1.IN0
adc_rd[3] => Decoder2.IN0
adc_rd[3] => vol[7].DATAIN
LED[0] <= vol[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= vol[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= vol[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= vol[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= vol[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= vol[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= vol[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= vol[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= vol[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= vol[9].DB_MAX_OUTPUT_PORT_TYPE
HEXR[0] <= hex0[0].DB_MAX_OUTPUT_PORT_TYPE
HEXR[1] <= hex0[1].DB_MAX_OUTPUT_PORT_TYPE
HEXR[2] <= hex0[2].DB_MAX_OUTPUT_PORT_TYPE
HEXR[3] <= hex0[3].DB_MAX_OUTPUT_PORT_TYPE
HEXR[4] <= hex0[4].DB_MAX_OUTPUT_PORT_TYPE
HEXR[5] <= hex0[5].DB_MAX_OUTPUT_PORT_TYPE
HEXR[6] <= hex0[6].DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1
clk50m => clk50m.IN4
reset_n => reset_n.IN1
AdcValue00out[0] <= storage:storage_inst.AdcValue00
AdcValue00out[1] <= storage:storage_inst.AdcValue00
AdcValue00out[2] <= storage:storage_inst.AdcValue00
AdcValue00out[3] <= storage:storage_inst.AdcValue00
AdcValue00out[4] <= storage:storage_inst.AdcValue00
AdcValue00out[5] <= storage:storage_inst.AdcValue00
AdcValue00out[6] <= storage:storage_inst.AdcValue00
AdcValue00out[7] <= storage:storage_inst.AdcValue00
AdcValue00out[8] <= storage:storage_inst.AdcValue00
AdcValue00out[9] <= storage:storage_inst.AdcValue00
AdcValue00out[10] <= storage:storage_inst.AdcValue00
AdcValue00out[11] <= storage:storage_inst.AdcValue00
AdcValue01out[0] <= storage:storage_inst.AdcValue01
AdcValue01out[1] <= storage:storage_inst.AdcValue01
AdcValue01out[2] <= storage:storage_inst.AdcValue01
AdcValue01out[3] <= storage:storage_inst.AdcValue01
AdcValue01out[4] <= storage:storage_inst.AdcValue01
AdcValue01out[5] <= storage:storage_inst.AdcValue01
AdcValue01out[6] <= storage:storage_inst.AdcValue01
AdcValue01out[7] <= storage:storage_inst.AdcValue01
AdcValue01out[8] <= storage:storage_inst.AdcValue01
AdcValue01out[9] <= storage:storage_inst.AdcValue01
AdcValue01out[10] <= storage:storage_inst.AdcValue01
AdcValue01out[11] <= storage:storage_inst.AdcValue01
AdcValue02out[0] <= storage:storage_inst.AdcValue02
AdcValue02out[1] <= storage:storage_inst.AdcValue02
AdcValue02out[2] <= storage:storage_inst.AdcValue02
AdcValue02out[3] <= storage:storage_inst.AdcValue02
AdcValue02out[4] <= storage:storage_inst.AdcValue02
AdcValue02out[5] <= storage:storage_inst.AdcValue02
AdcValue02out[6] <= storage:storage_inst.AdcValue02
AdcValue02out[7] <= storage:storage_inst.AdcValue02
AdcValue02out[8] <= storage:storage_inst.AdcValue02
AdcValue02out[9] <= storage:storage_inst.AdcValue02
AdcValue02out[10] <= storage:storage_inst.AdcValue02
AdcValue02out[11] <= storage:storage_inst.AdcValue02
AdcValue03out[0] <= storage:storage_inst.AdcValue03
AdcValue03out[1] <= storage:storage_inst.AdcValue03
AdcValue03out[2] <= storage:storage_inst.AdcValue03
AdcValue03out[3] <= storage:storage_inst.AdcValue03
AdcValue03out[4] <= storage:storage_inst.AdcValue03
AdcValue03out[5] <= storage:storage_inst.AdcValue03
AdcValue03out[6] <= storage:storage_inst.AdcValue03
AdcValue03out[7] <= storage:storage_inst.AdcValue03
AdcValue03out[8] <= storage:storage_inst.AdcValue03
AdcValue03out[9] <= storage:storage_inst.AdcValue03
AdcValue03out[10] <= storage:storage_inst.AdcValue03
AdcValue03out[11] <= storage:storage_inst.AdcValue03
AdcValue04out[0] <= storage:storage_inst.AdcValue04
AdcValue04out[1] <= storage:storage_inst.AdcValue04
AdcValue04out[2] <= storage:storage_inst.AdcValue04
AdcValue04out[3] <= storage:storage_inst.AdcValue04
AdcValue04out[4] <= storage:storage_inst.AdcValue04
AdcValue04out[5] <= storage:storage_inst.AdcValue04
AdcValue04out[6] <= storage:storage_inst.AdcValue04
AdcValue04out[7] <= storage:storage_inst.AdcValue04
AdcValue04out[8] <= storage:storage_inst.AdcValue04
AdcValue04out[9] <= storage:storage_inst.AdcValue04
AdcValue04out[10] <= storage:storage_inst.AdcValue04
AdcValue04out[11] <= storage:storage_inst.AdcValue04
AdcValue05out[0] <= storage:storage_inst.AdcValue05
AdcValue05out[1] <= storage:storage_inst.AdcValue05
AdcValue05out[2] <= storage:storage_inst.AdcValue05
AdcValue05out[3] <= storage:storage_inst.AdcValue05
AdcValue05out[4] <= storage:storage_inst.AdcValue05
AdcValue05out[5] <= storage:storage_inst.AdcValue05
AdcValue05out[6] <= storage:storage_inst.AdcValue05
AdcValue05out[7] <= storage:storage_inst.AdcValue05
AdcValue05out[8] <= storage:storage_inst.AdcValue05
AdcValue05out[9] <= storage:storage_inst.AdcValue05
AdcValue05out[10] <= storage:storage_inst.AdcValue05
AdcValue05out[11] <= storage:storage_inst.AdcValue05
AdcValue06out[0] <= storage:storage_inst.AdcValue06
AdcValue06out[1] <= storage:storage_inst.AdcValue06
AdcValue06out[2] <= storage:storage_inst.AdcValue06
AdcValue06out[3] <= storage:storage_inst.AdcValue06
AdcValue06out[4] <= storage:storage_inst.AdcValue06
AdcValue06out[5] <= storage:storage_inst.AdcValue06
AdcValue06out[6] <= storage:storage_inst.AdcValue06
AdcValue06out[7] <= storage:storage_inst.AdcValue06
AdcValue06out[8] <= storage:storage_inst.AdcValue06
AdcValue06out[9] <= storage:storage_inst.AdcValue06
AdcValue06out[10] <= storage:storage_inst.AdcValue06
AdcValue06out[11] <= storage:storage_inst.AdcValue06
AdcValue07out[0] <= storage:storage_inst.AdcValue07
AdcValue07out[1] <= storage:storage_inst.AdcValue07
AdcValue07out[2] <= storage:storage_inst.AdcValue07
AdcValue07out[3] <= storage:storage_inst.AdcValue07
AdcValue07out[4] <= storage:storage_inst.AdcValue07
AdcValue07out[5] <= storage:storage_inst.AdcValue07
AdcValue07out[6] <= storage:storage_inst.AdcValue07
AdcValue07out[7] <= storage:storage_inst.AdcValue07
AdcValue07out[8] <= storage:storage_inst.AdcValue07
AdcValue07out[9] <= storage:storage_inst.AdcValue07
AdcValue07out[10] <= storage:storage_inst.AdcValue07
AdcValue07out[11] <= storage:storage_inst.AdcValue07
AdcValue08out[0] <= storage:storage_inst.AdcValue08
AdcValue08out[1] <= storage:storage_inst.AdcValue08
AdcValue08out[2] <= storage:storage_inst.AdcValue08
AdcValue08out[3] <= storage:storage_inst.AdcValue08
AdcValue08out[4] <= storage:storage_inst.AdcValue08
AdcValue08out[5] <= storage:storage_inst.AdcValue08
AdcValue08out[6] <= storage:storage_inst.AdcValue08
AdcValue08out[7] <= storage:storage_inst.AdcValue08
AdcValue08out[8] <= storage:storage_inst.AdcValue08
AdcValue08out[9] <= storage:storage_inst.AdcValue08
AdcValue08out[10] <= storage:storage_inst.AdcValue08
AdcValue08out[11] <= storage:storage_inst.AdcValue08


|KP_top|adc_1:adc1|adcpll:adc_pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|KP_top|adc_1:adc1|adcpll:adc_pll_inst|altpll:altpll_component
inclk[0] => adcpll_altpll:auto_generated.inclk[0]
inclk[1] => adcpll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => adcpll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= adcpll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|KP_top|adc_1:adc1|adcpll:adc_pll_inst|altpll:altpll_component|adcpll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|sequencer:sequencer_inst
Clock_qsys => CurrentState~7.DATAIN
Reset => CurrentState.OUTPUTSELECT
Reset => CurrentState.OUTPUTSELECT
Reset => CurrentState.OUTPUTSELECT
Reset => CurrentState.OUTPUTSELECT
Reset => CurrentState.OUTPUTSELECT
Reset => CurrentState.OUTPUTSELECT
Reset => CurrentState.OUTPUTSELECT
Reset => CurrentState.OUTPUTSELECT
AdcCsrAddress <= <GND>
AdcCsrReadEn <= <GND>
AdcCsrReadData[0] <= <GND>
AdcCsrReadData[1] <= <GND>
AdcCsrReadData[2] <= <GND>
AdcCsrReadData[3] <= <GND>
AdcCsrReadData[4] <= <GND>
AdcCsrReadData[5] <= <GND>
AdcCsrReadData[6] <= <GND>
AdcCsrReadData[7] <= <GND>
AdcCsrReadData[8] <= <GND>
AdcCsrReadData[9] <= <GND>
AdcCsrReadData[10] <= <GND>
AdcCsrReadData[11] <= <GND>
AdcCsrReadData[12] <= <GND>
AdcCsrReadData[13] <= <GND>
AdcCsrReadData[14] <= <GND>
AdcCsrReadData[15] <= <GND>
AdcCsrReadData[16] <= <GND>
AdcCsrReadData[17] <= <GND>
AdcCsrReadData[18] <= <GND>
AdcCsrReadData[19] <= <GND>
AdcCsrReadData[20] <= <GND>
AdcCsrReadData[21] <= <GND>
AdcCsrReadData[22] <= <GND>
AdcCsrReadData[23] <= <GND>
AdcCsrReadData[24] <= <GND>
AdcCsrReadData[25] <= <GND>
AdcCsrReadData[26] <= <GND>
AdcCsrReadData[27] <= <GND>
AdcCsrReadData[28] <= <GND>
AdcCsrReadData[29] <= <GND>
AdcCsrReadData[30] <= <GND>
AdcCsrReadData[31] <= <GND>
AdcCsrWriteEn <= AdcCsrWriteData[0].DB_MAX_OUTPUT_PORT_TYPE
AdcCsrWriteData[0] <= AdcCsrWriteData[0].DB_MAX_OUTPUT_PORT_TYPE
AdcCsrWriteData[1] <= <GND>
AdcCsrWriteData[2] <= <GND>
AdcCsrWriteData[3] <= <GND>
AdcCsrWriteData[4] <= <GND>
AdcCsrWriteData[5] <= <GND>
AdcCsrWriteData[6] <= <GND>
AdcCsrWriteData[7] <= <GND>
AdcCsrWriteData[8] <= <GND>
AdcCsrWriteData[9] <= <GND>
AdcCsrWriteData[10] <= <GND>
AdcCsrWriteData[11] <= <GND>
AdcCsrWriteData[12] <= <GND>
AdcCsrWriteData[13] <= <GND>
AdcCsrWriteData[14] <= <GND>
AdcCsrWriteData[15] <= <GND>
AdcCsrWriteData[16] <= <GND>
AdcCsrWriteData[17] <= <GND>
AdcCsrWriteData[18] <= <GND>
AdcCsrWriteData[19] <= <GND>
AdcCsrWriteData[20] <= <GND>
AdcCsrWriteData[21] <= <GND>
AdcCsrWriteData[22] <= <GND>
AdcCsrWriteData[23] <= <GND>
AdcCsrWriteData[24] <= <GND>
AdcCsrWriteData[25] <= <GND>
AdcCsrWriteData[26] <= <GND>
AdcCsrWriteData[27] <= <GND>
AdcCsrWriteData[28] <= <GND>
AdcCsrWriteData[29] <= <GND>
AdcCsrWriteData[30] <= <GND>
AdcCsrWriteData[31] <= <GND>


|KP_top|adc_1:adc1|storage:storage_inst
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue00.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue01.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue02.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue03.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue04.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue05.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue06.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue07.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcValue08.OUTPUTSELECT
Reset => AdcRefresh.OUTPUTSELECT
Clock_qsys => AdcRefresh~reg0.CLK
Clock_qsys => AdcValue08[0]~reg0.CLK
Clock_qsys => AdcValue08[1]~reg0.CLK
Clock_qsys => AdcValue08[2]~reg0.CLK
Clock_qsys => AdcValue08[3]~reg0.CLK
Clock_qsys => AdcValue08[4]~reg0.CLK
Clock_qsys => AdcValue08[5]~reg0.CLK
Clock_qsys => AdcValue08[6]~reg0.CLK
Clock_qsys => AdcValue08[7]~reg0.CLK
Clock_qsys => AdcValue08[8]~reg0.CLK
Clock_qsys => AdcValue08[9]~reg0.CLK
Clock_qsys => AdcValue08[10]~reg0.CLK
Clock_qsys => AdcValue08[11]~reg0.CLK
Clock_qsys => AdcValue07[0]~reg0.CLK
Clock_qsys => AdcValue07[1]~reg0.CLK
Clock_qsys => AdcValue07[2]~reg0.CLK
Clock_qsys => AdcValue07[3]~reg0.CLK
Clock_qsys => AdcValue07[4]~reg0.CLK
Clock_qsys => AdcValue07[5]~reg0.CLK
Clock_qsys => AdcValue07[6]~reg0.CLK
Clock_qsys => AdcValue07[7]~reg0.CLK
Clock_qsys => AdcValue07[8]~reg0.CLK
Clock_qsys => AdcValue07[9]~reg0.CLK
Clock_qsys => AdcValue07[10]~reg0.CLK
Clock_qsys => AdcValue07[11]~reg0.CLK
Clock_qsys => AdcValue06[0]~reg0.CLK
Clock_qsys => AdcValue06[1]~reg0.CLK
Clock_qsys => AdcValue06[2]~reg0.CLK
Clock_qsys => AdcValue06[3]~reg0.CLK
Clock_qsys => AdcValue06[4]~reg0.CLK
Clock_qsys => AdcValue06[5]~reg0.CLK
Clock_qsys => AdcValue06[6]~reg0.CLK
Clock_qsys => AdcValue06[7]~reg0.CLK
Clock_qsys => AdcValue06[8]~reg0.CLK
Clock_qsys => AdcValue06[9]~reg0.CLK
Clock_qsys => AdcValue06[10]~reg0.CLK
Clock_qsys => AdcValue06[11]~reg0.CLK
Clock_qsys => AdcValue05[0]~reg0.CLK
Clock_qsys => AdcValue05[1]~reg0.CLK
Clock_qsys => AdcValue05[2]~reg0.CLK
Clock_qsys => AdcValue05[3]~reg0.CLK
Clock_qsys => AdcValue05[4]~reg0.CLK
Clock_qsys => AdcValue05[5]~reg0.CLK
Clock_qsys => AdcValue05[6]~reg0.CLK
Clock_qsys => AdcValue05[7]~reg0.CLK
Clock_qsys => AdcValue05[8]~reg0.CLK
Clock_qsys => AdcValue05[9]~reg0.CLK
Clock_qsys => AdcValue05[10]~reg0.CLK
Clock_qsys => AdcValue05[11]~reg0.CLK
Clock_qsys => AdcValue04[0]~reg0.CLK
Clock_qsys => AdcValue04[1]~reg0.CLK
Clock_qsys => AdcValue04[2]~reg0.CLK
Clock_qsys => AdcValue04[3]~reg0.CLK
Clock_qsys => AdcValue04[4]~reg0.CLK
Clock_qsys => AdcValue04[5]~reg0.CLK
Clock_qsys => AdcValue04[6]~reg0.CLK
Clock_qsys => AdcValue04[7]~reg0.CLK
Clock_qsys => AdcValue04[8]~reg0.CLK
Clock_qsys => AdcValue04[9]~reg0.CLK
Clock_qsys => AdcValue04[10]~reg0.CLK
Clock_qsys => AdcValue04[11]~reg0.CLK
Clock_qsys => AdcValue03[0]~reg0.CLK
Clock_qsys => AdcValue03[1]~reg0.CLK
Clock_qsys => AdcValue03[2]~reg0.CLK
Clock_qsys => AdcValue03[3]~reg0.CLK
Clock_qsys => AdcValue03[4]~reg0.CLK
Clock_qsys => AdcValue03[5]~reg0.CLK
Clock_qsys => AdcValue03[6]~reg0.CLK
Clock_qsys => AdcValue03[7]~reg0.CLK
Clock_qsys => AdcValue03[8]~reg0.CLK
Clock_qsys => AdcValue03[9]~reg0.CLK
Clock_qsys => AdcValue03[10]~reg0.CLK
Clock_qsys => AdcValue03[11]~reg0.CLK
Clock_qsys => AdcValue02[0]~reg0.CLK
Clock_qsys => AdcValue02[1]~reg0.CLK
Clock_qsys => AdcValue02[2]~reg0.CLK
Clock_qsys => AdcValue02[3]~reg0.CLK
Clock_qsys => AdcValue02[4]~reg0.CLK
Clock_qsys => AdcValue02[5]~reg0.CLK
Clock_qsys => AdcValue02[6]~reg0.CLK
Clock_qsys => AdcValue02[7]~reg0.CLK
Clock_qsys => AdcValue02[8]~reg0.CLK
Clock_qsys => AdcValue02[9]~reg0.CLK
Clock_qsys => AdcValue02[10]~reg0.CLK
Clock_qsys => AdcValue02[11]~reg0.CLK
Clock_qsys => AdcValue01[0]~reg0.CLK
Clock_qsys => AdcValue01[1]~reg0.CLK
Clock_qsys => AdcValue01[2]~reg0.CLK
Clock_qsys => AdcValue01[3]~reg0.CLK
Clock_qsys => AdcValue01[4]~reg0.CLK
Clock_qsys => AdcValue01[5]~reg0.CLK
Clock_qsys => AdcValue01[6]~reg0.CLK
Clock_qsys => AdcValue01[7]~reg0.CLK
Clock_qsys => AdcValue01[8]~reg0.CLK
Clock_qsys => AdcValue01[9]~reg0.CLK
Clock_qsys => AdcValue01[10]~reg0.CLK
Clock_qsys => AdcValue01[11]~reg0.CLK
Clock_qsys => AdcValue00[0]~reg0.CLK
Clock_qsys => AdcValue00[1]~reg0.CLK
Clock_qsys => AdcValue00[2]~reg0.CLK
Clock_qsys => AdcValue00[3]~reg0.CLK
Clock_qsys => AdcValue00[4]~reg0.CLK
Clock_qsys => AdcValue00[5]~reg0.CLK
Clock_qsys => AdcValue00[6]~reg0.CLK
Clock_qsys => AdcValue00[7]~reg0.CLK
Clock_qsys => AdcValue00[8]~reg0.CLK
Clock_qsys => AdcValue00[9]~reg0.CLK
Clock_qsys => AdcValue00[10]~reg0.CLK
Clock_qsys => AdcValue00[11]~reg0.CLK
AdcValue00[0] <= AdcValue00[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[1] <= AdcValue00[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[2] <= AdcValue00[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[3] <= AdcValue00[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[4] <= AdcValue00[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[5] <= AdcValue00[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[6] <= AdcValue00[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[7] <= AdcValue00[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[8] <= AdcValue00[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[9] <= AdcValue00[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[10] <= AdcValue00[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue00[11] <= AdcValue00[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[0] <= AdcValue01[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[1] <= AdcValue01[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[2] <= AdcValue01[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[3] <= AdcValue01[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[4] <= AdcValue01[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[5] <= AdcValue01[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[6] <= AdcValue01[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[7] <= AdcValue01[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[8] <= AdcValue01[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[9] <= AdcValue01[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[10] <= AdcValue01[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue01[11] <= AdcValue01[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[0] <= AdcValue02[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[1] <= AdcValue02[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[2] <= AdcValue02[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[3] <= AdcValue02[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[4] <= AdcValue02[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[5] <= AdcValue02[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[6] <= AdcValue02[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[7] <= AdcValue02[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[8] <= AdcValue02[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[9] <= AdcValue02[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[10] <= AdcValue02[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue02[11] <= AdcValue02[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[0] <= AdcValue03[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[1] <= AdcValue03[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[2] <= AdcValue03[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[3] <= AdcValue03[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[4] <= AdcValue03[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[5] <= AdcValue03[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[6] <= AdcValue03[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[7] <= AdcValue03[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[8] <= AdcValue03[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[9] <= AdcValue03[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[10] <= AdcValue03[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue03[11] <= AdcValue03[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[0] <= AdcValue04[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[1] <= AdcValue04[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[2] <= AdcValue04[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[3] <= AdcValue04[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[4] <= AdcValue04[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[5] <= AdcValue04[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[6] <= AdcValue04[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[7] <= AdcValue04[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[8] <= AdcValue04[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[9] <= AdcValue04[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[10] <= AdcValue04[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue04[11] <= AdcValue04[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[0] <= AdcValue05[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[1] <= AdcValue05[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[2] <= AdcValue05[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[3] <= AdcValue05[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[4] <= AdcValue05[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[5] <= AdcValue05[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[6] <= AdcValue05[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[7] <= AdcValue05[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[8] <= AdcValue05[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[9] <= AdcValue05[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[10] <= AdcValue05[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue05[11] <= AdcValue05[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[0] <= AdcValue06[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[1] <= AdcValue06[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[2] <= AdcValue06[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[3] <= AdcValue06[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[4] <= AdcValue06[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[5] <= AdcValue06[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[6] <= AdcValue06[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[7] <= AdcValue06[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[8] <= AdcValue06[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[9] <= AdcValue06[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[10] <= AdcValue06[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue06[11] <= AdcValue06[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[0] <= AdcValue07[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[1] <= AdcValue07[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[2] <= AdcValue07[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[3] <= AdcValue07[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[4] <= AdcValue07[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[5] <= AdcValue07[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[6] <= AdcValue07[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[7] <= AdcValue07[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[8] <= AdcValue07[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[9] <= AdcValue07[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[10] <= AdcValue07[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue07[11] <= AdcValue07[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[0] <= AdcValue08[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[1] <= AdcValue08[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[2] <= AdcValue08[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[3] <= AdcValue08[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[4] <= AdcValue08[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[5] <= AdcValue08[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[6] <= AdcValue08[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[7] <= AdcValue08[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[8] <= AdcValue08[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[9] <= AdcValue08[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[10] <= AdcValue08[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcValue08[11] <= AdcValue08[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcRefresh <= AdcRefresh~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcResponseValid => always0.IN1
AdcResponseValid => always1.IN1
AdcResponseValid => always2.IN1
AdcResponseValid => always3.IN1
AdcResponseValid => always4.IN1
AdcResponseValid => always5.IN1
AdcResponseValid => always6.IN1
AdcResponseValid => always7.IN1
AdcResponseValid => always8.IN1
AdcResponseValid => always9.IN1
AdcResponseChannel[0] => Equal0.IN4
AdcResponseChannel[0] => Equal1.IN0
AdcResponseChannel[0] => Equal2.IN4
AdcResponseChannel[0] => Equal3.IN1
AdcResponseChannel[0] => Equal4.IN4
AdcResponseChannel[0] => Equal5.IN1
AdcResponseChannel[0] => Equal6.IN4
AdcResponseChannel[0] => Equal7.IN2
AdcResponseChannel[0] => Equal8.IN4
AdcResponseChannel[0] => Equal9.IN1
AdcResponseChannel[1] => Equal0.IN3
AdcResponseChannel[1] => Equal1.IN4
AdcResponseChannel[1] => Equal2.IN0
AdcResponseChannel[1] => Equal3.IN0
AdcResponseChannel[1] => Equal4.IN3
AdcResponseChannel[1] => Equal5.IN4
AdcResponseChannel[1] => Equal6.IN1
AdcResponseChannel[1] => Equal7.IN1
AdcResponseChannel[1] => Equal8.IN3
AdcResponseChannel[1] => Equal9.IN4
AdcResponseChannel[2] => Equal0.IN2
AdcResponseChannel[2] => Equal1.IN3
AdcResponseChannel[2] => Equal2.IN3
AdcResponseChannel[2] => Equal3.IN4
AdcResponseChannel[2] => Equal4.IN0
AdcResponseChannel[2] => Equal5.IN0
AdcResponseChannel[2] => Equal6.IN0
AdcResponseChannel[2] => Equal7.IN0
AdcResponseChannel[2] => Equal8.IN2
AdcResponseChannel[2] => Equal9.IN3
AdcResponseChannel[3] => Equal0.IN1
AdcResponseChannel[3] => Equal1.IN2
AdcResponseChannel[3] => Equal2.IN2
AdcResponseChannel[3] => Equal3.IN3
AdcResponseChannel[3] => Equal4.IN2
AdcResponseChannel[3] => Equal5.IN3
AdcResponseChannel[3] => Equal6.IN3
AdcResponseChannel[3] => Equal7.IN4
AdcResponseChannel[3] => Equal8.IN0
AdcResponseChannel[3] => Equal9.IN2
AdcResponseChannel[4] => Equal0.IN0
AdcResponseChannel[4] => Equal1.IN1
AdcResponseChannel[4] => Equal2.IN1
AdcResponseChannel[4] => Equal3.IN2
AdcResponseChannel[4] => Equal4.IN1
AdcResponseChannel[4] => Equal5.IN2
AdcResponseChannel[4] => Equal6.IN2
AdcResponseChannel[4] => Equal7.IN3
AdcResponseChannel[4] => Equal8.IN1
AdcResponseChannel[4] => Equal9.IN0
AdcResponseData[0] => AdcValue00.DATAB
AdcResponseData[0] => AdcValue01.DATAB
AdcResponseData[0] => AdcValue02.DATAB
AdcResponseData[0] => AdcValue03.DATAB
AdcResponseData[0] => AdcValue04.DATAB
AdcResponseData[0] => AdcValue05.DATAB
AdcResponseData[0] => AdcValue06.DATAB
AdcResponseData[0] => AdcValue07.DATAB
AdcResponseData[0] => AdcValue08.DATAB
AdcResponseData[1] => AdcValue00.DATAB
AdcResponseData[1] => AdcValue01.DATAB
AdcResponseData[1] => AdcValue02.DATAB
AdcResponseData[1] => AdcValue03.DATAB
AdcResponseData[1] => AdcValue04.DATAB
AdcResponseData[1] => AdcValue05.DATAB
AdcResponseData[1] => AdcValue06.DATAB
AdcResponseData[1] => AdcValue07.DATAB
AdcResponseData[1] => AdcValue08.DATAB
AdcResponseData[2] => AdcValue00.DATAB
AdcResponseData[2] => AdcValue01.DATAB
AdcResponseData[2] => AdcValue02.DATAB
AdcResponseData[2] => AdcValue03.DATAB
AdcResponseData[2] => AdcValue04.DATAB
AdcResponseData[2] => AdcValue05.DATAB
AdcResponseData[2] => AdcValue06.DATAB
AdcResponseData[2] => AdcValue07.DATAB
AdcResponseData[2] => AdcValue08.DATAB
AdcResponseData[3] => AdcValue00.DATAB
AdcResponseData[3] => AdcValue01.DATAB
AdcResponseData[3] => AdcValue02.DATAB
AdcResponseData[3] => AdcValue03.DATAB
AdcResponseData[3] => AdcValue04.DATAB
AdcResponseData[3] => AdcValue05.DATAB
AdcResponseData[3] => AdcValue06.DATAB
AdcResponseData[3] => AdcValue07.DATAB
AdcResponseData[3] => AdcValue08.DATAB
AdcResponseData[4] => AdcValue00.DATAB
AdcResponseData[4] => AdcValue01.DATAB
AdcResponseData[4] => AdcValue02.DATAB
AdcResponseData[4] => AdcValue03.DATAB
AdcResponseData[4] => AdcValue04.DATAB
AdcResponseData[4] => AdcValue05.DATAB
AdcResponseData[4] => AdcValue06.DATAB
AdcResponseData[4] => AdcValue07.DATAB
AdcResponseData[4] => AdcValue08.DATAB
AdcResponseData[5] => AdcValue00.DATAB
AdcResponseData[5] => AdcValue01.DATAB
AdcResponseData[5] => AdcValue02.DATAB
AdcResponseData[5] => AdcValue03.DATAB
AdcResponseData[5] => AdcValue04.DATAB
AdcResponseData[5] => AdcValue05.DATAB
AdcResponseData[5] => AdcValue06.DATAB
AdcResponseData[5] => AdcValue07.DATAB
AdcResponseData[5] => AdcValue08.DATAB
AdcResponseData[6] => AdcValue00.DATAB
AdcResponseData[6] => AdcValue01.DATAB
AdcResponseData[6] => AdcValue02.DATAB
AdcResponseData[6] => AdcValue03.DATAB
AdcResponseData[6] => AdcValue04.DATAB
AdcResponseData[6] => AdcValue05.DATAB
AdcResponseData[6] => AdcValue06.DATAB
AdcResponseData[6] => AdcValue07.DATAB
AdcResponseData[6] => AdcValue08.DATAB
AdcResponseData[7] => AdcValue00.DATAB
AdcResponseData[7] => AdcValue01.DATAB
AdcResponseData[7] => AdcValue02.DATAB
AdcResponseData[7] => AdcValue03.DATAB
AdcResponseData[7] => AdcValue04.DATAB
AdcResponseData[7] => AdcValue05.DATAB
AdcResponseData[7] => AdcValue06.DATAB
AdcResponseData[7] => AdcValue07.DATAB
AdcResponseData[7] => AdcValue08.DATAB
AdcResponseData[8] => AdcValue00.DATAB
AdcResponseData[8] => AdcValue01.DATAB
AdcResponseData[8] => AdcValue02.DATAB
AdcResponseData[8] => AdcValue03.DATAB
AdcResponseData[8] => AdcValue04.DATAB
AdcResponseData[8] => AdcValue05.DATAB
AdcResponseData[8] => AdcValue06.DATAB
AdcResponseData[8] => AdcValue07.DATAB
AdcResponseData[8] => AdcValue08.DATAB
AdcResponseData[9] => AdcValue00.DATAB
AdcResponseData[9] => AdcValue01.DATAB
AdcResponseData[9] => AdcValue02.DATAB
AdcResponseData[9] => AdcValue03.DATAB
AdcResponseData[9] => AdcValue04.DATAB
AdcResponseData[9] => AdcValue05.DATAB
AdcResponseData[9] => AdcValue06.DATAB
AdcResponseData[9] => AdcValue07.DATAB
AdcResponseData[9] => AdcValue08.DATAB
AdcResponseData[10] => AdcValue00.DATAB
AdcResponseData[10] => AdcValue01.DATAB
AdcResponseData[10] => AdcValue02.DATAB
AdcResponseData[10] => AdcValue03.DATAB
AdcResponseData[10] => AdcValue04.DATAB
AdcResponseData[10] => AdcValue05.DATAB
AdcResponseData[10] => AdcValue06.DATAB
AdcResponseData[10] => AdcValue07.DATAB
AdcResponseData[10] => AdcValue08.DATAB
AdcResponseData[11] => AdcValue00.DATAB
AdcResponseData[11] => AdcValue01.DATAB
AdcResponseData[11] => AdcValue02.DATAB
AdcResponseData[11] => AdcValue03.DATAB
AdcResponseData[11] => AdcValue04.DATAB
AdcResponseData[11] => AdcValue05.DATAB
AdcResponseData[11] => AdcValue06.DATAB
AdcResponseData[11] => AdcValue07.DATAB
AdcResponseData[11] => AdcValue08.DATAB


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst
clk_clk => clk_clk.IN2
modular_adc_0_adc_pll_clock_clk => modular_adc_0_adc_pll_clock_clk.IN1
modular_adc_0_adc_pll_locked_export => modular_adc_0_adc_pll_locked_export.IN1
modular_adc_0_response_valid <= adc_modular_adc_0:modular_adc_0.response_valid
modular_adc_0_response_channel[0] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[1] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[2] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[3] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[4] <= adc_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_data[0] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[1] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[2] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[3] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[4] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[5] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[6] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[7] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[8] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[9] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[10] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[11] <= adc_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_startofpacket <= adc_modular_adc_0:modular_adc_0.response_startofpacket
modular_adc_0_response_endofpacket <= adc_modular_adc_0:modular_adc_0.response_endofpacket
modular_adc_0_sequencer_csr_address => modular_adc_0_sequencer_csr_address.IN1
modular_adc_0_sequencer_csr_read => modular_adc_0_sequencer_csr_read.IN1
modular_adc_0_sequencer_csr_write => modular_adc_0_sequencer_csr_write.IN1
modular_adc_0_sequencer_csr_writedata[0] => modular_adc_0_sequencer_csr_writedata[0].IN1
modular_adc_0_sequencer_csr_writedata[1] => modular_adc_0_sequencer_csr_writedata[1].IN1
modular_adc_0_sequencer_csr_writedata[2] => modular_adc_0_sequencer_csr_writedata[2].IN1
modular_adc_0_sequencer_csr_writedata[3] => modular_adc_0_sequencer_csr_writedata[3].IN1
modular_adc_0_sequencer_csr_writedata[4] => modular_adc_0_sequencer_csr_writedata[4].IN1
modular_adc_0_sequencer_csr_writedata[5] => modular_adc_0_sequencer_csr_writedata[5].IN1
modular_adc_0_sequencer_csr_writedata[6] => modular_adc_0_sequencer_csr_writedata[6].IN1
modular_adc_0_sequencer_csr_writedata[7] => modular_adc_0_sequencer_csr_writedata[7].IN1
modular_adc_0_sequencer_csr_writedata[8] => modular_adc_0_sequencer_csr_writedata[8].IN1
modular_adc_0_sequencer_csr_writedata[9] => modular_adc_0_sequencer_csr_writedata[9].IN1
modular_adc_0_sequencer_csr_writedata[10] => modular_adc_0_sequencer_csr_writedata[10].IN1
modular_adc_0_sequencer_csr_writedata[11] => modular_adc_0_sequencer_csr_writedata[11].IN1
modular_adc_0_sequencer_csr_writedata[12] => modular_adc_0_sequencer_csr_writedata[12].IN1
modular_adc_0_sequencer_csr_writedata[13] => modular_adc_0_sequencer_csr_writedata[13].IN1
modular_adc_0_sequencer_csr_writedata[14] => modular_adc_0_sequencer_csr_writedata[14].IN1
modular_adc_0_sequencer_csr_writedata[15] => modular_adc_0_sequencer_csr_writedata[15].IN1
modular_adc_0_sequencer_csr_writedata[16] => modular_adc_0_sequencer_csr_writedata[16].IN1
modular_adc_0_sequencer_csr_writedata[17] => modular_adc_0_sequencer_csr_writedata[17].IN1
modular_adc_0_sequencer_csr_writedata[18] => modular_adc_0_sequencer_csr_writedata[18].IN1
modular_adc_0_sequencer_csr_writedata[19] => modular_adc_0_sequencer_csr_writedata[19].IN1
modular_adc_0_sequencer_csr_writedata[20] => modular_adc_0_sequencer_csr_writedata[20].IN1
modular_adc_0_sequencer_csr_writedata[21] => modular_adc_0_sequencer_csr_writedata[21].IN1
modular_adc_0_sequencer_csr_writedata[22] => modular_adc_0_sequencer_csr_writedata[22].IN1
modular_adc_0_sequencer_csr_writedata[23] => modular_adc_0_sequencer_csr_writedata[23].IN1
modular_adc_0_sequencer_csr_writedata[24] => modular_adc_0_sequencer_csr_writedata[24].IN1
modular_adc_0_sequencer_csr_writedata[25] => modular_adc_0_sequencer_csr_writedata[25].IN1
modular_adc_0_sequencer_csr_writedata[26] => modular_adc_0_sequencer_csr_writedata[26].IN1
modular_adc_0_sequencer_csr_writedata[27] => modular_adc_0_sequencer_csr_writedata[27].IN1
modular_adc_0_sequencer_csr_writedata[28] => modular_adc_0_sequencer_csr_writedata[28].IN1
modular_adc_0_sequencer_csr_writedata[29] => modular_adc_0_sequencer_csr_writedata[29].IN1
modular_adc_0_sequencer_csr_writedata[30] => modular_adc_0_sequencer_csr_writedata[30].IN1
modular_adc_0_sequencer_csr_writedata[31] => modular_adc_0_sequencer_csr_writedata[31].IN1
modular_adc_0_sequencer_csr_readdata[0] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[1] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[2] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[3] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[4] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[5] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[6] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[7] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[8] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[9] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[10] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[11] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[12] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[13] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[14] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[15] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[16] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[17] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[18] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[19] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[20] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[21] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[22] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[23] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[24] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[25] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[26] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[27] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[28] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[29] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[30] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
modular_adc_0_sequencer_csr_readdata[31] <= adc_modular_adc_0:modular_adc_0.sequencer_csr_readdata
reset_reset_n => _.IN1


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0
clock_clk => clock_clk.IN2
reset_sink_reset_n => reset_sink_reset_n.IN2
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
sequencer_csr_address => sequencer_csr_address.IN1
sequencer_csr_read => sequencer_csr_read.IN1
sequencer_csr_write => sequencer_csr_write.IN1
sequencer_csr_writedata[0] => sequencer_csr_writedata[0].IN1
sequencer_csr_writedata[1] => sequencer_csr_writedata[1].IN1
sequencer_csr_writedata[2] => sequencer_csr_writedata[2].IN1
sequencer_csr_writedata[3] => sequencer_csr_writedata[3].IN1
sequencer_csr_writedata[4] => sequencer_csr_writedata[4].IN1
sequencer_csr_writedata[5] => sequencer_csr_writedata[5].IN1
sequencer_csr_writedata[6] => sequencer_csr_writedata[6].IN1
sequencer_csr_writedata[7] => sequencer_csr_writedata[7].IN1
sequencer_csr_writedata[8] => sequencer_csr_writedata[8].IN1
sequencer_csr_writedata[9] => sequencer_csr_writedata[9].IN1
sequencer_csr_writedata[10] => sequencer_csr_writedata[10].IN1
sequencer_csr_writedata[11] => sequencer_csr_writedata[11].IN1
sequencer_csr_writedata[12] => sequencer_csr_writedata[12].IN1
sequencer_csr_writedata[13] => sequencer_csr_writedata[13].IN1
sequencer_csr_writedata[14] => sequencer_csr_writedata[14].IN1
sequencer_csr_writedata[15] => sequencer_csr_writedata[15].IN1
sequencer_csr_writedata[16] => sequencer_csr_writedata[16].IN1
sequencer_csr_writedata[17] => sequencer_csr_writedata[17].IN1
sequencer_csr_writedata[18] => sequencer_csr_writedata[18].IN1
sequencer_csr_writedata[19] => sequencer_csr_writedata[19].IN1
sequencer_csr_writedata[20] => sequencer_csr_writedata[20].IN1
sequencer_csr_writedata[21] => sequencer_csr_writedata[21].IN1
sequencer_csr_writedata[22] => sequencer_csr_writedata[22].IN1
sequencer_csr_writedata[23] => sequencer_csr_writedata[23].IN1
sequencer_csr_writedata[24] => sequencer_csr_writedata[24].IN1
sequencer_csr_writedata[25] => sequencer_csr_writedata[25].IN1
sequencer_csr_writedata[26] => sequencer_csr_writedata[26].IN1
sequencer_csr_writedata[27] => sequencer_csr_writedata[27].IN1
sequencer_csr_writedata[28] => sequencer_csr_writedata[28].IN1
sequencer_csr_writedata[29] => sequencer_csr_writedata[29].IN1
sequencer_csr_writedata[30] => sequencer_csr_writedata[30].IN1
sequencer_csr_writedata[31] => sequencer_csr_writedata[31].IN1
sequencer_csr_readdata[0] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[1] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[2] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[3] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[4] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[5] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[6] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[7] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[8] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[9] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[10] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[11] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[12] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[13] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[14] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[15] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[16] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[17] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[18] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[19] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[20] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[21] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[22] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[23] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[24] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[25] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[26] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[27] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[28] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[29] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[30] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[31] <= altera_modular_adc_sequencer:sequencer_internal.readdata
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN4
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN4
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN4
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN4
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN4
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal
clk => clk.IN2
rst_n => rst_n.IN2
addr => addr.IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
cmd_ready => cmd_ready.IN1
cmd_ready_2 => ~NO_FANOUT~
readdata[0] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[1] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[2] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[3] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[4] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[5] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[6] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[7] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[8] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[9] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[10] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[11] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[12] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[13] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[14] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[15] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[16] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[17] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[18] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[19] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[20] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[21] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[22] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[23] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[24] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[25] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[26] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[27] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[28] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[29] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[30] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[31] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
cmd_valid <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_valid
cmd_channel[0] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[1] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[2] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[3] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[4] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_sop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_sop
cmd_eop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_eop
cmd_valid_2 <= <GND>
cmd_channel_2[0] <= <GND>
cmd_channel_2[1] <= <GND>
cmd_channel_2[2] <= <GND>
cmd_channel_2[3] <= <GND>
cmd_channel_2[4] <= <GND>
cmd_sop_2 <= <GND>
cmd_eop_2 <= <GND>


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => sw_clr_run~reg0.CLK
clk => run~reg0.CLK
clk => mode[0].CLK
clk => mode[1].CLK
clk => mode[2].CLK
rst_n => readdata[0]~reg0.ACLR
rst_n => readdata[1]~reg0.ACLR
rst_n => readdata[2]~reg0.ACLR
rst_n => readdata[3]~reg0.ACLR
rst_n => readdata[4]~reg0.ACLR
rst_n => readdata[5]~reg0.ACLR
rst_n => readdata[6]~reg0.ACLR
rst_n => readdata[7]~reg0.ACLR
rst_n => readdata[8]~reg0.ACLR
rst_n => readdata[9]~reg0.ACLR
rst_n => readdata[10]~reg0.ACLR
rst_n => readdata[11]~reg0.ACLR
rst_n => readdata[12]~reg0.ACLR
rst_n => readdata[13]~reg0.ACLR
rst_n => readdata[14]~reg0.ACLR
rst_n => readdata[15]~reg0.ACLR
rst_n => readdata[16]~reg0.ACLR
rst_n => readdata[17]~reg0.ACLR
rst_n => readdata[18]~reg0.ACLR
rst_n => readdata[19]~reg0.ACLR
rst_n => readdata[20]~reg0.ACLR
rst_n => readdata[21]~reg0.ACLR
rst_n => readdata[22]~reg0.ACLR
rst_n => readdata[23]~reg0.ACLR
rst_n => readdata[24]~reg0.ACLR
rst_n => readdata[25]~reg0.ACLR
rst_n => readdata[26]~reg0.ACLR
rst_n => readdata[27]~reg0.ACLR
rst_n => readdata[28]~reg0.ACLR
rst_n => readdata[29]~reg0.ACLR
rst_n => readdata[30]~reg0.ACLR
rst_n => readdata[31]~reg0.ACLR
rst_n => run~reg0.ACLR
rst_n => sw_clr_run~reg0.ACLR
rst_n => mode[0].ACLR
rst_n => mode[1].ACLR
rst_n => mode[2].ACLR
addr => cmd_wr_en.IN0
addr => cmd_rd_en.IN0
read => cmd_rd_en.IN1
write => cmd_wr_en.IN1
writedata[0] => always1.IN1
writedata[0] => always2.IN1
writedata[1] => mode[0].DATAIN
writedata[2] => mode[1].DATAIN
writedata[3] => mode[2].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
clr_run => run.OUTPUTSELECT
clr_run => sw_clr_run.OUTPUTSELECT
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
run <= run~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_clr_run <= sw_clr_run~reg0.DB_MAX_OUTPUT_PORT_TYPE
con_mode <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
single_mode <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
recab_mode <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
clk => cmd_eop~reg0.CLK
clk => cmd_sop~reg0.CLK
clk => cmd_channel[0]~reg0.CLK
clk => cmd_channel[1]~reg0.CLK
clk => cmd_channel[2]~reg0.CLK
clk => cmd_channel[3]~reg0.CLK
clk => cmd_channel[4]~reg0.CLK
clk => cmd_valid~reg0.CLK
clk => slot_sel[0].CLK
clk => slot_sel[1].CLK
clk => slot_sel[2].CLK
clk => slot_sel[3].CLK
clk => seq_state.CLK
rst_n => cmd_eop~reg0.ACLR
rst_n => cmd_sop~reg0.ACLR
rst_n => cmd_channel[0]~reg0.ACLR
rst_n => cmd_channel[1]~reg0.ACLR
rst_n => cmd_channel[2]~reg0.ACLR
rst_n => cmd_channel[3]~reg0.ACLR
rst_n => cmd_channel[4]~reg0.ACLR
rst_n => cmd_valid~reg0.ACLR
rst_n => seq_state.ACLR
rst_n => slot_sel[0].ACLR
rst_n => slot_sel[1].ACLR
rst_n => slot_sel[2].ACLR
rst_n => slot_sel[3].ACLR
run => always1.IN1
sw_clr_run => done_con.IN1
con_mode => valid_mode.IN0
single_mode => done_single.IN1
single_mode => valid_mode.IN1
recab_mode => always1.IN1
recab_mode => valid_mode.IN1
recab_mode => cmd_channel_nxt[4].OUTPUTSELECT
recab_mode => cmd_channel_nxt[3].OUTPUTSELECT
recab_mode => cmd_channel_nxt[2].OUTPUTSELECT
recab_mode => cmd_channel_nxt[1].OUTPUTSELECT
recab_mode => cmd_channel_nxt[0].OUTPUTSELECT
recab_mode => cmd_sop_nxt.OUTPUTSELECT
recab_mode => cmd_eop_nxt.OUTPUTSELECT
cmd_ready => always1.IN1
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => cmd_valid.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_sop.OUTPUTSELECT
cmd_ready => cmd_eop.OUTPUTSELECT
cmd_ready => valid_req.DATAA
cmd_valid <= cmd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[0] <= cmd_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[1] <= cmd_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[2] <= cmd_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[3] <= cmd_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[4] <= cmd_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_sop <= cmd_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_eop <= cmd_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_run <= clr_run.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|KP_top|DAC16:dac1
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => SYNC.OUTPUTSELECT
RESET_N => SCLK.OUTPUTSELECT
RESET_N => DIN.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => RDATA[0].ENA
RESET_N => RDATA[1].ENA
RESET_N => RDATA[2].ENA
RESET_N => RDATA[3].ENA
RESET_N => RDATA[4].ENA
RESET_N => RDATA[5].ENA
RESET_N => RDATA[6].ENA
RESET_N => RDATA[7].ENA
RESET_N => RDATA[8].ENA
RESET_N => RDATA[9].ENA
RESET_N => RDATA[10].ENA
RESET_N => RDATA[11].ENA
RESET_N => RDATA[12].ENA
RESET_N => RDATA[13].ENA
RESET_N => RDATA[14].ENA
RESET_N => RDATA[15].ENA
RESET_N => RDATA[16].ENA
RESET_N => RDATA[17].ENA
RESET_N => RDATA[18].ENA
RESET_N => RDATA[19].ENA
RESET_N => RDATA[20].ENA
RESET_N => RDATA[21].ENA
RESET_N => RDATA[22].ENA
RESET_N => RDATA[23].ENA
CLK_50 => RDATA[0].CLK
CLK_50 => RDATA[1].CLK
CLK_50 => RDATA[2].CLK
CLK_50 => RDATA[3].CLK
CLK_50 => RDATA[4].CLK
CLK_50 => RDATA[5].CLK
CLK_50 => RDATA[6].CLK
CLK_50 => RDATA[7].CLK
CLK_50 => RDATA[8].CLK
CLK_50 => RDATA[9].CLK
CLK_50 => RDATA[10].CLK
CLK_50 => RDATA[11].CLK
CLK_50 => RDATA[12].CLK
CLK_50 => RDATA[13].CLK
CLK_50 => RDATA[14].CLK
CLK_50 => RDATA[15].CLK
CLK_50 => RDATA[16].CLK
CLK_50 => RDATA[17].CLK
CLK_50 => RDATA[18].CLK
CLK_50 => RDATA[19].CLK
CLK_50 => RDATA[20].CLK
CLK_50 => RDATA[21].CLK
CLK_50 => RDATA[22].CLK
CLK_50 => RDATA[23].CLK
CLK_50 => CNT[0].CLK
CLK_50 => CNT[1].CLK
CLK_50 => CNT[2].CLK
CLK_50 => CNT[3].CLK
CLK_50 => CNT[4].CLK
CLK_50 => DIN~reg0.CLK
CLK_50 => SCLK~reg0.CLK
CLK_50 => SYNC~reg0.CLK
CLK_50 => ST~1.DATAIN
DATA24[0] => ~NO_FANOUT~
DATA24[1] => ~NO_FANOUT~
DATA24[2] => ~NO_FANOUT~
DATA24[3] => ~NO_FANOUT~
DATA24[4] => ~NO_FANOUT~
DATA24[5] => ~NO_FANOUT~
DATA24[6] => ~NO_FANOUT~
DATA24[7] => ~NO_FANOUT~
DATA24[8] => Selector24.IN2
DATA24[9] => Selector23.IN1
DATA24[10] => Selector22.IN1
DATA24[11] => Selector21.IN1
DATA24[12] => Selector20.IN1
DATA24[13] => Selector19.IN1
DATA24[14] => Selector18.IN1
DATA24[15] => Selector17.IN1
DATA24[16] => Selector16.IN1
DATA24[17] => Selector15.IN1
DATA24[18] => Selector14.IN1
DATA24[19] => Selector13.IN1
DATA24[20] => Selector12.IN1
DATA24[21] => Selector11.IN1
DATA24[22] => Selector10.IN1
DATA24[23] => Selector9.IN1
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE


