//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 4.0 (http://legup.org)
// Compiled: Sun Jun 19 18:41:14 2016
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Sat Apr 22 15:38:57 2017
//----------------------------------------------------------------------------//

allocateRAM: @float_exception_flags
Constant: 0
allocateRAM: @a_input
Constant: 1
allocateRAM: @b_input
Constant: 1
allocateRAM: @z_output
Constant: 1
allocateRAM: @countLeadingZeros32.countLeadingZerosHigh
Constant: 1
allocating global ram: @float_exception_flags
allocating global ram: @a_input
allocating global ram: @b_input
allocating global ram: @z_output
allocating global ram: @countLeadingZeros32.countLeadingZerosHigh
# of Vertices: 89
Representatives: 
1 -> 1
2 -> 2
3 -> 3
4 -> 4
5 -> 5
6 -> 6
7 -> 7
8 -> 8
9 -> 9
10 -> 10
11 -> 11
12 -> 12
13 -> 13
14 -> 14
15 -> 15
16 -> 16
17 -> 17
18 -> 18
19 -> 19
20 -> 20
21 -> 21
22 -> 22
23 -> 23
24 -> 24
25 -> 25
26 -> 26
27 -> 27
28 -> 28
29 -> 29
30 -> 30
31 -> 31
32 -> 32
33 -> 33
34 -> 34
35 -> 35
36 -> 36
37 -> 37
38 -> 38
39 -> 39
40 -> 40
41 -> 41
42 -> 42
43 -> 43
44 -> 44
45 -> 45
46 -> 46
47 -> 47
48 -> 48
49 -> 49
50 -> 50
51 -> 51
52 -> 52
53 -> 53
54 -> 54
55 -> 55
56 -> 56
57 -> 57
58 -> 58
59 -> 59
60 -> 60
61 -> 61
62 -> 62
63 -> 63
64 -> 64
65 -> 65
66 -> 66
67 -> 67
68 -> 68
69 -> 69
70 -> 70
71 -> 71
72 -> 72
73 -> 73
74 -> 74
75 -> 75
76 -> 76
77 -> 77
78 -> 78
79 -> 79
80 -> 80
81 -> 81
82 -> 82
83 -> 83
84 -> 84
85 -> 85
86 -> 86
87 -> 87
88 -> 88
89 -> 89

Connections (Graph): 
1 -> 47 71 74 75 
2 -> 
3 -> 22 
4 -> 20 
5 -> 23 
6 -> 21 
7 -> 63 
8 -> 19 
9 -> 
10 -> 
11 -> 
12 -> 
13 -> 
14 -> 
15 -> 
16 -> 
17 -> 57 
18 -> 56 
19 -> 
20 -> 
21 -> 
22 -> 
23 -> 32 35 37 46 48 50 
24 -> 81 
25 -> 24 
26 -> 
27 -> 26 
28 -> 
29 -> 28 
30 -> 
31 -> 30 
32 -> 
33 -> 
34 -> 33 36 49 51 
35 -> 
36 -> 
37 -> 
38 -> 
39 -> 38 
40 -> 
41 -> 40 
42 -> 
43 -> 42 
44 -> 
45 -> 44 
46 -> 
47 -> 
48 -> 
49 -> 
50 -> 
51 -> 
52 -> 
53 -> 52 
54 -> 
55 -> 54 
56 -> 
57 -> 58 
58 -> 60 
59 -> 58 
60 -> 62 
61 -> 60 
62 -> 
63 -> 
64 -> 
65 -> 64 
66 -> 
67 -> 66 
68 -> 
69 -> 68 70 
70 -> 
71 -> 
72 -> 
73 -> 72 
74 -> 
75 -> 
76 -> 
77 -> 76 
78 -> 80 
79 -> 78 
80 -> 
81 -> 
82 -> 81 
83 -> 
84 -> 83 
85 -> 69 
86 -> 83 
87 -> 69 
88 -> 
89 -> 88 

Points-to-set: 
1 -> {}
2 -> {1, }
3 -> {}
4 -> {3, }
5 -> {}
6 -> {5, }
7 -> {}
8 -> {7, }
9 -> {}
10 -> {9, }
11 -> {}
12 -> {11, }
13 -> {}
14 -> {13, }
15 -> {}
16 -> {15, }
17 -> {}
18 -> {17, }
19 -> {7, }
20 -> {3, }
21 -> {5, }
22 -> {}
23 -> {}
24 -> {}
25 -> {}
26 -> {}
27 -> {}
28 -> {}
29 -> {}
30 -> {}
31 -> {}
32 -> {}
33 -> {}
34 -> {}
35 -> {}
36 -> {}
37 -> {}
38 -> {}
39 -> {}
40 -> {}
41 -> {}
42 -> {}
43 -> {}
44 -> {}
45 -> {}
46 -> {}
47 -> {}
48 -> {}
49 -> {}
50 -> {}
51 -> {}
52 -> {}
53 -> {}
54 -> {}
55 -> {}
56 -> {17, }
57 -> {}
58 -> {}
59 -> {}
60 -> {}
61 -> {}
62 -> {}
63 -> {}
64 -> {}
65 -> {}
66 -> {}
67 -> {}
68 -> {}
69 -> {}
70 -> {}
71 -> {}
72 -> {}
73 -> {}
74 -> {}
75 -> {}
76 -> {}
77 -> {}
78 -> {}
79 -> {}
80 -> {}
81 -> {}
82 -> {}
83 -> {}
84 -> {}
85 -> {}
86 -> {}
87 -> {}
88 -> {}
89 -> {}

Variable: Int -> Value* mapping
18: @countLeadingZeros32.countLeadingZerosHigh = internal unnamed_addr constant [256 x i32] [i32 8, i32 7, i32 6, i32 6, i32 5, i32 5, i32 5, i32 5, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0], align 4
88: 
; Function Attrs: nounwind
define internal fastcc i64 @roundAndPackFloat64(i32 %zSign, i32 %zExp, i64 %zSig) #0 {
  %zSig.tr = trunc i64 %zSig to i32
  %1 = and i32 %zSig.tr, 1023
  %2 = and i32 %zExp, 65535
  %3 = icmp ugt i32 %2, 2044
  br i1 %3, label %4, label %.thread

; <label>:4                                       ; preds = %0
  %5 = icmp sgt i32 %zExp, 2045
  br i1 %5, label %11, label %6

; <label>:6                                       ; preds = %4
  %7 = icmp eq i32 %zExp, 2045
  br i1 %7, label %8, label %17

; <label>:8                                       ; preds = %6
  %9 = add i64 %zSig, 512
  %10 = icmp slt i64 %9, 0
  br i1 %10, label %11, label %.thread

; <label>:11                                      ; preds = %8, %4
  %12 = load i32* @float_exception_flags, align 4
  %13 = or i32 %12, 9
  store i32 %13, i32* @float_exception_flags, align 4
  %14 = zext i32 %zSign to i64
  %15 = shl i64 %14, 63
  %16 = or i64 %15, 9218868437227405312
  br label %57

; <label>:17                                      ; preds = %6
  %18 = icmp slt i32 %zExp, 0
  br i1 %18, label %19, label %.thread

; <label>:19                                      ; preds = %17
  %20 = icmp sgt i32 %zExp, -64
  br i1 %20, label %21, label %31

; <label>:21                                      ; preds = %19
  %22 = sub nsw i32 0, %zExp
  %23 = zext i32 %22 to i64
  %24 = lshr i64 %zSig, %23
  %25 = and i32 %zExp, 63
  %26 = zext i32 %25 to i64
  %27 = shl i64 %zSig, %26
  %28 = icmp ne i64 %27, 0
  %29 = zext i1 %28 to i64
  %30 = or i64 %24, %29
  br label %34

; <label>:31                                      ; preds = %19
  %32 = icmp ne i64 %zSig, 0
  %33 = zext i1 %32 to i64
  br label %34

; <label>:34                                      ; preds = %31, %21
  %z.1.i = phi i64 [ %30, %21 ], [ %33, %31 ]
  %z.1.i.tr = trunc i64 %z.1.i to i32
  %35 = and i32 %z.1.i.tr, 1023
  %36 = icmp eq i32 %35, 0
  br i1 %36, label %.thread6, label %.thread1

.thread1:                                         ; preds = %34
  %37 = load i32* @float_exception_flags, align 4
  %38 = or i32 %37, 4
  store i32 %38, i32* @float_exception_flags, align 4
  br label %40

.thread:                                          ; preds = %17, %8, %0
  %.1 = phi i32 [ %zExp, %0 ], [ %zExp, %17 ], [ 2045, %8 ]
  %39 = icmp eq i32 %1, 0
  br i1 %39, label %.thread6, label %.thread._crit_edge

.thread._crit_edge:                               ; preds = %.thread
  %.pre = load i32* @float_exception_flags, align 4
  br label %40

; <label>:40                                      ; preds = %.thread._crit_edge, %.thread1
  %41 = phi i32 [ %.pre, %.thread._crit_edge ], [ %38, %.thread1 ]
  %.013 = phi i64 [ %zSig, %.thread._crit_edge ], [ %z.1.i, %.thread1 ]
  %roundBits.15 = phi i32 [ %1, %.thread._crit_edge ], [ %35, %.thread1 ]
  %.13 = phi i32 [ %.1, %.thread._crit_edge ], [ 0, %.thread1 ]
  %42 = or i32 %41, 1
  store i32 %42, i32* @float_exception_flags, align 4
  br label %.thread6

.thread6:                                         ; preds = %40, %.thread, %34
  %.114 = phi i64 [ %.013, %40 ], [ %zSig, %.thread ], [ %z.1.i, %34 ]
  %roundBits.14 = phi i32 [ %roundBits.15, %40 ], [ 0, %.thread ], [ 0, %34 ]
  %.12 = phi i32 [ %.13, %40 ], [ %.1, %.thread ], [ 0, %34 ]
  %43 = add i64 %.114, 512
  %44 = lshr i64 %43, 10
  %45 = icmp eq i32 %roundBits.14, 512
  %46 = zext i1 %45 to i32
  %47 = xor i32 %46, -1
  %48 = sext i32 %47 to i64
  %49 = and i64 %44, %48
  %50 = icmp eq i64 %49, 0
  %51 = zext i32 %zSign to i64
  %52 = shl i64 %51, 63
  %53 = zext i32 %.12 to i64
  %.op = shl i64 %53, 52
  %54 = select i1 %50, i64 0, i64 %.op
  %55 = add i64 %52, %54
  %56 = add i64 %55, %49
  br label %57

; <label>:57                                      ; preds = %.thread6, %11
  %.0 = phi i64 [ %16, %11 ], [ %56, %.thread6 ]
  ret i64 %.0
}

8: @z_output = internal unnamed_addr constant [46 x i64] [i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4615063718147915776, i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4615063718147915776, i64 9221120237041090560, i64 9218868437227405312, i64 0, i64 4612811918334230528, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4608308318706860032, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4608308318706860032, i64 -2251799813685248, i64 -4503599627370496, i64 -9223372036854775808, i64 -4610560118520545280, i64 9221120237041090560, i64 9223372036854775807, i64 0, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4620693217682128896, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4602678819172646912, i64 9221120237041090560, i64 9223372036854775807, i64 0, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4602678819172646912, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4620693217682128896], align 8
10: @.str = private unnamed_addr constant [65 x i8] c"a_input=%016llx b_input=%016llx expected=%016llx output=%016llx\0A\00", align 1
16: @.str3 = private unnamed_addr constant [14 x i8] c"RESULT: FAIL\0A\00", align 1
4: @a_input = internal unnamed_addr constant [46 x i64] [i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4611686018427387904, i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656, i64 9221120237041090560, i64 9218868437227405312, i64 0, i64 4609434218613702656, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4611686018427387904, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 -2251799813685248, i64 -4503599627370496, i64 -9223372036854775808, i64 -4613937818241073152, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4611686018427387904, i64 -4503599627370496, i64 -4503599627370496, i64 -4616189618054758400, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4611686018427387904], align 8
2: @float_exception_flags = internal unnamed_addr global i32 0, align 4
12: @.str1 = private unnamed_addr constant [12 x i8] c"Result: %d\0A\00", align 1
14: @.str2 = private unnamed_addr constant [14 x i8] c"RESULT: PASS\0A\00", align 1
6: @b_input = internal unnamed_addr constant [46 x i64] [i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656, i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4611686018427387904, i64 9218868437227405312, i64 9218868437227405312, i64 0, i64 4607182418800017408, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4611686018427387904, i64 -4503599627370496, i64 -4503599627370496, i64 -9223372036854775808, i64 -4616189618054758400, i64 -4503599627370496, i64 -4503599627370496, i64 -4616189618054758400, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4611686018427387904, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4611686018427387904, i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656], align 8
83: i32 %zExp
69: i64 %zSig
67:   %2 = phi i32 [ 0, %0 ], [ %210, %addFloat64Sigs.exit.i ]
19:   %scevgep = getelementptr [46 x i64]* @z_output, i32 0, i32 %2
20:   %scevgep3 = getelementptr [46 x i64]* @a_input, i32 0, i32 %2
21:   %scevgep2 = getelementptr [46 x i64]* @b_input, i32 0, i32 %2
22:   %4 = load i64* %scevgep3, align 8
23:   %5 = load i64* %scevgep2, align 8
25:   %6 = lshr i64 %4, 63
35:   %54 = trunc i64 %5 to i63
65:   %main_result.0 = phi i32 [ 0, %0 ], [ %208, %addFloat64Sigs.exit.i ]
24:   %7 = trunc i64 %6 to i32
27:   %8 = lshr i64 %5, 63
26:   %9 = trunc i64 %8 to i32
29:   %12 = lshr i64 %4, 52
28:   %.tr = trunc i64 %12 to i32
31:   %15 = lshr i64 %5, 52
30:   %.tr1 = trunc i64 %15 to i32
34:   %17 = sub nsw i32 %13, %16
39:   %19 = shl nuw nsw i64 %11, 9
32:   %26 = trunc i64 %5 to i63
33:   %expDiff.0.i6.i = add nsw i32 %17, %31
50:   %159 = trunc i64 %5 to i63
36:   %expDiff.1.i7.i = add nsw i32 %17, %62
37:   %83 = trunc i64 %5 to i63
38:   %86 = add nuw nsw i64 %19, %20
41:   %91 = or i64 %19, 4611686018427387904
40:   %92 = add nuw i64 %91, %20
45:   %zExp.0.i14.i = phi i32 [ %13, %35 ], [ %13, %45 ], [ %13, %28 ], [ %16, %59 ], [ %16, %67 ], [ %16, %76 ]
43:   %93 = or i64 %aSig.i1.i.1, 2305843009213693952
42:   %94 = add i64 %93, %bSig.i2.i.1
44:   %zExp.0.i14.i. = add nsw i32 %zExp.0.i14.i, %97
86:   %zExp.2.i.i = phi i32 [ %13, %90 ], [ %zExp.0.i14.i., %shift64RightJamming.exit6.i.i ]
87:   %zSig.1.i.i = phi i64 [ %92, %90 ], [ %.46, %shift64RightJamming.exit6.i.i ]
56:   %196 = getelementptr inbounds [256 x i32]* @countLeadingZeros32.countLeadingZerosHigh, i32 0, i32 %195
57:   %197 = load i32* %196, align 4
58:   %198 = add nsw i32 %shiftCount.1.i.i.i.i.i, %197
60:   %199 = add nsw i32 %.56, %198
62:   %200 = add nsw i32 %199, -1
84:   %201 = sub nsw i32 %185, %200
85:   %203 = shl i64 %zSig.0.i.i, %202
46:   %114 = trunc i64 %5 to i63
47:   %117 = load i32* @float_exception_flags, align 4
48:   %126 = trunc i64 %5 to i63
49:   %expDiff.0.i.i = add nsw i32 %17, %136
51:   %expDiff.1.i.i = add nsw i32 %17, %164
53:   %zExp.0.i.i = phi i32 [ %aExp.1.i.i, %182 ], [ %bExp.1.i.i, %154 ]
82:   %.01.i.i = phi i32 [ %7, %182 ], [ %156, %154 ]
52:   %185 = add nsw i32 %zExp.0.i.i, -1
61:   %.56 = select i1 %186, i32 32, i32 0
55:   %zSig.0.i.i. = select i1 %186, i64 %zSig.0.i.i, i64 %187
54:   %188 = trunc i64 %zSig.0.i.i. to i32
59:   %shiftCount.1.i.i.i.i.i = phi i32 [ %193, %192 ], [ %shiftCount.0.i.i.i.i.i, %184 ]
63:   %205 = load i64* %scevgep, align 8
64:   %208 = add nsw i32 %main_result.0, %207
66:   %210 = add nsw i32 %2, 1
81: i32 %zSign
68:   %zSig.tr = trunc i64 %zSig to i32
70:   %9 = add i64 %zSig, 512
71:   %12 = load i32* @float_exception_flags, align 4
73:   %z.1.i = phi i64 [ %30, %21 ], [ %33, %31 ]
72:   %z.1.i.tr = trunc i64 %z.1.i to i32
74:   %37 = load i32* @float_exception_flags, align 4
75:   %.pre = load i32* @float_exception_flags, align 4
77:   %.114 = phi i64 [ %.013, %40 ], [ %zSig, %.thread ], [ %z.1.i, %34 ]
76:   %43 = add i64 %.114, 512
79:   %52 = shl i64 %51, 63
78:   %55 = add i64 %52, %54
80:   %56 = add i64 %55, %49
89:   %.0 = phi i64 [ %16, %11 ], [ %56, %.thread6 ]
Memory: Int -> Value* mapping
17: @countLeadingZeros32.countLeadingZerosHigh = internal unnamed_addr constant [256 x i32] [i32 8, i32 7, i32 6, i32 6, i32 5, i32 5, i32 5, i32 5, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 2, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0], align 4
7: @z_output = internal unnamed_addr constant [46 x i64] [i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4615063718147915776, i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4615063718147915776, i64 9221120237041090560, i64 9218868437227405312, i64 0, i64 4612811918334230528, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4608308318706860032, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4608308318706860032, i64 -2251799813685248, i64 -4503599627370496, i64 -9223372036854775808, i64 -4610560118520545280, i64 9221120237041090560, i64 9223372036854775807, i64 0, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4620693217682128896, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4602678819172646912, i64 9221120237041090560, i64 9223372036854775807, i64 0, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4602678819172646912, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4620693217682128896], align 8
9: @.str = private unnamed_addr constant [65 x i8] c"a_input=%016llx b_input=%016llx expected=%016llx output=%016llx\0A\00", align 1
15: @.str3 = private unnamed_addr constant [14 x i8] c"RESULT: FAIL\0A\00", align 1
3: @a_input = internal unnamed_addr constant [46 x i64] [i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4611686018427387904, i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656, i64 9221120237041090560, i64 9218868437227405312, i64 0, i64 4609434218613702656, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4611686018427387904, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 -2251799813685248, i64 -4503599627370496, i64 -9223372036854775808, i64 -4613937818241073152, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4611686018427387904, i64 -4503599627370496, i64 -4503599627370496, i64 -4616189618054758400, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4611686018427387904], align 8
1: @float_exception_flags = internal unnamed_addr global i32 0, align 4
11: @.str1 = private unnamed_addr constant [12 x i8] c"Result: %d\0A\00", align 1
13: @.str2 = private unnamed_addr constant [14 x i8] c"RESULT: PASS\0A\00", align 1
5: @b_input = internal unnamed_addr constant [46 x i64] [i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656, i64 9221120237041090560, i64 9218868437227405312, i64 4611686018427387904, i64 4611686018427387904, i64 9218868437227405312, i64 9218868437227405312, i64 0, i64 4607182418800017408, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 -2251799813685248, i64 -4503599627370496, i64 -4611686018427387904, i64 -4611686018427387904, i64 -4503599627370496, i64 -4503599627370496, i64 -9223372036854775808, i64 -4616189618054758400, i64 -4503599627370496, i64 -4503599627370496, i64 -4616189618054758400, i64 -2251799813685248, i64 -4503599627370496, i64 -4616189618054758400, i64 -4611686018427387904, i64 -4616189618054758400, i64 -4616189618054758400, i64 -9223372036854775808, i64 -4613937818241073152, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 9221120237041090560, i64 9218868437227405312, i64 4607182418800017408, i64 4611686018427387904, i64 4607182418800017408, i64 4607182418800017408, i64 0, i64 4609434218613702656], align 8
digraph "dfadd.bc" {
    1 [label="#1",color=blue,style=solid];
    2 [label="float_exception_flags",color=blue,style=solid];
    3 [label="#3",color=blue,style=solid];
    4 [label="a_input",color=blue,style=solid];
    5 [label="#5",color=blue,style=solid];
    6 [label="b_input",color=blue,style=solid];
    7 [label="#7",color=blue,style=solid];
    8 [label="z_output",color=blue,style=solid];
    9 [label="#9",color=blue,style=solid];
    10 [label=".str",color=blue,style=solid];
    11 [label="#11",color=blue,style=solid];
    12 [label=".str1",color=blue,style=solid];
    13 [label="#13",color=blue,style=solid];
    14 [label=".str2",color=blue,style=solid];
    15 [label="#15",color=blue,style=solid];
    16 [label=".str3",color=blue,style=solid];
    17 [label="#17",color=blue,style=solid];
    18 [label="countLeadingZeros32.countLeadingZerosHigh",color=blue,style=solid];
    19 [label="scevgep",color=blue,style=solid];
    20 [label="scevgep3",color=blue,style=solid];
    21 [label="scevgep2",color=blue,style=solid];
    22 [label="unknown",color=blue,style=solid];
    23 [label="unknown",color=blue,style=solid];
    24 [label="unknown",color=blue,style=solid];
    25 [label="unknown",color=blue,style=solid];
    26 [label="unknown",color=blue,style=solid];
    27 [label="unknown",color=blue,style=solid];
    28 [label=".tr",color=blue,style=solid];
    29 [label="unknown",color=blue,style=solid];
    30 [label=".tr1",color=blue,style=solid];
    31 [label="unknown",color=blue,style=solid];
    32 [label="unknown",color=blue,style=solid];
    33 [label="expDiff.0.i6.i",color=blue,style=solid];
    34 [label="unknown",color=blue,style=solid];
    35 [label="unknown",color=blue,style=solid];
    36 [label="expDiff.1.i7.i",color=blue,style=solid];
    37 [label="unknown",color=blue,style=solid];
    38 [label="unknown",color=blue,style=solid];
    39 [label="unknown",color=blue,style=solid];
    40 [label="unknown",color=blue,style=solid];
    41 [label="unknown",color=blue,style=solid];
    42 [label="unknown",color=blue,style=solid];
    43 [label="unknown",color=blue,style=solid];
    44 [label="zExp.0.i14.i.",color=blue,style=solid];
    45 [label="zExp.0.i14.i",color=blue,style=solid];
    46 [label="unknown",color=blue,style=solid];
    47 [label="unknown",color=blue,style=solid];
    48 [label="unknown",color=blue,style=solid];
    49 [label="expDiff.0.i.i",color=blue,style=solid];
    50 [label="unknown",color=blue,style=solid];
    51 [label="expDiff.1.i.i",color=blue,style=solid];
    52 [label="unknown",color=blue,style=solid];
    53 [label="zExp.0.i.i",color=blue,style=solid];
    54 [label="unknown",color=blue,style=solid];
    55 [label="zSig.0.i.i.",color=blue,style=solid];
    56 [label="unknown",color=blue,style=solid];
    57 [label="unknown",color=blue,style=solid];
    58 [label="unknown",color=blue,style=solid];
    59 [label="shiftCount.1.i.i.i.i.i",color=blue,style=solid];
    60 [label="unknown",color=blue,style=solid];
    61 [label=".56",color=blue,style=solid];
    62 [label="unknown",color=blue,style=solid];
    63 [label="unknown",color=blue,style=solid];
    64 [label="unknown",color=blue,style=solid];
    65 [label="main_result.0",color=blue,style=solid];
    66 [label="unknown",color=blue,style=solid];
    67 [label="unknown",color=blue,style=solid];
    68 [label="zSig.tr",color=blue,style=solid];
    69 [label="zSig",color=blue,style=solid];
    70 [label="unknown",color=blue,style=solid];
    71 [label="unknown",color=blue,style=solid];
    72 [label="z.1.i.tr",color=blue,style=solid];
    73 [label="z.1.i",color=blue,style=solid];
    74 [label="unknown",color=blue,style=solid];
    75 [label=".pre",color=blue,style=solid];
    76 [label="unknown",color=blue,style=solid];
    77 [label=".114",color=blue,style=solid];
    78 [label="unknown",color=blue,style=solid];
    79 [label="unknown",color=blue,style=solid];
    80 [label="unknown",color=blue,style=solid];
    81 [label="zSign",color=blue,style=solid];
    82 [label=".01.i.i",color=blue,style=solid];
    83 [label="zExp",color=blue,style=solid];
    84 [label="unknown",color=blue,style=solid];
    85 [label="unknown",color=blue,style=solid];
    86 [label="zExp.2.i.i",color=blue,style=solid];
    87 [label="zSig.1.i.i",color=blue,style=solid];
    88 [label="roundAndPackFloat64",color=blue,style=solid];
    89 [label=".0",color=blue,style=solid];
    1 -> 47;
    1 -> 71;
    1 -> 74;
    1 -> 75;
    3 -> 22;
    4 -> 20;
    5 -> 23;
    6 -> 21;
    7 -> 63;
    8 -> 19;
    17 -> 57;
    18 -> 56;
    23 -> 32;
    23 -> 35;
    23 -> 37;
    23 -> 46;
    23 -> 48;
    23 -> 50;
    24 -> 81;
    25 -> 24;
    27 -> 26;
    29 -> 28;
    31 -> 30;
    34 -> 33;
    34 -> 36;
    34 -> 49;
    34 -> 51;
    39 -> 38;
    41 -> 40;
    43 -> 42;
    45 -> 44;
    53 -> 52;
    55 -> 54;
    57 -> 58;
    58 -> 60;
    59 -> 58;
    60 -> 62;
    61 -> 60;
    65 -> 64;
    67 -> 66;
    69 -> 68;
    69 -> 70;
    73 -> 72;
    77 -> 76;
    78 -> 80;
    79 -> 78;
    82 -> 81;
    84 -> 83;
    85 -> 69;
    86 -> 83;
    87 -> 69;
    89 -> 88;
    pts2 [label="#1",color=red,style=dashed,shape=box];
    2 -> pts2 [color=red,style=dashed];
    pts4 [label="#3",color=red,style=dashed,shape=box];
    4 -> pts4 [color=red,style=dashed];
    pts6 [label="#5",color=red,style=dashed,shape=box];
    6 -> pts6 [color=red,style=dashed];
    pts8 [label="#7",color=red,style=dashed,shape=box];
    8 -> pts8 [color=red,style=dashed];
    pts10 [label="#9",color=red,style=dashed,shape=box];
    10 -> pts10 [color=red,style=dashed];
    pts12 [label="#11",color=red,style=dashed,shape=box];
    12 -> pts12 [color=red,style=dashed];
    pts14 [label="#13",color=red,style=dashed,shape=box];
    14 -> pts14 [color=red,style=dashed];
    pts16 [label="#15",color=red,style=dashed,shape=box];
    16 -> pts16 [color=red,style=dashed];
    pts18 [label="#17",color=red,style=dashed,shape=box];
    18 -> pts18 [color=red,style=dashed];
    pts19 [label="#7",color=red,style=dashed,shape=box];
    19 -> pts19 [color=red,style=dashed];
    pts20 [label="#3",color=red,style=dashed,shape=box];
    20 -> pts20 [color=red,style=dashed];
    pts21 [label="#5",color=red,style=dashed,shape=box];
    21 -> pts21 [color=red,style=dashed];
    pts56 [label="#17",color=red,style=dashed,shape=box];
    56 -> pts56 [color=red,style=dashed];
}
%4 -> { 
	Addr: @a_input
		RAM: a_input
			Adding Local RAM: a_input to Fct: @main
}
%5 -> { 
	Addr: @b_input
		RAM: b_input
			Adding Local RAM: b_input to Fct: @main
}
%117 -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @main
}
<badref> -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @main
}
%197 -> { 
	Addr: @countLeadingZeros32.countLeadingZerosHigh
		RAM: countLeadingZeros32countLeadingZerosHigh
			Adding Local RAM: countLeadingZeros32countLeadingZerosHigh to Fct: @main
}
%205 -> { 
	Addr: @z_output
		RAM: z_output
			Adding Local RAM: z_output to Fct: @main
}
%12 -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @roundAndPackFloat64
}
<badref> -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @roundAndPackFloat64
}
%37 -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @roundAndPackFloat64
}
<badref> -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @roundAndPackFloat64
}
%.pre -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @roundAndPackFloat64
}
<badref> -> { 
	Addr: @float_exception_flags
		RAM: float_exception_flags
			Adding Local RAM: float_exception_flags to Fct: @roundAndPackFloat64
}
Final memory allocation:
Global Memories:
	RAM: float_exception_flags
Local Memories:
	ROM: a_input Function: main
	ROM: b_input Function: main
	ROM: z_output Function: main
	ROM: countLeadingZeros32countLeadingZerosHigh Function: main
Creating new physical ram: ram_32
Running static memory allocation for grouped physical ram: ram_32
Placing RAM: float_exception_flags at: 0
Holes after allocating ram: float_exception_flags size: 4 alignment: 4 offset: 0
Hole: 4 - 8388607 size = 8388604
Final memory allocation for physical ram: ram_32
ram: float_exception_flags                   	size (bytes): 4     (hex:0x4    )	alignment (bytes): 4     (hex:0x4    ) offset (bytes): 0     (hex:0x0    ) unused (bytes): 0    
Total Unused (B): 0
Total Memory (B): 4
Fragmentation Ratio (Total Unused / Total Memory): 0.000000e+00 (0%)
