

================================================================
== Vitis HLS Report for 'sobel_hls'
================================================================
* Date:           Thu Nov  7 18:22:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.654 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195625|   195625|  1.956 ms|  1.956 ms|  195626|  195626|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312  |sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |    65549|    65549|  0.655 ms|  0.655 ms|  65549|  65549|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372  |sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |    64531|    64531|  0.645 ms|  0.645 ms|  64531|  64531|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440  |sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8  |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|    1384|    6769|    -|
|Memory           |      128|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    3290|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      128|     1|    1395|   10061|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       44|    ~0|      ~0|       8|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312  |sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        0|   1|  575|   468|    0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372  |sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |        0|   0|  765|  6017|    0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440  |sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8  |        0|   0|   44|   284|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                          |                                                    |        0|   1| 1384|  6769|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |frame_U      |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_1_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_2_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_3_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_4_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_5_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_6_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_7_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_8_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_9_U    |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_10_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_11_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_12_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_13_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_14_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_15_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_16_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_17_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_18_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_19_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_20_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_21_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_22_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_23_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_24_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_25_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_26_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_27_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_28_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_29_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_30_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_31_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_32_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_33_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_34_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_35_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_36_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_37_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_38_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_39_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_40_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_41_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_42_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_43_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_44_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_45_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_46_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |frame_47_U   |frame_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1376|    8|     1|        11008|
    |output_U     |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_1_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_2_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_3_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_4_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_5_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_6_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_7_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_8_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_9_U   |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_10_U  |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_11_U  |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_12_U  |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_13_U  |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_14_U  |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    |output_15_U  |output_RAM_AUTO_1R1W      |        2|  0|   0|    0|  4096|    8|     1|        32768|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                          |      128|  0|   0|    0|131584|  512|    64|      1052672|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                        |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |S_AXIS_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                   |  49|          9|    1|          9|
    |frame_10_address0           |  14|          3|   11|         33|
    |frame_10_ce0                |  14|          3|    1|          3|
    |frame_10_ce1                |   9|          2|    1|          2|
    |frame_10_ce2                |   9|          2|    1|          2|
    |frame_10_we0                |   9|          2|    1|          2|
    |frame_11_address0           |  14|          3|   11|         33|
    |frame_11_ce0                |  14|          3|    1|          3|
    |frame_11_ce1                |   9|          2|    1|          2|
    |frame_11_ce2                |   9|          2|    1|          2|
    |frame_11_we0                |   9|          2|    1|          2|
    |frame_12_address0           |  14|          3|   11|         33|
    |frame_12_ce0                |  14|          3|    1|          3|
    |frame_12_ce1                |   9|          2|    1|          2|
    |frame_12_ce2                |   9|          2|    1|          2|
    |frame_12_we0                |   9|          2|    1|          2|
    |frame_13_address0           |  14|          3|   11|         33|
    |frame_13_ce0                |  14|          3|    1|          3|
    |frame_13_ce1                |   9|          2|    1|          2|
    |frame_13_ce2                |   9|          2|    1|          2|
    |frame_13_we0                |   9|          2|    1|          2|
    |frame_14_address0           |  14|          3|   11|         33|
    |frame_14_ce0                |  14|          3|    1|          3|
    |frame_14_ce1                |   9|          2|    1|          2|
    |frame_14_ce2                |   9|          2|    1|          2|
    |frame_14_we0                |   9|          2|    1|          2|
    |frame_15_address0           |  14|          3|   11|         33|
    |frame_15_ce0                |  14|          3|    1|          3|
    |frame_15_ce1                |   9|          2|    1|          2|
    |frame_15_ce2                |   9|          2|    1|          2|
    |frame_15_we0                |   9|          2|    1|          2|
    |frame_16_address0           |  14|          3|   11|         33|
    |frame_16_ce0                |  14|          3|    1|          3|
    |frame_16_ce1                |   9|          2|    1|          2|
    |frame_16_ce2                |   9|          2|    1|          2|
    |frame_16_we0                |   9|          2|    1|          2|
    |frame_17_address0           |  14|          3|   11|         33|
    |frame_17_ce0                |  14|          3|    1|          3|
    |frame_17_ce1                |   9|          2|    1|          2|
    |frame_17_ce2                |   9|          2|    1|          2|
    |frame_17_we0                |   9|          2|    1|          2|
    |frame_18_address0           |  14|          3|   11|         33|
    |frame_18_ce0                |  14|          3|    1|          3|
    |frame_18_ce1                |   9|          2|    1|          2|
    |frame_18_ce2                |   9|          2|    1|          2|
    |frame_18_we0                |   9|          2|    1|          2|
    |frame_19_address0           |  14|          3|   11|         33|
    |frame_19_ce0                |  14|          3|    1|          3|
    |frame_19_ce1                |   9|          2|    1|          2|
    |frame_19_ce2                |   9|          2|    1|          2|
    |frame_19_we0                |   9|          2|    1|          2|
    |frame_1_address0            |  14|          3|   11|         33|
    |frame_1_ce0                 |  14|          3|    1|          3|
    |frame_1_ce1                 |   9|          2|    1|          2|
    |frame_1_ce2                 |   9|          2|    1|          2|
    |frame_1_we0                 |   9|          2|    1|          2|
    |frame_20_address0           |  14|          3|   11|         33|
    |frame_20_ce0                |  14|          3|    1|          3|
    |frame_20_ce1                |   9|          2|    1|          2|
    |frame_20_ce2                |   9|          2|    1|          2|
    |frame_20_we0                |   9|          2|    1|          2|
    |frame_21_address0           |  14|          3|   11|         33|
    |frame_21_ce0                |  14|          3|    1|          3|
    |frame_21_ce1                |   9|          2|    1|          2|
    |frame_21_ce2                |   9|          2|    1|          2|
    |frame_21_we0                |   9|          2|    1|          2|
    |frame_22_address0           |  14|          3|   11|         33|
    |frame_22_ce0                |  14|          3|    1|          3|
    |frame_22_ce1                |   9|          2|    1|          2|
    |frame_22_ce2                |   9|          2|    1|          2|
    |frame_22_we0                |   9|          2|    1|          2|
    |frame_23_address0           |  14|          3|   11|         33|
    |frame_23_ce0                |  14|          3|    1|          3|
    |frame_23_ce1                |   9|          2|    1|          2|
    |frame_23_ce2                |   9|          2|    1|          2|
    |frame_23_we0                |   9|          2|    1|          2|
    |frame_24_address0           |  14|          3|   11|         33|
    |frame_24_ce0                |  14|          3|    1|          3|
    |frame_24_ce1                |   9|          2|    1|          2|
    |frame_24_ce2                |   9|          2|    1|          2|
    |frame_24_we0                |   9|          2|    1|          2|
    |frame_25_address0           |  14|          3|   11|         33|
    |frame_25_ce0                |  14|          3|    1|          3|
    |frame_25_ce1                |   9|          2|    1|          2|
    |frame_25_ce2                |   9|          2|    1|          2|
    |frame_25_we0                |   9|          2|    1|          2|
    |frame_26_address0           |  14|          3|   11|         33|
    |frame_26_ce0                |  14|          3|    1|          3|
    |frame_26_ce1                |   9|          2|    1|          2|
    |frame_26_ce2                |   9|          2|    1|          2|
    |frame_26_we0                |   9|          2|    1|          2|
    |frame_27_address0           |  14|          3|   11|         33|
    |frame_27_ce0                |  14|          3|    1|          3|
    |frame_27_ce1                |   9|          2|    1|          2|
    |frame_27_ce2                |   9|          2|    1|          2|
    |frame_27_we0                |   9|          2|    1|          2|
    |frame_28_address0           |  14|          3|   11|         33|
    |frame_28_ce0                |  14|          3|    1|          3|
    |frame_28_ce1                |   9|          2|    1|          2|
    |frame_28_ce2                |   9|          2|    1|          2|
    |frame_28_we0                |   9|          2|    1|          2|
    |frame_29_address0           |  14|          3|   11|         33|
    |frame_29_ce0                |  14|          3|    1|          3|
    |frame_29_ce1                |   9|          2|    1|          2|
    |frame_29_ce2                |   9|          2|    1|          2|
    |frame_29_we0                |   9|          2|    1|          2|
    |frame_2_address0            |  14|          3|   11|         33|
    |frame_2_ce0                 |  14|          3|    1|          3|
    |frame_2_ce1                 |   9|          2|    1|          2|
    |frame_2_ce2                 |   9|          2|    1|          2|
    |frame_2_we0                 |   9|          2|    1|          2|
    |frame_30_address0           |  14|          3|   11|         33|
    |frame_30_ce0                |  14|          3|    1|          3|
    |frame_30_ce1                |   9|          2|    1|          2|
    |frame_30_ce2                |   9|          2|    1|          2|
    |frame_30_we0                |   9|          2|    1|          2|
    |frame_31_address0           |  14|          3|   11|         33|
    |frame_31_ce0                |  14|          3|    1|          3|
    |frame_31_ce1                |   9|          2|    1|          2|
    |frame_31_ce2                |   9|          2|    1|          2|
    |frame_31_we0                |   9|          2|    1|          2|
    |frame_32_address0           |  14|          3|   11|         33|
    |frame_32_ce0                |  14|          3|    1|          3|
    |frame_32_ce1                |   9|          2|    1|          2|
    |frame_32_ce2                |   9|          2|    1|          2|
    |frame_32_we0                |   9|          2|    1|          2|
    |frame_33_address0           |  14|          3|   11|         33|
    |frame_33_ce0                |  14|          3|    1|          3|
    |frame_33_ce1                |   9|          2|    1|          2|
    |frame_33_ce2                |   9|          2|    1|          2|
    |frame_33_we0                |   9|          2|    1|          2|
    |frame_34_address0           |  14|          3|   11|         33|
    |frame_34_ce0                |  14|          3|    1|          3|
    |frame_34_ce1                |   9|          2|    1|          2|
    |frame_34_ce2                |   9|          2|    1|          2|
    |frame_34_we0                |   9|          2|    1|          2|
    |frame_35_address0           |  14|          3|   11|         33|
    |frame_35_ce0                |  14|          3|    1|          3|
    |frame_35_ce1                |   9|          2|    1|          2|
    |frame_35_ce2                |   9|          2|    1|          2|
    |frame_35_we0                |   9|          2|    1|          2|
    |frame_36_address0           |  14|          3|   11|         33|
    |frame_36_ce0                |  14|          3|    1|          3|
    |frame_36_ce1                |   9|          2|    1|          2|
    |frame_36_ce2                |   9|          2|    1|          2|
    |frame_36_we0                |   9|          2|    1|          2|
    |frame_37_address0           |  14|          3|   11|         33|
    |frame_37_ce0                |  14|          3|    1|          3|
    |frame_37_ce1                |   9|          2|    1|          2|
    |frame_37_ce2                |   9|          2|    1|          2|
    |frame_37_we0                |   9|          2|    1|          2|
    |frame_38_address0           |  14|          3|   11|         33|
    |frame_38_ce0                |  14|          3|    1|          3|
    |frame_38_ce1                |   9|          2|    1|          2|
    |frame_38_ce2                |   9|          2|    1|          2|
    |frame_38_we0                |   9|          2|    1|          2|
    |frame_39_address0           |  14|          3|   11|         33|
    |frame_39_ce0                |  14|          3|    1|          3|
    |frame_39_ce1                |   9|          2|    1|          2|
    |frame_39_ce2                |   9|          2|    1|          2|
    |frame_39_we0                |   9|          2|    1|          2|
    |frame_3_address0            |  14|          3|   11|         33|
    |frame_3_ce0                 |  14|          3|    1|          3|
    |frame_3_ce1                 |   9|          2|    1|          2|
    |frame_3_ce2                 |   9|          2|    1|          2|
    |frame_3_we0                 |   9|          2|    1|          2|
    |frame_40_address0           |  14|          3|   11|         33|
    |frame_40_ce0                |  14|          3|    1|          3|
    |frame_40_ce1                |   9|          2|    1|          2|
    |frame_40_ce2                |   9|          2|    1|          2|
    |frame_40_we0                |   9|          2|    1|          2|
    |frame_41_address0           |  14|          3|   11|         33|
    |frame_41_ce0                |  14|          3|    1|          3|
    |frame_41_ce1                |   9|          2|    1|          2|
    |frame_41_ce2                |   9|          2|    1|          2|
    |frame_41_we0                |   9|          2|    1|          2|
    |frame_42_address0           |  14|          3|   11|         33|
    |frame_42_ce0                |  14|          3|    1|          3|
    |frame_42_ce1                |   9|          2|    1|          2|
    |frame_42_ce2                |   9|          2|    1|          2|
    |frame_42_we0                |   9|          2|    1|          2|
    |frame_43_address0           |  14|          3|   11|         33|
    |frame_43_ce0                |  14|          3|    1|          3|
    |frame_43_ce1                |   9|          2|    1|          2|
    |frame_43_ce2                |   9|          2|    1|          2|
    |frame_43_we0                |   9|          2|    1|          2|
    |frame_44_address0           |  14|          3|   11|         33|
    |frame_44_ce0                |  14|          3|    1|          3|
    |frame_44_ce1                |   9|          2|    1|          2|
    |frame_44_ce2                |   9|          2|    1|          2|
    |frame_44_we0                |   9|          2|    1|          2|
    |frame_45_address0           |  14|          3|   11|         33|
    |frame_45_ce0                |  14|          3|    1|          3|
    |frame_45_ce1                |   9|          2|    1|          2|
    |frame_45_ce2                |   9|          2|    1|          2|
    |frame_45_we0                |   9|          2|    1|          2|
    |frame_46_address0           |  14|          3|   11|         33|
    |frame_46_ce0                |  14|          3|    1|          3|
    |frame_46_ce1                |   9|          2|    1|          2|
    |frame_46_ce2                |   9|          2|    1|          2|
    |frame_46_we0                |   9|          2|    1|          2|
    |frame_47_address0           |  14|          3|   11|         33|
    |frame_47_ce0                |  14|          3|    1|          3|
    |frame_47_ce1                |   9|          2|    1|          2|
    |frame_47_ce2                |   9|          2|    1|          2|
    |frame_47_we0                |   9|          2|    1|          2|
    |frame_4_address0            |  14|          3|   11|         33|
    |frame_4_ce0                 |  14|          3|    1|          3|
    |frame_4_ce1                 |   9|          2|    1|          2|
    |frame_4_ce2                 |   9|          2|    1|          2|
    |frame_4_we0                 |   9|          2|    1|          2|
    |frame_5_address0            |  14|          3|   11|         33|
    |frame_5_ce0                 |  14|          3|    1|          3|
    |frame_5_ce1                 |   9|          2|    1|          2|
    |frame_5_ce2                 |   9|          2|    1|          2|
    |frame_5_we0                 |   9|          2|    1|          2|
    |frame_6_address0            |  14|          3|   11|         33|
    |frame_6_ce0                 |  14|          3|    1|          3|
    |frame_6_ce1                 |   9|          2|    1|          2|
    |frame_6_ce2                 |   9|          2|    1|          2|
    |frame_6_we0                 |   9|          2|    1|          2|
    |frame_7_address0            |  14|          3|   11|         33|
    |frame_7_ce0                 |  14|          3|    1|          3|
    |frame_7_ce1                 |   9|          2|    1|          2|
    |frame_7_ce2                 |   9|          2|    1|          2|
    |frame_7_we0                 |   9|          2|    1|          2|
    |frame_8_address0            |  14|          3|   11|         33|
    |frame_8_ce0                 |  14|          3|    1|          3|
    |frame_8_ce1                 |   9|          2|    1|          2|
    |frame_8_ce2                 |   9|          2|    1|          2|
    |frame_8_we0                 |   9|          2|    1|          2|
    |frame_9_address0            |  14|          3|   11|         33|
    |frame_9_ce0                 |  14|          3|    1|          3|
    |frame_9_ce1                 |   9|          2|    1|          2|
    |frame_9_ce2                 |   9|          2|    1|          2|
    |frame_9_we0                 |   9|          2|    1|          2|
    |frame_address0              |  14|          3|   11|         33|
    |frame_ce0                   |  14|          3|    1|          3|
    |frame_ce1                   |   9|          2|    1|          2|
    |frame_ce2                   |   9|          2|    1|          2|
    |frame_we0                   |   9|          2|    1|          2|
    |output_10_address0          |  14|          3|   12|         36|
    |output_10_ce0               |  14|          3|    1|          3|
    |output_10_we0               |   9|          2|    1|          2|
    |output_11_address0          |  14|          3|   12|         36|
    |output_11_ce0               |  14|          3|    1|          3|
    |output_11_we0               |   9|          2|    1|          2|
    |output_12_address0          |  14|          3|   12|         36|
    |output_12_ce0               |  14|          3|    1|          3|
    |output_12_we0               |   9|          2|    1|          2|
    |output_13_address0          |  14|          3|   12|         36|
    |output_13_ce0               |  14|          3|    1|          3|
    |output_13_we0               |   9|          2|    1|          2|
    |output_14_address0          |  14|          3|   12|         36|
    |output_14_ce0               |  14|          3|    1|          3|
    |output_14_we0               |   9|          2|    1|          2|
    |output_15_address0          |  14|          3|   12|         36|
    |output_15_ce0               |  14|          3|    1|          3|
    |output_15_we0               |   9|          2|    1|          2|
    |output_1_address0           |  14|          3|   12|         36|
    |output_1_ce0                |  14|          3|    1|          3|
    |output_1_we0                |   9|          2|    1|          2|
    |output_2_address0           |  14|          3|   12|         36|
    |output_2_ce0                |  14|          3|    1|          3|
    |output_2_we0                |   9|          2|    1|          2|
    |output_3_address0           |  14|          3|   12|         36|
    |output_3_ce0                |  14|          3|    1|          3|
    |output_3_we0                |   9|          2|    1|          2|
    |output_4_address0           |  14|          3|   12|         36|
    |output_4_ce0                |  14|          3|    1|          3|
    |output_4_we0                |   9|          2|    1|          2|
    |output_5_address0           |  14|          3|   12|         36|
    |output_5_ce0                |  14|          3|    1|          3|
    |output_5_we0                |   9|          2|    1|          2|
    |output_6_address0           |  14|          3|   12|         36|
    |output_6_ce0                |  14|          3|    1|          3|
    |output_6_we0                |   9|          2|    1|          2|
    |output_7_address0           |  14|          3|   12|         36|
    |output_7_ce0                |  14|          3|    1|          3|
    |output_7_we0                |   9|          2|    1|          2|
    |output_8_address0           |  14|          3|   12|         36|
    |output_8_ce0                |  14|          3|    1|          3|
    |output_8_we0                |   9|          2|    1|          2|
    |output_9_address0           |  14|          3|   12|         36|
    |output_9_ce0                |  14|          3|    1|          3|
    |output_9_we0                |   9|          2|    1|          2|
    |output_address0             |  14|          3|   12|         36|
    |output_ce0                  |  14|          3|    1|          3|
    |output_we0                  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |3290|        715|  946|       2683|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  8|   0|    8|          0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg  |  1|   0|    1|          0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg  |  1|   0|    1|          0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 11|   0|   11|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_none|        sobel_hls|  return value|
|ap_rst_n       |   in|    1|  ap_ctrl_none|        sobel_hls|  return value|
|S_AXIS_TDATA   |   in|   32|          axis|  S_AXIS_V_data_V|       pointer|
|S_AXIS_TVALID  |   in|    1|          axis|  S_AXIS_V_last_V|       pointer|
|S_AXIS_TREADY  |  out|    1|          axis|  S_AXIS_V_last_V|       pointer|
|S_AXIS_TLAST   |   in|    1|          axis|  S_AXIS_V_last_V|       pointer|
|S_AXIS_TKEEP   |   in|    4|          axis|  S_AXIS_V_keep_V|       pointer|
|S_AXIS_TSTRB   |   in|    4|          axis|  S_AXIS_V_strb_V|       pointer|
|M_AXIS_TDATA   |  out|   32|          axis|  M_AXIS_V_data_V|       pointer|
|M_AXIS_TVALID  |  out|    1|          axis|  M_AXIS_V_last_V|       pointer|
|M_AXIS_TREADY  |   in|    1|          axis|  M_AXIS_V_last_V|       pointer|
|M_AXIS_TLAST   |  out|    1|          axis|  M_AXIS_V_last_V|       pointer|
|M_AXIS_TKEEP   |  out|    4|          axis|  M_AXIS_V_keep_V|       pointer|
|M_AXIS_TSTRB   |  out|    4|          axis|  M_AXIS_V_strb_V|       pointer|
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%frame = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 9 'alloca' 'frame' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%frame_1 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 10 'alloca' 'frame_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%frame_2 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 11 'alloca' 'frame_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%frame_3 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 12 'alloca' 'frame_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%frame_4 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 13 'alloca' 'frame_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%frame_5 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 14 'alloca' 'frame_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%frame_6 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 15 'alloca' 'frame_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%frame_7 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 16 'alloca' 'frame_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%frame_8 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 17 'alloca' 'frame_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%frame_9 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 18 'alloca' 'frame_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%frame_10 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 19 'alloca' 'frame_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%frame_11 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 20 'alloca' 'frame_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%frame_12 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 21 'alloca' 'frame_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%frame_13 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 22 'alloca' 'frame_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%frame_14 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 23 'alloca' 'frame_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%frame_15 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 24 'alloca' 'frame_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%frame_16 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 25 'alloca' 'frame_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%frame_17 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 26 'alloca' 'frame_17' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%frame_18 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 27 'alloca' 'frame_18' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%frame_19 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 28 'alloca' 'frame_19' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%frame_20 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 29 'alloca' 'frame_20' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%frame_21 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 30 'alloca' 'frame_21' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%frame_22 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 31 'alloca' 'frame_22' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%frame_23 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 32 'alloca' 'frame_23' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%frame_24 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 33 'alloca' 'frame_24' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%frame_25 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 34 'alloca' 'frame_25' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%frame_26 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 35 'alloca' 'frame_26' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%frame_27 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 36 'alloca' 'frame_27' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%frame_28 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 37 'alloca' 'frame_28' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "%frame_29 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 38 'alloca' 'frame_29' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%frame_30 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 39 'alloca' 'frame_30' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%frame_31 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 40 'alloca' 'frame_31' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%frame_32 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 41 'alloca' 'frame_32' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%frame_33 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 42 'alloca' 'frame_33' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 43 [1/1] (1.23ns)   --->   "%frame_34 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 43 'alloca' 'frame_34' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%frame_35 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 44 'alloca' 'frame_35' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%frame_36 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 45 'alloca' 'frame_36' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%frame_37 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 46 'alloca' 'frame_37' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%frame_38 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 47 'alloca' 'frame_38' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%frame_39 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 48 'alloca' 'frame_39' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%frame_40 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 49 'alloca' 'frame_40' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%frame_41 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 50 'alloca' 'frame_41' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%frame_42 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 51 'alloca' 'frame_42' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%frame_43 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 52 'alloca' 'frame_43' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%frame_44 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 53 'alloca' 'frame_44' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%frame_45 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 54 'alloca' 'frame_45' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%frame_46 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 55 'alloca' 'frame_46' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%frame_47 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 56 'alloca' 'frame_47' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%output = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 57 'alloca' 'output' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%output_1 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 58 'alloca' 'output_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%output_2 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 59 'alloca' 'output_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%output_3 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 60 'alloca' 'output_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%output_4 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 61 'alloca' 'output_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%output_5 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 62 'alloca' 'output_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%output_6 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 63 'alloca' 'output_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%output_7 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 64 'alloca' 'output_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%output_8 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 65 'alloca' 'output_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%output_9 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 66 'alloca' 'output_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%output_10 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 67 'alloca' 'output_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%output_11 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 68 'alloca' 'output_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%output_12 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 69 'alloca' 'output_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%output_13 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 70 'alloca' 'output_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%output_14 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 71 'alloca' 'output_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%output_15 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 72 'alloca' 'output_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 74 [2/2] (1.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i8 %output_15, i8 %output_14, i8 %output_13, i8 %output_12, i8 %output_11, i8 %output_10, i8 %output_9, i8 %output_8, i8 %output_7, i8 %output_6, i8 %output_5, i8 %output_4, i8 %output_3, i8 %output_2, i8 %output_1, i8 %output, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i8 %output_15, i8 %output_14, i8 %output_13, i8 %output_12, i8 %output_11, i8 %output_10, i8 %output_9, i8 %output_8, i8 %output_7, i8 %output_6, i8 %output_5, i8 %output_4, i8 %output_3, i8 %output_2, i8 %output_1, i8 %output, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, i8 %output, i8 %output_1, i8 %output_2, i8 %output_3, i8 %output_4, i8 %output_5, i8 %output_6, i8 %output_7, i8 %output_8, i8 %output_9, i8 %output_10, i8 %output_11, i8 %output_12, i8 %output_13, i8 %output_14, i8 %output_15, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.72>
ST_7 : Operation 81 [1/2] (2.72ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, i8 %output, i8 %output_1, i8 %output_2, i8 %output_3, i8 %output_4, i8 %output_5, i8 %output_6, i8 %output_7, i8 %output_8, i8 %output_9, i8 %output_10, i8 %output_11, i8 %output_12, i8 %output_13, i8 %output_14, i8 %output_15, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:12]   --->   Operation 82 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:12]   --->   Operation 83 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %S_AXIS_V_data_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %S_AXIS_V_keep_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %S_AXIS_V_strb_V"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %S_AXIS_V_last_V"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_AXIS_V_data_V"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %M_AXIS_V_keep_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %M_AXIS_V_strb_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %M_AXIS_V_last_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 0, i1 %M_AXIS_V_last_V, i1 0, i1 0, void @empty_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 94 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 0, i1 %S_AXIS_V_last_V, i1 0, i1 0, void @empty_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 95 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:62]   --->   Operation 96 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ S_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
frame                    (alloca             ) [ 001111000]
frame_1                  (alloca             ) [ 001111000]
frame_2                  (alloca             ) [ 001111000]
frame_3                  (alloca             ) [ 001111000]
frame_4                  (alloca             ) [ 001111000]
frame_5                  (alloca             ) [ 001111000]
frame_6                  (alloca             ) [ 001111000]
frame_7                  (alloca             ) [ 001111000]
frame_8                  (alloca             ) [ 001111000]
frame_9                  (alloca             ) [ 001111000]
frame_10                 (alloca             ) [ 001111000]
frame_11                 (alloca             ) [ 001111000]
frame_12                 (alloca             ) [ 001111000]
frame_13                 (alloca             ) [ 001111000]
frame_14                 (alloca             ) [ 001111000]
frame_15                 (alloca             ) [ 001111000]
frame_16                 (alloca             ) [ 001111000]
frame_17                 (alloca             ) [ 001111000]
frame_18                 (alloca             ) [ 001111000]
frame_19                 (alloca             ) [ 001111000]
frame_20                 (alloca             ) [ 001111000]
frame_21                 (alloca             ) [ 001111000]
frame_22                 (alloca             ) [ 001111000]
frame_23                 (alloca             ) [ 001111000]
frame_24                 (alloca             ) [ 001111000]
frame_25                 (alloca             ) [ 001111000]
frame_26                 (alloca             ) [ 001111000]
frame_27                 (alloca             ) [ 001111000]
frame_28                 (alloca             ) [ 001111000]
frame_29                 (alloca             ) [ 001111000]
frame_30                 (alloca             ) [ 001111000]
frame_31                 (alloca             ) [ 001111000]
frame_32                 (alloca             ) [ 001111000]
frame_33                 (alloca             ) [ 001111000]
frame_34                 (alloca             ) [ 001111000]
frame_35                 (alloca             ) [ 001111000]
frame_36                 (alloca             ) [ 001111000]
frame_37                 (alloca             ) [ 001111000]
frame_38                 (alloca             ) [ 001111000]
frame_39                 (alloca             ) [ 001111000]
frame_40                 (alloca             ) [ 001111000]
frame_41                 (alloca             ) [ 001111000]
frame_42                 (alloca             ) [ 001111000]
frame_43                 (alloca             ) [ 001111000]
frame_44                 (alloca             ) [ 001111000]
frame_45                 (alloca             ) [ 001111000]
frame_46                 (alloca             ) [ 001111000]
frame_47                 (alloca             ) [ 001111000]
output                   (alloca             ) [ 001111110]
output_1                 (alloca             ) [ 001111110]
output_2                 (alloca             ) [ 001111110]
output_3                 (alloca             ) [ 001111110]
output_4                 (alloca             ) [ 001111110]
output_5                 (alloca             ) [ 001111110]
output_6                 (alloca             ) [ 001111110]
output_7                 (alloca             ) [ 001111110]
output_8                 (alloca             ) [ 001111110]
output_9                 (alloca             ) [ 001111110]
output_10                (alloca             ) [ 001111110]
output_11                (alloca             ) [ 001111110]
output_12                (alloca             ) [ 001111110]
output_13                (alloca             ) [ 001111110]
output_14                (alloca             ) [ 001111110]
output_15                (alloca             ) [ 001111110]
empty                    (wait               ) [ 000000000]
call_ln0                 (call               ) [ 000000000]
empty_19                 (wait               ) [ 000000000]
call_ln0                 (call               ) [ 000000000]
empty_20                 (wait               ) [ 000000000]
call_ln0                 (call               ) [ 000000000]
spectopmodule_ln12       (spectopmodule      ) [ 000000000]
specinterface_ln12       (specinterface      ) [ 000000000]
specinterface_ln0        (specinterface      ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specinterface_ln0        (specinterface      ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000000]
specaxissidechannel_ln32 (specaxissidechannel) [ 000000000]
specaxissidechannel_ln32 (specaxissidechannel) [ 000000000]
ret_ln62                 (ret                ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S_AXIS_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S_AXIS_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="S_AXIS_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S_AXIS_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_AXIS_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_AXIS_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_AXIS_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_AXIS_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="frame_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="frame_1_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="frame_2_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="frame_3_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="frame_4_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="frame_5_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="frame_6_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="frame_7_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_7/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="frame_8_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_8/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="frame_9_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_9/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="frame_10_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_10/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="frame_11_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_11/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="frame_12_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_12/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="frame_13_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_13/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="frame_14_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_14/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="frame_15_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_15/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="frame_16_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_16/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="frame_17_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_17/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="frame_18_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_18/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="frame_19_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_19/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="frame_20_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_20/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="frame_21_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_21/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="frame_22_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_22/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="frame_23_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_23/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="frame_24_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_24/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="frame_25_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_25/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="frame_26_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_26/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="frame_27_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_27/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="frame_28_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_28/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="frame_29_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_29/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="frame_30_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_30/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="frame_31_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_31/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="frame_32_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_32/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="frame_33_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_33/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="frame_34_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_34/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="frame_35_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_35/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="frame_36_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_36/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="frame_37_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_37/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="frame_38_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_38/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="frame_39_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_39/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="frame_40_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_40/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="frame_41_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_41/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="frame_42_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_42/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="frame_43_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_43/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="frame_44_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_44/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="frame_45_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_45/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="frame_46_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_46/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="frame_47_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_47/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="output_1_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="output_2_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="output_3_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_3/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="output_4_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_4/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="output_5_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_5/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="output_6_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_6/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="output_7_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_7/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="output_8_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_8/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_9_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_9/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="output_10_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_10/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="output_11_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_11/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="output_12_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_12/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="output_13_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_13/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="output_14_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_14/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="output_15_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_15/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="323" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="324" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="326" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="327" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="328" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="329" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="331" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="332" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="333" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="334" dir="0" index="21" bw="8" slack="2147483647"/>
<pin id="335" dir="0" index="22" bw="8" slack="2147483647"/>
<pin id="336" dir="0" index="23" bw="8" slack="2147483647"/>
<pin id="337" dir="0" index="24" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="25" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="26" bw="8" slack="2147483647"/>
<pin id="340" dir="0" index="27" bw="8" slack="2147483647"/>
<pin id="341" dir="0" index="28" bw="8" slack="2147483647"/>
<pin id="342" dir="0" index="29" bw="8" slack="2147483647"/>
<pin id="343" dir="0" index="30" bw="8" slack="2147483647"/>
<pin id="344" dir="0" index="31" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="32" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="33" bw="8" slack="2147483647"/>
<pin id="347" dir="0" index="34" bw="8" slack="2147483647"/>
<pin id="348" dir="0" index="35" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="36" bw="8" slack="2147483647"/>
<pin id="350" dir="0" index="37" bw="8" slack="2147483647"/>
<pin id="351" dir="0" index="38" bw="8" slack="2147483647"/>
<pin id="352" dir="0" index="39" bw="8" slack="2147483647"/>
<pin id="353" dir="0" index="40" bw="8" slack="2147483647"/>
<pin id="354" dir="0" index="41" bw="8" slack="2147483647"/>
<pin id="355" dir="0" index="42" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="43" bw="8" slack="2147483647"/>
<pin id="357" dir="0" index="44" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="45" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="46" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="47" bw="8" slack="2147483647"/>
<pin id="361" dir="0" index="48" bw="8" slack="2147483647"/>
<pin id="362" dir="0" index="49" bw="32" slack="0"/>
<pin id="363" dir="0" index="50" bw="4" slack="0"/>
<pin id="364" dir="0" index="51" bw="4" slack="0"/>
<pin id="365" dir="0" index="52" bw="1" slack="0"/>
<pin id="366" dir="1" index="53" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="376" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="377" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="378" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="380" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="381" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="382" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="383" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="384" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="385" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="386" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="387" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="388" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="389" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="390" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="391" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="392" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="393" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="394" dir="0" index="21" bw="8" slack="2147483647"/>
<pin id="395" dir="0" index="22" bw="8" slack="2147483647"/>
<pin id="396" dir="0" index="23" bw="8" slack="2147483647"/>
<pin id="397" dir="0" index="24" bw="8" slack="2147483647"/>
<pin id="398" dir="0" index="25" bw="8" slack="2147483647"/>
<pin id="399" dir="0" index="26" bw="8" slack="2147483647"/>
<pin id="400" dir="0" index="27" bw="8" slack="2147483647"/>
<pin id="401" dir="0" index="28" bw="8" slack="2147483647"/>
<pin id="402" dir="0" index="29" bw="8" slack="2147483647"/>
<pin id="403" dir="0" index="30" bw="8" slack="2147483647"/>
<pin id="404" dir="0" index="31" bw="8" slack="2147483647"/>
<pin id="405" dir="0" index="32" bw="8" slack="2147483647"/>
<pin id="406" dir="0" index="33" bw="8" slack="2147483647"/>
<pin id="407" dir="0" index="34" bw="8" slack="2147483647"/>
<pin id="408" dir="0" index="35" bw="8" slack="2147483647"/>
<pin id="409" dir="0" index="36" bw="8" slack="2147483647"/>
<pin id="410" dir="0" index="37" bw="8" slack="2147483647"/>
<pin id="411" dir="0" index="38" bw="8" slack="2147483647"/>
<pin id="412" dir="0" index="39" bw="8" slack="2147483647"/>
<pin id="413" dir="0" index="40" bw="8" slack="2147483647"/>
<pin id="414" dir="0" index="41" bw="8" slack="2147483647"/>
<pin id="415" dir="0" index="42" bw="8" slack="2147483647"/>
<pin id="416" dir="0" index="43" bw="8" slack="2147483647"/>
<pin id="417" dir="0" index="44" bw="8" slack="2147483647"/>
<pin id="418" dir="0" index="45" bw="8" slack="2147483647"/>
<pin id="419" dir="0" index="46" bw="8" slack="2147483647"/>
<pin id="420" dir="0" index="47" bw="8" slack="2147483647"/>
<pin id="421" dir="0" index="48" bw="8" slack="2147483647"/>
<pin id="422" dir="0" index="49" bw="8" slack="2147483647"/>
<pin id="423" dir="0" index="50" bw="8" slack="2147483647"/>
<pin id="424" dir="0" index="51" bw="8" slack="2147483647"/>
<pin id="425" dir="0" index="52" bw="8" slack="2147483647"/>
<pin id="426" dir="0" index="53" bw="8" slack="2147483647"/>
<pin id="427" dir="0" index="54" bw="8" slack="2147483647"/>
<pin id="428" dir="0" index="55" bw="8" slack="2147483647"/>
<pin id="429" dir="0" index="56" bw="8" slack="2147483647"/>
<pin id="430" dir="0" index="57" bw="8" slack="2147483647"/>
<pin id="431" dir="0" index="58" bw="8" slack="2147483647"/>
<pin id="432" dir="0" index="59" bw="8" slack="2147483647"/>
<pin id="433" dir="0" index="60" bw="8" slack="2147483647"/>
<pin id="434" dir="0" index="61" bw="8" slack="2147483647"/>
<pin id="435" dir="0" index="62" bw="8" slack="2147483647"/>
<pin id="436" dir="0" index="63" bw="8" slack="2147483647"/>
<pin id="437" dir="0" index="64" bw="8" slack="2147483647"/>
<pin id="438" dir="1" index="65" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="0" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="444" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="445" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="446" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="447" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="448" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="449" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="450" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="451" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="452" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="453" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="454" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="455" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="456" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="457" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="458" dir="0" index="17" bw="32" slack="0"/>
<pin id="459" dir="0" index="18" bw="4" slack="0"/>
<pin id="460" dir="0" index="19" bw="4" slack="0"/>
<pin id="461" dir="0" index="20" bw="1" slack="0"/>
<pin id="462" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="368"><net_src comp="0" pin="0"/><net_sink comp="312" pin=49"/></net>

<net id="369"><net_src comp="2" pin="0"/><net_sink comp="312" pin=50"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="312" pin=51"/></net>

<net id="371"><net_src comp="6" pin="0"/><net_sink comp="312" pin=52"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="463"><net_src comp="24" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="464"><net_src comp="8" pin="0"/><net_sink comp="440" pin=17"/></net>

<net id="465"><net_src comp="10" pin="0"/><net_sink comp="440" pin=18"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="440" pin=19"/></net>

<net id="467"><net_src comp="14" pin="0"/><net_sink comp="440" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V_data_V | {6 7 }
	Port: M_AXIS_V_keep_V | {6 7 }
	Port: M_AXIS_V_strb_V | {6 7 }
	Port: M_AXIS_V_last_V | {6 7 }
 - Input state : 
	Port: sobel_hls : S_AXIS_V_data_V | {2 3 }
	Port: sobel_hls : S_AXIS_V_keep_V | {2 3 }
	Port: sobel_hls : S_AXIS_V_strb_V | {2 3 }
	Port: sobel_hls : S_AXIS_V_last_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312 |    1    |  0.427  |   303   |   278   |
|   call   | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372 |    0    |  85.435 |   4507  |   7003  |
|          | grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440 |    0    |  6.832  |   232   |   357   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    1    |  92.694 |   5042  |   7638  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  frame  |    2   |    0   |    0   |    0   |
| frame_1 |    2   |    0   |    0   |    0   |
| frame_10|    2   |    0   |    0   |    0   |
| frame_11|    2   |    0   |    0   |    0   |
| frame_12|    2   |    0   |    0   |    0   |
| frame_13|    2   |    0   |    0   |    0   |
| frame_14|    2   |    0   |    0   |    0   |
| frame_15|    2   |    0   |    0   |    0   |
| frame_16|    2   |    0   |    0   |    0   |
| frame_17|    2   |    0   |    0   |    0   |
| frame_18|    2   |    0   |    0   |    0   |
| frame_19|    2   |    0   |    0   |    0   |
| frame_2 |    2   |    0   |    0   |    0   |
| frame_20|    2   |    0   |    0   |    0   |
| frame_21|    2   |    0   |    0   |    0   |
| frame_22|    2   |    0   |    0   |    0   |
| frame_23|    2   |    0   |    0   |    0   |
| frame_24|    2   |    0   |    0   |    0   |
| frame_25|    2   |    0   |    0   |    0   |
| frame_26|    2   |    0   |    0   |    0   |
| frame_27|    2   |    0   |    0   |    0   |
| frame_28|    2   |    0   |    0   |    0   |
| frame_29|    2   |    0   |    0   |    0   |
| frame_3 |    2   |    0   |    0   |    0   |
| frame_30|    2   |    0   |    0   |    0   |
| frame_31|    2   |    0   |    0   |    0   |
| frame_32|    2   |    0   |    0   |    0   |
| frame_33|    2   |    0   |    0   |    0   |
| frame_34|    2   |    0   |    0   |    0   |
| frame_35|    2   |    0   |    0   |    0   |
| frame_36|    2   |    0   |    0   |    0   |
| frame_37|    2   |    0   |    0   |    0   |
| frame_38|    2   |    0   |    0   |    0   |
| frame_39|    2   |    0   |    0   |    0   |
| frame_4 |    2   |    0   |    0   |    0   |
| frame_40|    2   |    0   |    0   |    0   |
| frame_41|    2   |    0   |    0   |    0   |
| frame_42|    2   |    0   |    0   |    0   |
| frame_43|    2   |    0   |    0   |    0   |
| frame_44|    2   |    0   |    0   |    0   |
| frame_45|    2   |    0   |    0   |    0   |
| frame_46|    2   |    0   |    0   |    0   |
| frame_47|    2   |    0   |    0   |    0   |
| frame_5 |    2   |    0   |    0   |    0   |
| frame_6 |    2   |    0   |    0   |    0   |
| frame_7 |    2   |    0   |    0   |    0   |
| frame_8 |    2   |    0   |    0   |    0   |
| frame_9 |    2   |    0   |    0   |    0   |
|  output |    2   |    0   |    0   |    0   |
| output_1|    2   |    0   |    0   |    0   |
|output_10|    2   |    0   |    0   |    0   |
|output_11|    2   |    0   |    0   |    0   |
|output_12|    2   |    0   |    0   |    0   |
|output_13|    2   |    0   |    0   |    0   |
|output_14|    2   |    0   |    0   |    0   |
|output_15|    2   |    0   |    0   |    0   |
| output_2|    2   |    0   |    0   |    0   |
| output_3|    2   |    0   |    0   |    0   |
| output_4|    2   |    0   |    0   |    0   |
| output_5|    2   |    0   |    0   |    0   |
| output_6|    2   |    0   |    0   |    0   |
| output_7|    2   |    0   |    0   |    0   |
| output_8|    2   |    0   |    0   |    0   |
| output_9|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   128  |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   92   |  5042  |  7638  |    -   |
|   Memory  |   128  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   128  |    1   |   92   |  5042  |  7638  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
