BMCR_FULLDPLX,VAR_0
BMCR_SPEED1000,VAR_1
CTL1000_AS_MASTER,VAR_2
CTL1000_ENABLE_MASTER,VAR_3
EBUSY,VAR_4
MII_BMCR,VAR_5
MII_CTRL1000,VAR_6
MII_TG3_DSP_ADDRESS,VAR_7
MII_TG3_DSP_CONTROL,VAR_8
MII_TG3_EXT_CTRL,VAR_9
tg3_bmcr_reset,FUNC_0
tg3_phy_reset_chanpat,FUNC_1
tg3_phy_toggle_auxctl_smdsp,FUNC_2
tg3_phy_write_and_check_testpat,FUNC_3
tg3_phydsp_write,FUNC_4
tg3_readphy,FUNC_5
tg3_writephy,FUNC_6
tg3_phy_reset_5703_4_5,FUNC_7
tp,VAR_10
reg32,VAR_11
phy9_orig,VAR_12
retries,VAR_13
do_phy_reset,VAR_14
err,VAR_15
