Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 14 14:48:51 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file IMU_top_control_sets_placed.rpt
| Design       : IMU_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------+-------------------+------------------+----------------+
|    Clock Signal    |      Enable Signal      |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-------------------------+-------------------+------------------+----------------+
|  inVal             |                         | cs_nM0            |                1 |              1 |
|  mmcm/inst/clk_10M |                         |                   |                1 |              1 |
|  mmcm/inst/clk_10M | inVal[31]_i_2_n_0       | inVal[31]_i_1_n_0 |                1 |              2 |
| ~mmcm/inst/clk_10M |                         | reset_IBUF        |                1 |              2 |
| ~mmcm/inst/clk_10M |                         |                   |                2 |              5 |
| ~mmcm/inst/clk_10M | bitsOut[5]_i_1_n_0      | inVal[31]_i_1_n_0 |                2 |              6 |
|  mmcm/inst/clk_10M |                         | SPI_counter0      |                2 |              8 |
| ~mmcm/inst/clk_10M | transferVal[15]_i_1_n_0 |                   |                2 |              8 |
+--------------------+-------------------------+-------------------+------------------+----------------+


