{
  "creator": "Next Generation Place and Route (Version de00c00)",
  "modules": {
    "top": {
      "settings": {
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/netShareWeight": "0.000000",
        "timing_driven": "00000000000000000000000000000001",
        "route": "00000000000000000000000000000001",
        "arch.package": "tq144",
        "target_freq": "12000000.000000",
        "placer1/constraintWeight": "10.000000",
        "arch.name": "ice40",
        "auto_freq": "00000000000000000000000000000000",
        "placerHeap/beta": "0.900000",
        "placer1/minBelsForGridPick": "64",
        "arch.type": "hx1k",
        "router": "router1",
        "placerHeap/timingWeight": "10 ",
        "pack": "00000000000000000000000000000001",
        "seed": "01010011010110001001011110010011",
        "router1/maxIterCnt": "200",
        "synth": "00000000000000000000000000000001",
        "slack_redist_iter": "00000000000000000000000000000000",
        "placerHeap/alpha": "0.100000",
        "placer": "heap",
        "placerHeap/criticalityExponent": "2"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "ibuffer.v:3"
      },
      "ports": {
        "rvalid": {
          "direction": "output",
          "bits": [ 478 ]
        },
        "rdata": {
          "direction": "output",
          "bits": [ 520, 524, 528, 532, 536, 540, 544, 548 ]
        },
        "ldata": {
          "direction": "input",
          "bits": [ 551, 553, 555, 557, 559, 561, 563, 565 ]
        },
        "lrdy": {
          "direction": "output",
          "bits": [ 474 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 472 ]
        },
        "rrdy": {
          "direction": "input",
          "bits": [ 477 ]
        },
        "lvalid": {
          "direction": "input",
          "bits": [ 475 ]
        }
      },
      "cells": {
        "$gbuf_clk$SB_IO_IN_$glb_clk": {
          "hide_name": 1,
          "type": "SB_GB",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13/Y9/gb"
          },
          "port_directions": {
            "GLOBAL_BUFFER_OUTPUT": "output",
            "USER_SIGNAL_TO_GLOBAL_BUFFER": "input"
          },
          "connections": {
            "GLOBAL_BUFFER_OUTPUT": [ 661 ],
            "USER_SIGNAL_TO_GLOBAL_BUFFER": [ 598 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$301_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X2/Y7/lc5"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 482 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 487 ],
            "I1": [  ],
            "I0": [ 500 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$300_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X1/Y1/lc4"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 547 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 632 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$299_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X4/Y7/lc5"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 543 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 630 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$298_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X6/Y12/lc3"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 539 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 628 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$297_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X1/Y10/lc2"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 535 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 626 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$296_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X1/Y9/lc0"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 531 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 624 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$295_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X2/Y2/lc5"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 527 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 622 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$294_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X1/Y3/lc7"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 523 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 620 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$293_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X6/Y3/lc1"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 519 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 500 ],
            "I1": [  ],
            "I0": [ 618 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$292_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X2/Y1/lc3"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 549 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 547 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$291_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X4/Y6/lc1"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 545 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 543 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$290_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X5/Y12/lc5"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 541 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 539 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$289_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X2/Y10/lc6"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 537 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 535 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$288_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X1/Y8/lc5"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 533 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 531 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$287_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X2/Y1/lc0"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 529 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 527 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$286_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X1/Y2/lc7"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 525 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 523 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$285_DFFLC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000010",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:8",
            "NEXTPNR_BEL": "X6/Y4/lc3"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 521 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [ 494 ],
            "I1": [  ],
            "I0": [ 519 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$abc$543$auto$blifparse.cc:375:parse_blif$548_LC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000001000",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "1",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:30|/usr/bin/../share/yosys/ice40/cells_map.v:2",
            "NEXTPNR_BEL": "X1/Y7/lc4"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 608 ],
            "LO": [  ],
            "SR": [ 500 ],
            "CEN": [  ],
            "I1": [ 606 ],
            "I0": [ 482 ],
            "I2": [  ],
            "CLK": [ 661 ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$abc$543$auto$blifparse.cc:375:parse_blif$546_LC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000100",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "0",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:43",
            "NEXTPNR_BEL": "X2/Y7/lc6"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 500 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [  ],
            "I1": [ 604 ],
            "I0": [ 482 ],
            "I2": [  ],
            "CLK": [  ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "ldata[5]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X6/Y17/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 628 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 561 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "ldata[3]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X0/Y9/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 624 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 557 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "ldata[1]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X0/Y3/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 620 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 553 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[7]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X2/Y0/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 549 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 548 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[6]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X4/Y0/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 545 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 544 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[5]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X5/Y17/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 541 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 540 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[3]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X0/Y9/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 533 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 532 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[2]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X2/Y0/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 529 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 528 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[1]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X0/Y2/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 525 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 524 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rvalid$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:11",
            "NEXTPNR_BEL": "X0/Y8/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 608 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 478 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "lvalid$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:6",
            "NEXTPNR_BEL": "X0/Y6/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 604 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 475 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "lrdy$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:7",
            "NEXTPNR_BEL": "X0/Y8/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 601 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 474 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "clk$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:4",
            "NEXTPNR_BEL": "X13/Y9/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 598 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 472 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000001",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "0",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6/Y3/lc6"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 592 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [  ],
            "I1": [  ],
            "I0": [  ],
            "I2": [  ],
            "CLK": [  ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000000",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "0",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5/Y8/lc4"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 590 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [  ],
            "I1": [  ],
            "I0": [  ],
            "I2": [  ],
            "CLK": [  ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "ldata[2]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X0/Y2/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 622 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 555 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[4]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X0/Y10/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 537 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 536 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "ldata[0]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X6/Y0/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 618 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 551 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "$abc$543$auto$blifparse.cc:375:parse_blif$547_LC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000000001",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "0",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:39",
            "NEXTPNR_BEL": "X1/Y7/lc1"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 601 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [  ],
            "I1": [  ],
            "I0": [ 482 ],
            "I2": [  ],
            "CLK": [  ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "rrdy$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:10",
            "NEXTPNR_BEL": "X13/Y7/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 606 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 477 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "rdata[0]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000011001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:12",
            "NEXTPNR_BEL": "X13/Y4/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [  ],
            "D_OUT_1": [  ],
            "D_OUT_0": [ 521 ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 520 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "ldata[4]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X0/Y10/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 626 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 559 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "ldata[6]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X13/Y7/io1"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 630 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 563 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "ldata[7]$sb_io": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "00000000000000000000000000000001",
            "PULLUP": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "ibuffer.v:8",
            "NEXTPNR_BEL": "X1/Y0/io0"
          },
          "port_directions": {
            "D_IN_1": "output",
            "D_IN_0": "output",
            "D_OUT_1": "input",
            "D_OUT_0": "input",
            "LATCH_INPUT_VALUE": "input",
            "PACKAGE_PIN": "inout",
            "CLOCK_ENABLE": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input"
          },
          "connections": {
            "D_IN_1": [  ],
            "D_IN_0": [ 632 ],
            "D_OUT_1": [  ],
            "D_OUT_0": [  ],
            "LATCH_INPUT_VALUE": [  ],
            "PACKAGE_PIN": [ 565 ],
            "CLOCK_ENABLE": [  ],
            "INPUT_CLK": [  ],
            "OUTPUT_CLK": [  ],
            "OUTPUT_ENABLE": [  ]
          }
        },
        "$abc$543$auto$blifparse.cc:375:parse_blif$544_LC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000010101100",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "0",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:47",
            "NEXTPNR_BEL": "X2/Y7/lc2"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 487 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [  ],
            "I1": [ 604 ],
            "I0": [ 606 ],
            "I2": [ 482 ],
            "CLK": [  ],
            "I3": [  ],
            "CIN": [  ]
          }
        },
        "$abc$543$auto$blifparse.cc:375:parse_blif$545_LC": {
          "hide_name": 1,
          "type": "ICESTORM_LC",
          "parameters": {
            "CIN_SET": "0",
            "CIN_CONST": "0",
            "NEG_CLK": "0",
            "LUT_INIT": "0000000000001000",
            "SET_NORESET": "0",
            "CARRY_ENABLE": "0",
            "DFF_ENABLE": "0",
            "ASYNC_SR": "0"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:43",
            "NEXTPNR_BEL": "X2/Y7/lc0"
          },
          "port_directions": {
            "COUT": "output",
            "O": "output",
            "LO": "output",
            "SR": "input",
            "CEN": "input",
            "I1": "input",
            "I0": "input",
            "I2": "input",
            "CLK": "input",
            "I3": "input",
            "CIN": "input"
          },
          "connections": {
            "COUT": [  ],
            "O": [ 494 ],
            "LO": [  ],
            "SR": [  ],
            "CEN": [  ],
            "I1": [ 606 ],
            "I0": [ 482 ],
            "I2": [  ],
            "CLK": [  ],
            "I3": [  ],
            "CIN": [  ]
          }
        }
      },
      "netnames": {
        "clk$SB_IO_IN_$glb_clk": {
          "hide_name": 0,
          "bits": [ 661 ] ,
          "attributes": {
            "ROUTING": "X1/Y1/lutff_global/clk;X1/Y1/X0.Y1.glb_netwk_2.->.X1.Y1.lutff_global.clk;1;X1/Y10/lutff_global/clk;X1/Y10/X0.Y1.glb_netwk_2.->.X1.Y10.lutff_global.clk;1;X6/Y4/lutff_global/clk;X6/Y4/X0.Y1.glb_netwk_2.->.X6.Y4.lutff_global.clk;1;X4/Y7/lutff_global/clk;X4/Y7/X0.Y1.glb_netwk_2.->.X4.Y7.lutff_global.clk;1;X1/Y9/lutff_global/clk;X1/Y9/X0.Y1.glb_netwk_2.->.X1.Y9.lutff_global.clk;1;X1/Y2/lutff_global/clk;X1/Y2/X0.Y1.glb_netwk_2.->.X1.Y2.lutff_global.clk;1;X5/Y12/lutff_global/clk;X5/Y12/X0.Y1.glb_netwk_2.->.X5.Y12.lutff_global.clk;1;X6/Y12/lutff_global/clk;X6/Y12/X0.Y1.glb_netwk_2.->.X6.Y12.lutff_global.clk;1;X0/Y1/glb_netwk_2;;1;X2/Y7/lutff_global/clk;X2/Y7/X0.Y1.glb_netwk_2.->.X2.Y7.lutff_global.clk;1;X1/Y3/lutff_global/clk;X1/Y3/X0.Y1.glb_netwk_2.->.X1.Y3.lutff_global.clk;1;X4/Y6/lutff_global/clk;X4/Y6/X0.Y1.glb_netwk_2.->.X4.Y6.lutff_global.clk;1;X6/Y3/lutff_global/clk;X6/Y3/X0.Y1.glb_netwk_2.->.X6.Y3.lutff_global.clk;1;X1/Y7/lutff_global/clk;X1/Y7/X0.Y1.glb_netwk_2.->.X1.Y7.lutff_global.clk;1;X1/Y8/lutff_global/clk;X1/Y8/X0.Y1.glb_netwk_2.->.X1.Y8.lutff_global.clk;1;X2/Y2/lutff_global/clk;X2/Y2/X0.Y1.glb_netwk_2.->.X2.Y2.lutff_global.clk;1;X2/Y10/lutff_global/clk;X2/Y10/X0.Y1.glb_netwk_2.->.X2.Y10.lutff_global.clk;1;X2/Y1/lutff_global/clk;X2/Y1/X0.Y1.glb_netwk_2.->.X2.Y1.lutff_global.clk;1"
          }
        },
        "ldata[7]": {
          "hide_name": 0,
          "bits": [ 565 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "ldata[6]": {
          "hide_name": 0,
          "bits": [ 563 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "ldata[4]": {
          "hide_name": 0,
          "bits": [ 559 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "ldata[2]": {
          "hide_name": 0,
          "bits": [ 555 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[7]": {
          "hide_name": 0,
          "bits": [ 548 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[6]": {
          "hide_name": 0,
          "bits": [ 544 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[5]": {
          "hide_name": 0,
          "bits": [ 540 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[4]": {
          "hide_name": 0,
          "bits": [ 536 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[3]": {
          "hide_name": 0,
          "bits": [ 532 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[2]": {
          "hide_name": 0,
          "bits": [ 528 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[1]": {
          "hide_name": 0,
          "bits": [ 524 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rdata[0]": {
          "hide_name": 0,
          "bits": [ 520 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rrdy": {
          "hide_name": 0,
          "bits": [ 477 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "lvalid": {
          "hide_name": 0,
          "bits": [ 475 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "lrdy$SB_IO_OUT": {
          "hide_name": 0,
          "bits": [ 601 ] ,
          "attributes": {
            "ROUTING": "X1/Y7/lutff_1/out;;1;X0/Y8/io_1/D_OUT_0;X0/Y8/X0.Y8.local_g0_1.->.X0.Y8.io_1.D_OUT_0;1;X0/Y8/local_g0_1;X0/Y8/X1.Y7.lutff_1.out.->.X0.Y8.local_g0_1;1",
            "src": "ibuffer.v:7"
          }
        },
        "ldata[3]": {
          "hide_name": 0,
          "bits": [ 557 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "rvalid": {
          "hide_name": 0,
          "bits": [ 478 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "ldata[7]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 632 ] ,
          "attributes": {
            "ROUTING": "X1/Y0/io_0/D_IN_0;;1;X1/Y1/local_g1_0;X1/Y1/X1.Y0.io_0.D_IN_0.->.X1.Y1.local_g1_0;1;X1/Y1/lutff_4/in_0_lut;X1/Y1/X1.Y1.lutff_4.in_3.->.X1.Y1.lutff_4.in_0_lut;1;X1/Y1/lutff_4/in_3;X1/Y1/X1.Y1.local_g1_0.->.X1.Y1.lutff_4.in_3;1",
            "src": "ibuffer.v:8"
          }
        },
        "ldata[1]": {
          "hide_name": 0,
          "bits": [ 553 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "lrdy": {
          "hide_name": 0,
          "bits": [ 474 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 590 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "ldata[2]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 622 ] ,
          "attributes": {
            "ROUTING": "X0/Y2/span4_horz_8;X0/Y2/X0.Y2.io_0.D_IN_0.->.X0.Y2.span4_horz_8;1;X2/Y2/local_g3_0;X2/Y2/X0.Y2.span4_horz_8.->.X2.Y2.local_g3_0;1;X0/Y2/io_0/D_IN_0;;1;X2/Y2/lutff_5/in_0_lut;X2/Y2/X2.Y2.lutff_5.in_2.->.X2.Y2.lutff_5.in_0_lut;1;X2/Y2/lutff_5/in_2;X2/Y2/X2.Y2.local_g3_0.->.X2.Y2.lutff_5.in_2;1",
            "src": "ibuffer.v:8"
          }
        },
        "fifo[6]": {
          "hide_name": 0,
          "bits": [ 543 ] ,
          "attributes": {
            "ROUTING": "X4/Y7/lutff_5/out;;1;X4/Y6/local_g1_5;X4/Y6/X4.Y7.lutff_5.out.->.X4.Y6.local_g1_5;1;X4/Y6/lutff_1/in_0_lut;X4/Y6/X4.Y6.lutff_1.in_1.->.X4.Y6.lutff_1.in_0_lut;1;X4/Y6/lutff_1/in_1;X4/Y6/X4.Y6.local_g1_5.->.X4.Y6.lutff_1.in_1;1",
            "src": "ibuffer.v:14"
          }
        },
        "ldata[0]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 618 ] ,
          "attributes": {
            "ROUTING": "X6/Y3/sp4_v_b_4;X6/Y0/X6.Y0.io_1.D_IN_0.->.X6.Y3.sp4_v_b_4;1;X6/Y3/local_g1_4;X6/Y3/X6.Y3.sp4_v_b_4.->.X6.Y3.local_g1_4;1;X6/Y0/io_1/D_IN_0;;1;X6/Y3/lutff_1/in_0_lut;X6/Y3/X6.Y3.lutff_1.in_2.->.X6.Y3.lutff_1.in_0_lut;1;X6/Y3/lutff_1/in_2;X6/Y3/X6.Y3.local_g1_4.->.X6.Y3.lutff_1.in_2;1",
            "src": "ibuffer.v:8"
          }
        },
        "fifo[5]": {
          "hide_name": 0,
          "bits": [ 539 ] ,
          "attributes": {
            "ROUTING": "X6/Y12/lutff_3/out;;1;X5/Y12/local_g2_3;X5/Y12/X6.Y12.lutff_3.out.->.X5.Y12.local_g2_3;1;X5/Y12/lutff_5/in_0_lut;X5/Y12/X5.Y12.lutff_5.in_0.->.X5.Y12.lutff_5.in_0_lut;1;X5/Y12/lutff_5/in_0;X5/Y12/X5.Y12.local_g2_3.->.X5.Y12.lutff_5.in_0;1",
            "src": "ibuffer.v:14"
          }
        },
        "fifo[4]": {
          "hide_name": 0,
          "bits": [ 535 ] ,
          "attributes": {
            "ROUTING": "X1/Y10/lutff_2/out;;1;X2/Y10/local_g0_2;X2/Y10/X1.Y10.lutff_2.out.->.X2.Y10.local_g0_2;1;X2/Y10/lutff_6/in_0_lut;X2/Y10/X2.Y10.lutff_6.in_0.->.X2.Y10.lutff_6.in_0_lut;1;X2/Y10/lutff_6/in_0;X2/Y10/X2.Y10.local_g0_2.->.X2.Y10.lutff_6.in_0;1",
            "src": "ibuffer.v:14"
          }
        },
        "irdata[3]": {
          "hide_name": 0,
          "bits": [ 533 ] ,
          "attributes": {
            "ROUTING": "X1/Y8/lutff_5/out;;1;X0/Y9/io_0/D_OUT_0;X0/Y9/X0.Y9.local_g1_5.->.X0.Y9.io_0.D_OUT_0;1;X0/Y9/local_g1_5;X0/Y9/X1.Y8.lutff_5.out.->.X0.Y9.local_g1_5;1",
            "src": "ibuffer.v:12"
          }
        },
        "rvalid$SB_IO_OUT": {
          "hide_name": 0,
          "bits": [ 608 ] ,
          "attributes": {
            "ROUTING": "X1/Y7/lutff_4/out;;1;X0/Y8/io_0/D_OUT_0;X0/Y8/X0.Y8.local_g0_4.->.X0.Y8.io_0.D_OUT_0;1;X0/Y8/local_g0_4;X0/Y8/X1.Y7.lutff_4.out.->.X0.Y8.local_g0_4;1",
            "src": "ibuffer.v:11"
          }
        },
        "irdata[2]": {
          "hide_name": 0,
          "bits": [ 529 ] ,
          "attributes": {
            "ROUTING": "X2/Y1/lutff_0/out;;1;X2/Y0/io_0/D_OUT_0;X2/Y0/X2.Y0.local_g0_0.->.X2.Y0.io_0.D_OUT_0;1;X2/Y0/local_g0_0;X2/Y0/X2.Y1.lutff_0.out.->.X2.Y0.local_g0_0;1",
            "src": "ibuffer.v:12"
          }
        },
        "ldata[5]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 628 ] ,
          "attributes": {
            "ROUTING": "X6/Y13/sp4_v_b_4;X6/Y13/X6.Y17.span4_vert_4.->.X6.Y13.sp4_v_b_4;1;X6/Y12/local_g1_1;X6/Y12/X6.Y13.sp4_v_b_4.->.X6.Y12.local_g1_1;1;X6/Y17/io_1/D_IN_0;;1;X6/Y12/lutff_3/in_0_lut;X6/Y12/X6.Y12.lutff_3.in_3.->.X6.Y12.lutff_3.in_0_lut;1;X6/Y17/span4_vert_4;X6/Y17/X6.Y17.io_1.D_IN_0.->.X6.Y17.span4_vert_4;1;X6/Y12/lutff_3/in_3;X6/Y12/X6.Y12.local_g1_1.->.X6.Y12.lutff_3.in_3;1",
            "src": "ibuffer.v:8"
          }
        },
        "irdata[7]": {
          "hide_name": 0,
          "bits": [ 549 ] ,
          "attributes": {
            "ROUTING": "X2/Y1/lutff_3/out;;1;X2/Y0/io_1/D_OUT_0;X2/Y0/X2.Y0.local_g0_3.->.X2.Y0.io_1.D_OUT_0;1;X2/Y0/local_g0_3;X2/Y0/X2.Y1.lutff_3.out.->.X2.Y0.local_g0_3;1",
            "src": "ibuffer.v:12"
          }
        },
        "ldata[5]": {
          "hide_name": 0,
          "bits": [ 561 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "full": {
          "hide_name": 0,
          "bits": [ 482 ] ,
          "attributes": {
            "ROUTING": "X1/Y7/lutff_4/in_1;X1/Y7/X1.Y7.local_g2_5.->.X1.Y7.lutff_4.in_1;1;X1/Y7/lutff_4/in_0_lut;X1/Y7/X1.Y7.lutff_4.in_1.->.X1.Y7.lutff_4.in_0_lut;1;X1/Y7/lutff_1/in_0;X1/Y7/X1.Y7.local_g2_5.->.X1.Y7.lutff_1.in_0;1;X1/Y7/lutff_1/in_0_lut;X1/Y7/X1.Y7.lutff_1.in_0.->.X1.Y7.lutff_1.in_0_lut;1;X2/Y7/lutff_2/in_2_lut;X2/Y7/X2.Y7.lutff_2.in_1.->.X2.Y7.lutff_2.in_2_lut;1;X1/Y7/local_g2_5;X1/Y7/X2.Y7.lutff_5.out.->.X1.Y7.local_g2_5;1;X2/Y7/lutff_6/in_0;X2/Y7/X2.Y7.local_g1_5.->.X2.Y7.lutff_6.in_0;1;X2/Y7/local_g1_5;X2/Y7/X2.Y7.lutff_5.out.->.X2.Y7.local_g1_5;1;X2/Y7/lutff_2/in_1;X2/Y7/X2.Y7.local_g0_5.->.X2.Y7.lutff_2.in_1;1;X2/Y7/lutff_6/in_0_lut;X2/Y7/X2.Y7.lutff_6.in_0.->.X2.Y7.lutff_6.in_0_lut;1;X2/Y7/lutff_5/out;;1;X2/Y7/local_g0_5;X2/Y7/X2.Y7.lutff_5.out.->.X2.Y7.local_g0_5;1;X2/Y7/lutff_0/in_0_lut;X2/Y7/X2.Y7.lutff_0.in_0.->.X2.Y7.lutff_0.in_0_lut;1;X2/Y7/lutff_0/in_0;X2/Y7/X2.Y7.local_g1_5.->.X2.Y7.lutff_0.in_0;1",
            "src": "ibuffer.v:15"
          }
        },
        "clk$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 598 ] ,
          "attributes": {
            "ROUTING": "X13/Y9/io_1/D_IN_0;;1;X12/Y9/sp4_h_r_4;X13/Y9/X13.Y9.io_1.D_IN_0.->.X12.Y9.sp4_h_r_4;1;X13/Y9/fabout;X13/Y9/X13.Y9.local_g1_4.->.X13.Y9.fabout;1;X13/Y9/local_g1_4;X13/Y9/X12.Y9.sp4_h_r_4.->.X13.Y9.local_g1_4;1",
            "src": "ibuffer.v:4"
          }
        },
        "fifo[0]": {
          "hide_name": 0,
          "bits": [ 519 ] ,
          "attributes": {
            "ROUTING": "X6/Y3/lutff_1/out;;1;X6/Y4/local_g0_1;X6/Y4/X6.Y3.lutff_1.out.->.X6.Y4.local_g0_1;1;X6/Y4/lutff_3/in_0_lut;X6/Y4/X6.Y4.lutff_3.in_0.->.X6.Y4.lutff_3.in_0_lut;1;X6/Y4/lutff_3/in_0;X6/Y4/X6.Y4.local_g0_1.->.X6.Y4.lutff_3.in_0;1",
            "src": "ibuffer.v:14"
          }
        },
        "$abc$543$n2": {
          "hide_name": 1,
          "bits": [ 494 ] ,
          "attributes": {
            "ROUTING": "X1/Y8/lutff_global/cen;X1/Y8/X1.Y8.local_g3_3.->.X1.Y8.lutff_global.cen;1;X4/Y7/local_g2_0;X4/Y7/X2.Y7.sp4_h_r_0.->.X4.Y7.local_g2_0;1;X4/Y7/lutff_2/in_2;X4/Y7/X4.Y7.local_g2_0.->.X4.Y7.lutff_2.in_2;1;X4/Y7/lutff_2/in_3_lut;X4/Y7/X4.Y7.lutff_2.in_2.->.X4.Y7.lutff_2.in_3_lut;1;X2/Y3/sp4_v_b_6;X2/Y3/X0.Y3.span4_horz_30.->.X2.Y3.sp4_v_b_6;1;X1/Y2/local_g3_3;X1/Y2/X2.Y3.sp4_v_b_6.->.X1.Y2.local_g3_3;1;X2/Y7/sp4_h_r_0;X2/Y7/X2.Y7.lutff_0.out.->.X2.Y7.sp4_h_r_0;1;X5/Y12/local_g2_2;X5/Y12/X6.Y12.sp4_v_b_10.->.X5.Y12.local_g2_2;1;X2/Y7/lutff_0/out;;1;X2/Y11/sp4_v_b_6;X2/Y7/X2.Y7.sp4_h_r_0.->.X2.Y11.sp4_v_b_6;1;X2/Y8/sp4_v_b_5;X2/Y7/X2.Y7.lutff_0.out.->.X2.Y8.sp4_v_b_5;1;X2/Y7/sp4_v_b_0;X2/Y7/X2.Y7.lutff_0.out.->.X2.Y7.sp4_v_b_0;1;X6/Y12/sp4_v_b_10;X6/Y8/X2.Y8.sp4_h_r_5.->.X6.Y12.sp4_v_b_10;1;X2/Y8/sp4_h_r_5;X2/Y8/X2.Y8.sp4_v_b_5.->.X2.Y8.sp4_h_r_5;1;X6/Y4/lutff_global/cen;X6/Y4/X6.Y4.local_g3_3.->.X6.Y4.lutff_global.cen;1;X4/Y6/local_g0_2;X4/Y6/X4.Y7.lutff_2.out.->.X4.Y6.local_g0_2;1;X1/Y2/lutff_global/cen;X1/Y2/X1.Y2.local_g3_3.->.X1.Y2.lutff_global.cen;1;X5/Y12/lutff_global/cen;X5/Y12/X5.Y12.local_g2_2.->.X5.Y12.lutff_global.cen;1;X6/Y4/local_g3_3;X6/Y4/X6.Y7.sp4_v_b_6.->.X6.Y4.local_g3_3;1;X6/Y7/sp4_v_b_6;X6/Y7/X2.Y7.sp4_h_r_0.->.X6.Y7.sp4_v_b_6;1;X1/Y8/local_g3_3;X1/Y8/X2.Y11.sp4_v_b_6.->.X1.Y8.local_g3_3;1;X2/Y10/lutff_global/cen;X2/Y10/X2.Y10.local_g1_3.->.X2.Y10.lutff_global.cen;1;X2/Y1/lutff_global/cen;X2/Y1/X2.Y1.local_g3_3.->.X2.Y1.lutff_global.cen;1;X4/Y7/lutff_2/out;X4/Y7/X4.Y7.lutff_2.in_3_lut.->.X4.Y7.lutff_2.out;1;X4/Y6/lutff_global/cen;X4/Y6/X4.Y6.local_g0_2.->.X4.Y6.lutff_global.cen;1;X0/Y3/span4_horz_30;X2/Y3/X2.Y7.sp4_v_b_0.->.X0.Y3.span4_horz_30;1;X2/Y1/local_g3_3;X2/Y1/X2.Y3.sp4_v_b_3.->.X2.Y1.local_g3_3;1;X2/Y10/local_g1_3;X2/Y10/X2.Y11.sp4_v_b_6.->.X2.Y10.local_g1_3;1;X2/Y3/sp4_v_b_3;X2/Y3/X2.Y7.sp4_v_b_0.->.X2.Y3.sp4_v_b_3;1"
          }
        },
        "fifo[3]": {
          "hide_name": 0,
          "bits": [ 531 ] ,
          "attributes": {
            "ROUTING": "X1/Y9/lutff_0/out;;1;X1/Y8/local_g1_0;X1/Y8/X1.Y9.lutff_0.out.->.X1.Y8.local_g1_0;1;X1/Y8/lutff_5/in_0_lut;X1/Y8/X1.Y8.lutff_5.in_2.->.X1.Y8.lutff_5.in_0_lut;1;X1/Y8/lutff_5/in_2;X1/Y8/X1.Y8.local_g1_0.->.X1.Y8.lutff_5.in_2;1",
            "src": "ibuffer.v:14"
          }
        },
        "ldata[6]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 630 ] ,
          "attributes": {
            "ROUTING": "X13/Y7/io_1/D_IN_0;;1;X4/Y7/local_g0_4;X4/Y7/X2.Y7.sp12_h_r_0.->.X4.Y7.local_g0_4;1;X4/Y7/lutff_5/in_0_lut;X4/Y7/X4.Y7.lutff_5.in_3.->.X4.Y7.lutff_5.in_0_lut;1;X2/Y7/sp12_h_r_0;X13/Y7/X13.Y7.io_1.D_IN_0.->.X2.Y7.sp12_h_r_0;1;X4/Y7/lutff_5/in_3;X4/Y7/X4.Y7.local_g0_4.->.X4.Y7.lutff_5.in_3;1",
            "src": "ibuffer.v:8"
          }
        },
        "ldata[0]": {
          "hide_name": 0,
          "bits": [ 551 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 472 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "$0\\full[0:0]": {
          "hide_name": 1,
          "bits": [ 500 ] ,
          "attributes": {
            "ROUTING": "X2/Y8/sp4_v_b_1;X2/Y7/X2.Y7.lutff_6.out.->.X2.Y8.sp4_v_b_1;1;X1/Y7/local_g2_4;X1/Y7/X2.Y8.sp4_v_b_1.->.X1.Y7.local_g2_4;1;X1/Y7/sp4_h_r_1;X2/Y7/X2.Y7.lutff_6.out.->.X1.Y7.sp4_h_r_1;1;X6/Y3/local_g3_3;X6/Y3/X7.Y4.sp4_v_b_6.->.X6.Y3.local_g3_3;1;X1/Y7/sp4_v_b_6;X1/Y7/X1.Y7.sp4_h_r_1.->.X1.Y7.sp4_v_b_6;1;X1/Y9/local_g2_2;X1/Y9/X0.Y9.span4_horz_23.->.X1.Y9.local_g2_2;1;X4/Y7/lutff_global/cen;X4/Y7/X4.Y7.local_g0_2.->.X4.Y7.lutff_global.cen;1;X3/Y8/sp4_v_b_0;X2/Y7/X2.Y7.lutff_6.out.->.X3.Y8.sp4_v_b_0;1;X1/Y1/local_g2_2;X1/Y1/X1.Y3.sp4_v_b_2.->.X1.Y1.local_g2_2;1;X3/Y4/sp4_h_r_0;X3/Y4/X3.Y8.sp4_v_b_0.->.X3.Y4.sp4_h_r_0;1;X1/Y3/lutff_global/cen;X1/Y3/X1.Y3.local_g0_2.->.X1.Y3.lutff_global.cen;1;X0/Y7/span4_horz_4;X2/Y7/X2.Y7.lutff_6.out.->.X0.Y7.span4_horz_4;1;X1/Y3/sp4_v_b_2;X1/Y3/X1.Y7.sp4_v_b_6.->.X1.Y3.sp4_v_b_2;1;X7/Y4/sp4_v_b_6;X7/Y4/X3.Y4.sp4_h_r_0.->.X7.Y4.sp4_v_b_6;1;X1/Y1/lutff_global/cen;X1/Y1/X1.Y1.local_g2_2.->.X1.Y1.lutff_global.cen;1;X2/Y2/local_g1_3;X2/Y2/X3.Y4.sp4_v_b_3.->.X2.Y2.local_g1_3;1;X6/Y12/local_g3_3;X6/Y12/X6.Y14.sp4_v_b_3.->.X6.Y12.local_g3_3;1;X6/Y12/lutff_global/cen;X6/Y12/X6.Y12.local_g3_3.->.X6.Y12.lutff_global.cen;1;X6/Y14/sp4_v_b_3;X6/Y10/X2.Y10.sp4_h_r_3.->.X6.Y14.sp4_v_b_3;1;X1/Y11/sp4_v_b_7;X1/Y7/X1.Y7.sp4_h_r_1.->.X1.Y11.sp4_v_b_7;1;X3/Y9/sp4_v_b_5;X2/Y7/X2.Y7.lutff_6.out.->.X3.Y9.sp4_v_b_5;1;X2/Y2/lutff_global/cen;X2/Y2/X2.Y2.local_g1_3.->.X2.Y2.lutff_global.cen;1;X2/Y10/sp4_v_b_9;X2/Y7/X2.Y7.lutff_6.out.->.X2.Y10.sp4_v_b_9;1;X3/Y4/sp4_v_b_3;X3/Y4/X3.Y8.sp4_v_b_0.->.X3.Y4.sp4_v_b_3;1;X1/Y10/lutff_global/cen;X1/Y10/X1.Y10.local_g0_2.->.X1.Y10.lutff_global.cen;1;X2/Y7/local_g3_6;X2/Y7/X2.Y7.lutff_6.out.->.X2.Y7.local_g3_6;1;X6/Y3/lutff_global/cen;X6/Y3/X6.Y3.local_g3_3.->.X6.Y3.lutff_global.cen;1;X2/Y7/lutff_6/out;;1;X1/Y3/local_g0_2;X1/Y3/X1.Y3.sp4_v_b_2.->.X1.Y3.local_g0_2;1;X1/Y9/lutff_global/cen;X1/Y9/X1.Y9.local_g2_2.->.X1.Y9.lutff_global.cen;1;X2/Y10/sp4_h_r_3;X2/Y10/X2.Y10.sp4_v_b_9.->.X2.Y10.sp4_h_r_3;1;X1/Y10/local_g0_2;X1/Y10/X1.Y11.sp4_v_b_7.->.X1.Y10.local_g0_2;1;X0/Y9/span4_horz_23;X3/Y9/X3.Y9.sp4_v_b_5.->.X0.Y9.span4_horz_23;1;X4/Y7/local_g0_2;X4/Y7/X4.Y7.sp4_v_b_10.->.X4.Y7.local_g0_2;1;X4/Y7/sp4_v_b_10;X4/Y7/X0.Y7.span4_horz_4.->.X4.Y7.sp4_v_b_10;1;X2/Y7/lutff_5/in_0_lut;X2/Y7/X2.Y7.lutff_5.in_0.->.X2.Y7.lutff_5.in_0_lut;1;X2/Y7/lutff_5/in_0;X2/Y7/X2.Y7.local_g3_6.->.X2.Y7.lutff_5.in_0;1;X1/Y7/lutff_global/s_r;X1/Y7/X1.Y7.local_g2_4.->.X1.Y7.lutff_global.s_r;1",
            "src": "ibuffer.v:30"
          }
        },
        "irdata[4]": {
          "hide_name": 0,
          "bits": [ 537 ] ,
          "attributes": {
            "ROUTING": "X2/Y10/lutff_6/out;;1;X0/Y10/io_1/D_OUT_0;X0/Y10/X0.Y10.local_g1_4.->.X0.Y10.io_1.D_OUT_0;1;X0/Y10/span4_horz_4;X2/Y10/X2.Y10.lutff_6.out.->.X0.Y10.span4_horz_4;1;X0/Y10/local_g1_4;X0/Y10/X0.Y10.span4_horz_4.->.X0.Y10.local_g1_4;1",
            "src": "ibuffer.v:12"
          }
        },
        "rrdy$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 606 ] ,
          "attributes": {
            "ROUTING": "X1/Y7/lutff_4/in_1_lut;X1/Y7/X1.Y7.lutff_4.in_3.->.X1.Y7.lutff_4.in_1_lut;1;X2/Y7/lutff_0/in_2;X2/Y7/X2.Y7.local_g1_1.->.X2.Y7.lutff_0.in_2;1;X1/Y7/lutff_4/in_3;X1/Y7/X1.Y7.local_g1_4.->.X1.Y7.lutff_4.in_3;1;X2/Y7/lutff_0/in_1_lut;X2/Y7/X2.Y7.lutff_0.in_2.->.X2.Y7.lutff_0.in_1_lut;1;X2/Y7/lutff_2/in_0;X2/Y7/X2.Y7.local_g1_1.->.X2.Y7.lutff_2.in_0;1;X2/Y7/lutff_2/in_0_lut;X2/Y7/X2.Y7.lutff_2.in_0.->.X2.Y7.lutff_2.in_0_lut;1;X1/Y7/local_g1_4;X1/Y7/X1.Y7.sp4_h_r_4.->.X1.Y7.local_g1_4;1;X2/Y7/local_g1_1;X2/Y7/X1.Y7.sp4_h_r_4.->.X2.Y7.local_g1_1;1;X13/Y7/io_0/D_IN_0;;1;X1/Y7/sp4_h_r_4;X5/Y7/X5.Y7.sp4_h_r_1.->.X1.Y7.sp4_h_r_4;1;X5/Y7/sp4_h_r_1;X9/Y7/X9.Y7.sp4_h_r_5.->.X5.Y7.sp4_h_r_1;1;X9/Y7/sp4_h_r_5;X13/Y7/X13.Y7.io_0.D_IN_0.->.X9.Y7.sp4_h_r_5;1",
            "src": "ibuffer.v:10"
          }
        },
        "fifo[2]": {
          "hide_name": 0,
          "bits": [ 527 ] ,
          "attributes": {
            "ROUTING": "X2/Y2/lutff_5/out;;1;X2/Y1/local_g1_5;X2/Y1/X2.Y2.lutff_5.out.->.X2.Y1.local_g1_5;1;X2/Y1/lutff_0/in_0_lut;X2/Y1/X2.Y1.lutff_0.in_2.->.X2.Y1.lutff_0.in_0_lut;1;X2/Y1/lutff_0/in_2;X2/Y1/X2.Y1.local_g1_5.->.X2.Y1.lutff_0.in_2;1",
            "src": "ibuffer.v:14"
          }
        },
        "ldata[1]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 620 ] ,
          "attributes": {
            "ROUTING": "X1/Y3/local_g1_0;X1/Y3/X0.Y3.io_0.D_IN_0.->.X1.Y3.local_g1_0;1;X1/Y3/lutff_7/in_0_lut;X1/Y3/X1.Y3.lutff_7.in_0.->.X1.Y3.lutff_7.in_0_lut;1;X0/Y3/io_0/D_IN_0;;1;X1/Y3/lutff_7/in_0;X1/Y3/X1.Y3.local_g1_0.->.X1.Y3.lutff_7.in_0;1",
            "src": "ibuffer.v:8"
          }
        },
        "irdata[5]": {
          "hide_name": 0,
          "bits": [ 541 ] ,
          "attributes": {
            "ROUTING": "X5/Y12/lutff_5/out;;1;X5/Y17/span12_vert_1;X5/Y12/X5.Y12.lutff_5.out.->.X5.Y17.span12_vert_1;1;X5/Y17/io_0/D_OUT_0;X5/Y17/X5.Y17.local_g1_1.->.X5.Y17.io_0.D_OUT_0;1;X5/Y17/local_g1_1;X5/Y17/X5.Y17.span12_vert_1.->.X5.Y17.local_g1_1;1",
            "src": "ibuffer.v:12"
          }
        },
        "$abc$543$n0": {
          "hide_name": 1,
          "bits": [ 487 ] ,
          "attributes": {
            "ROUTING": "X2/Y7/lutff_2/out;;1;X2/Y7/lutff_global/cen;X2/Y7/X2.Y7.local_g2_2.->.X2.Y7.lutff_global.cen;1;X2/Y7/local_g2_2;X2/Y7/X2.Y7.lutff_2.out.->.X2.Y7.local_g2_2;1"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 592 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "irdata[0]": {
          "hide_name": 0,
          "bits": [ 521 ] ,
          "attributes": {
            "ROUTING": "X6/Y4/lutff_3/out;;1;X6/Y4/sp4_h_r_6;X6/Y4/X6.Y4.lutff_3.out.->.X6.Y4.sp4_h_r_6;1;X10/Y4/sp4_h_r_6;X10/Y4/X6.Y4.sp4_h_r_6.->.X10.Y4.sp4_h_r_6;1;X13/Y4/io_0/D_OUT_0;X13/Y4/X13.Y4.local_g0_6.->.X13.Y4.io_0.D_OUT_0;1;X13/Y4/local_g0_6;X13/Y4/X10.Y4.sp4_h_r_6.->.X13.Y4.local_g0_6;1",
            "src": "ibuffer.v:12"
          }
        },
        "fifo[1]": {
          "hide_name": 0,
          "bits": [ 523 ] ,
          "attributes": {
            "ROUTING": "X1/Y3/lutff_7/out;;1;X1/Y2/local_g0_7;X1/Y2/X1.Y3.lutff_7.out.->.X1.Y2.local_g0_7;1;X1/Y2/lutff_7/in_0_lut;X1/Y2/X1.Y2.lutff_7.in_0.->.X1.Y2.lutff_7.in_0_lut;1;X1/Y2/lutff_7/in_0;X1/Y2/X1.Y2.local_g0_7.->.X1.Y2.lutff_7.in_0;1",
            "src": "ibuffer.v:14"
          }
        },
        "lvalid$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 604 ] ,
          "attributes": {
            "ROUTING": "X2/Y7/lutff_2/in_1_lut;X2/Y7/X2.Y7.lutff_2.in_2.->.X2.Y7.lutff_2.in_1_lut;1;X1/Y6/local_g0_2;X1/Y6/X0.Y6.io_1.D_IN_0.->.X1.Y6.local_g0_2;1;X2/Y7/lutff_6/in_2;X2/Y7/X2.Y7.local_g3_5.->.X2.Y7.lutff_6.in_2;1;X2/Y7/local_g3_5;X2/Y7/X1.Y6.lutff_5.out.->.X2.Y7.local_g3_5;1;X1/Y6/lutff_5/in_3_lut;X1/Y6/X1.Y6.lutff_5.in_3.->.X1.Y6.lutff_5.in_3_lut;1;X0/Y6/io_1/D_IN_0;;1;X1/Y6/lutff_5/out;X1/Y6/X1.Y6.lutff_5.in_3_lut.->.X1.Y6.lutff_5.out;1;X2/Y7/lutff_2/in_2;X2/Y7/X2.Y7.local_g3_5.->.X2.Y7.lutff_2.in_2;1;X2/Y7/lutff_6/in_1_lut;X2/Y7/X2.Y7.lutff_6.in_2.->.X2.Y7.lutff_6.in_1_lut;1;X1/Y6/lutff_5/in_3;X1/Y6/X1.Y6.local_g0_2.->.X1.Y6.lutff_5.in_3;1",
            "src": "ibuffer.v:6"
          }
        },
        "irdata[1]": {
          "hide_name": 0,
          "bits": [ 525 ] ,
          "attributes": {
            "ROUTING": "X1/Y2/lutff_7/out;;1;X0/Y2/io_1/D_OUT_0;X0/Y2/X0.Y2.local_g0_7.->.X0.Y2.io_1.D_OUT_0;1;X0/Y2/local_g0_7;X0/Y2/X1.Y2.lutff_7.out.->.X0.Y2.local_g0_7;1",
            "src": "ibuffer.v:12"
          }
        },
        "ldata[3]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 624 ] ,
          "attributes": {
            "ROUTING": "X0/Y9/io_1/D_IN_0;;1;X1/Y9/local_g1_2;X1/Y9/X0.Y9.io_1.D_IN_0.->.X1.Y9.local_g1_2;1;X1/Y9/lutff_0/in_0_lut;X1/Y9/X1.Y9.lutff_0.in_1.->.X1.Y9.lutff_0.in_0_lut;1;X1/Y9/lutff_0/in_1;X1/Y9/X1.Y9.local_g1_2.->.X1.Y9.lutff_0.in_1;1",
            "src": "ibuffer.v:8"
          }
        },
        "irdata[6]": {
          "hide_name": 0,
          "bits": [ 545 ] ,
          "attributes": {
            "ROUTING": "X4/Y6/lutff_1/out;;1;X4/Y7/sp12_v_b_1;X4/Y6/X4.Y6.lutff_1.out.->.X4.Y7.sp12_v_b_1;1;X4/Y0/io_1/D_OUT_0;X4/Y0/X4.Y0.local_g0_5.->.X4.Y0.io_1.D_OUT_0;1;X4/Y0/local_g0_5;X4/Y0/X4.Y7.sp12_v_b_1.->.X4.Y0.local_g0_5;1",
            "src": "ibuffer.v:12"
          }
        },
        "ldata[4]$SB_IO_IN": {
          "hide_name": 0,
          "bits": [ 626 ] ,
          "attributes": {
            "ROUTING": "X1/Y10/local_g1_0;X1/Y10/X0.Y10.io_0.D_IN_0.->.X1.Y10.local_g1_0;1;X1/Y10/lutff_2/in_0_lut;X1/Y10/X1.Y10.lutff_2.in_1.->.X1.Y10.lutff_2.in_0_lut;1;X0/Y10/io_0/D_IN_0;;1;X1/Y10/lutff_2/in_1;X1/Y10/X1.Y10.local_g1_0.->.X1.Y10.lutff_2.in_1;1",
            "src": "ibuffer.v:8"
          }
        },
        "fifo[7]": {
          "hide_name": 0,
          "bits": [ 547 ] ,
          "attributes": {
            "ROUTING": "X1/Y1/lutff_4/out;;1;X2/Y1/local_g1_4;X2/Y1/X1.Y1.lutff_4.out.->.X2.Y1.local_g1_4;1;X2/Y1/lutff_3/in_0_lut;X2/Y1/X2.Y1.lutff_3.in_0.->.X2.Y1.lutff_3.in_0_lut;1;X2/Y1/lutff_3/in_0;X2/Y1/X2.Y1.local_g1_4.->.X2.Y1.lutff_3.in_0;1",
            "src": "ibuffer.v:14"
          }
        }
      }
    }
  }
}
