#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Feb 20 21:06:08 2017
# Process ID: 12240
# Current directory: e:/mig_7series_0_ex
# Command line: vivado.exe -source e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: e:/mig_7series_0_ex/vivado.log
# Journal file: e:/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# set srcIpDir "e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0"
# create_project -name mig_7series_0_ex -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
# set_property part xc7a35tftg256-1 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set projDir [get_property DIRECTORY [current_project]]
# set importDir [file join $projDir imports]
# file mkdir $importDir
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir mig_7series_0.xci]] -name mig_7series_0
# reset_target {open_example} [get_ips mig_7series_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips mig_7series_0]] [get_ips mig_7series_0]
# add_files -scan_for_includes -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/example_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_afifo.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_cmd_prbs_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_data_prbs_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_init_mem_pattern_ctr.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_flow_vcontrol.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_memc_traffic_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_rd_data_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_read_data_path.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_read_posted_fifo.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_s7ven_data_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_prbs_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_tg_status.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_traffic_gen_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_vio_init_pattern_bram.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_write_data_path.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v4_0_wr_data_gen.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/mig_7series_v4_0_chk_win.v]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/par/example_top.xdc]]
# set_property PROCESSING_ORDER early [get_files [list [file join $importDir example_top.xdc]]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -copy_to $importDir -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/ddr3_model.sv]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/ddr3_model_parameters.vh]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/sim_tb_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/wiredly.v]]
# set_property FILE_TYPE SystemVerilog [get_files [list [file join $importDir ddr3_model.sv]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir ddr3_model.sv]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir ddr3_model_parameters.vh]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir sim_tb_top.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir wiredly.v]]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -copy_to $importDir -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/ies_run.sh]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/readme.txt]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/sim.do]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/vcs_run.sh]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/xsim_files.prj]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/xsim_options.tcl]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/xsim_run.bat]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir xsim_files.prj]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir xsim_options.tcl]]]
# if [file exists [file join ${srcIpDir} {mig_b.prj}]] {
#   import_files [file join ${srcIpDir} {mig_b.prj}]
# }
# set_property TOP [lindex [find_top] 0] [current_fileset]
# if {[catch {source [file join $srcIpDir example_design_post_process.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
Post Processing the example_design
## current_fileset
## current_project
## list CONFIG.C_NUM_PROBE_IN {16} CONFIG.C_NUM_PROBE_OUT {27}
## get_ips vio_twm_ddrx
## list CONFIG.C_DATA_DEPTH {1024}
## get_ips ila_ddr3_native
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_twm_ddrx'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_twm_ddrx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_twm_ddrx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_twm_ddrx'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_ddr3_native'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_ddr3_native'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_ddr3_native'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_ddr3_native'...
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/xsim/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/modelsim/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/questa/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/ies/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/vcs/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/riviera/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/activehdl/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr3_native/xsim/ila_ddr3_native.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr3_native/modelsim/ila_ddr3_native.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr3_native/questa/ila_ddr3_native.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr3_native/ies/ila_ddr3_native.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr3_native/vcs/ila_ddr3_native.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr3_native/riviera/ila_ddr3_native.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr3_native/activehdl/ila_ddr3_native.sh'
export_ip_user_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 933.762 ; gain = 0.000
# set dfile [file join $srcIpDir oepdone.txt]
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
[Mon Feb 20 21:08:25 2017] Launched vio_twm_ddrx_synth_1, ila_ddr3_native_synth_1...
Run output will be captured here:
vio_twm_ddrx_synth_1: e:/mig_7series_0_ex/mig_7series_0_ex.runs/vio_twm_ddrx_synth_1/runme.log
ila_ddr3_native_synth_1: e:/mig_7series_0_ex/mig_7series_0_ex.runs/ila_ddr3_native_synth_1/runme.log
[Mon Feb 20 21:08:25 2017] Launched synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: u_mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:35]
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1474 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1272 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 30 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 153 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1450.871 ; gain = 426.156
set_property IOSTANDARD LVCMOS33 [get_ports [list init_calib_complete]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
set_property target_constrs_file e:/mig_7series_0_ex/imports/example_top.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1903.199 ; gain = 0.000
[Mon Feb 20 21:18:36 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.199 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
[Mon Feb 20 21:26:24 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.199 ; gain = 0.000
generate_target all [get_files  e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1903.199 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs -jobs 2 mig_7series_0_synth_1
[Mon Feb 20 21:32:31 2017] Launched mig_7series_0_synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/mig_7series_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory e:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir e:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run mig_7series_0_synth_1
[Mon Feb 20 21:32:40 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:32:45 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:32:50 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:32:55 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:33:05 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:33:15 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:33:25 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:33:35 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:33:55 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:34:15 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:34:35 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:34:55 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 21:35:20 2017] mig_7series_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:41 . Memory (MB): peak = 1903.199 ; gain = 0.000
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: u_mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:35]
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1945.402 ; gain = 42.203
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Feb 20 21:36:12 2017] Launched synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: u_mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:35]
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1474 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1272 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 30 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 153 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1945.402 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
place_ports tg_compare_error B6
set_property IOSTANDARD LVCMOS33 [get_ports [list tg_compare_error]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Feb 20 21:40:06 2017] Launched synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: u_mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:35]
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1971.590 ; gain = 26.188
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1971.590 ; gain = 0.000
[Mon Feb 20 21:43:42 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1971.590 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1971.590 ; gain = 0.000
[Mon Feb 20 21:47:19 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1971.590 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 21:54:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 21:54:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 21:55:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 21:55:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 21:55:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 21:55:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 21:55:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 21:55:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 21:56:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 21:56:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 21:58:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 21:58:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 22:04:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 22:04:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 22:06:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 22:06:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 22:06:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 22:06:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 22:12:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 22:12:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Feb 20 22:21:56 2017] Launched synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
[Mon Feb 20 22:21:56 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library work [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:1]
[Mon Feb 20 22:27:05 2017] Launched synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Feb 20 22:28:20 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: u_mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:35]
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 2123.363 ; gain = 30.961
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2123.363 ; gain = 0.000
[Mon Feb 20 22:32:10 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.363 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 22:39:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 22:39:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2124.430 ; gain = 0.000
generate_target all [get_files  e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2124.430 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
reset_run mig_7series_0_synth_1
launch_runs -jobs 2 mig_7series_0_synth_1
[Mon Feb 20 22:45:46 2017] Launched mig_7series_0_synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/mig_7series_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory e:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir e:/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=e:/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run mig_7series_0_synth_1
[Mon Feb 20 22:46:03 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:46:08 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:46:13 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:46:18 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:46:28 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:46:38 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:46:48 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:46:58 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:47:18 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:47:38 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:47:58 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:48:18 2017] Waiting for mig_7series_0_synth_1 to finish...
[Mon Feb 20 22:48:28 2017] mig_7series_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2124.430 ; gain = 0.000
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: u_mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:35]
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2134.883 ; gain = 10.453
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Feb 20 22:49:24 2017] Launched synth_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
[Mon Feb 20 22:49:24 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [e:/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: u_mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:35]
Finished Parsing XDC File [e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1474 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1272 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 30 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 153 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.883 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2134.883 ; gain = 0.000
[Mon Feb 20 22:54:44 2017] Launched impl_1...
Run output will be captured here: e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2134.883 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {e:/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 23:03:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 23:03:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-20 23:03:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-20 23:03:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file e:/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
