{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "addsub_64_64",
    "component_reference": "xilinx.com:ip:c_addsub:12.0",
    "ip_revision": "15",
    "gen_directory": "../../../../autd3-fpga.gen/sources_1/ip/addsub_64_64",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "addsub_64_64", "resolve_type": "user", "usage": "all" } ],
        "Implementation": [ { "value": "Fabric", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "A_Type": [ { "value": "Signed", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "B_Type": [ { "value": "Signed", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "A_Width": [ { "value": "65", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "B_Width": [ { "value": "65", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Add_Mode": [ { "value": "Add_Subtract", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "Out_Width": [ { "value": "65", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Latency_Configuration": [ { "value": "Automatic", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "Latency": [ { "value": "6", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "B_Constant": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "B_Value": [ { "value": "00000000000000000000000000000000000000000000000000000000000000000", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "CE": [ { "value": "false", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_In": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_Out": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Borrow_Sense": [ { "value": "Active_Low", "resolve_type": "user", "usage": "all" } ],
        "SCLR": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "SSET": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "SINIT": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "SINIT_Value": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "Bypass": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Bypass_Sense": [ { "value": "Active_High", "resolve_type": "user", "usage": "all" } ],
        "Sync_Ctrl_Priority": [ { "value": "Reset_Overrides_Set", "resolve_type": "user", "usage": "all" } ],
        "Sync_CE_Priority": [ { "value": "Sync_Overrides_CE", "resolve_type": "user", "usage": "all" } ],
        "Bypass_CE_Priority": [ { "value": "CE_Overrides_Bypass", "resolve_type": "user", "usage": "all" } ],
        "AINIT_Value": [ { "value": "0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_VERBOSITY": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_XDEVICEFAMILY": [ { "value": "artix7", "resolve_type": "generated", "usage": "all" } ],
        "C_IMPLEMENTATION": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_A_WIDTH": [ { "value": "65", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_B_WIDTH": [ { "value": "65", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_OUT_WIDTH": [ { "value": "65", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_CE_OVERRIDES_SCLR": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_A_TYPE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_B_TYPE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_LATENCY": [ { "value": "6", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ADD_MODE": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_B_CONSTANT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_B_VALUE": [ { "value": "00000000000000000000000000000000000000000000000000000000000000000", "resolve_type": "generated", "usage": "all" } ],
        "C_AINIT_VAL": [ { "value": "0", "resolve_type": "generated", "usage": "all" } ],
        "C_SINIT_VAL": [ { "value": "0", "resolve_type": "generated", "usage": "all" } ],
        "C_CE_OVERRIDES_BYPASS": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_BYPASS_LOW": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SCLR_OVERRIDES_SSET": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_C_IN": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_C_OUT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_BORROW_LOW": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_CE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_BYPASS": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_SCLR": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_SSET": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_SINIT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a200t" } ],
        "PACKAGE": [ { "value": "fbg676" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VERILOG" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "15" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../autd3-fpga.gen/sources_1/ip/addsub_64_64" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "A": [ { "direction": "in", "size_left": "64", "size_right": "0", "driver_value": "0" } ],
        "B": [ { "direction": "in", "size_left": "64", "size_right": "0", "driver_value": "0" } ],
        "CLK": [ { "direction": "in", "driver_value": "0x0" } ],
        "ADD": [ { "direction": "in", "driver_value": "0x1" } ],
        "S": [ { "direction": "out", "size_left": "64", "size_right": "0", "driver_value": "0" } ]
      },
      "interfaces": {
        "a_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "A" } ]
          }
        },
        "clk_intf": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "SCLR", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_CLKEN": [ { "value": "CE", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "163840000", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "CLK" } ]
          }
        },
        "sclr_intf": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "ce_intf": {
          "vlnv": "xilinx.com:signal:clockenable:1.0",
          "abstraction_type": "xilinx.com:signal:clockenable_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ]
          }
        },
        "b_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "B" } ]
          }
        },
        "add_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "ADD" } ]
          }
        },
        "c_in_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "bypass_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "sset_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "sinit_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "c_out_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "s_intf": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "S" } ]
          }
        }
      }
    }
  }
}