--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/modules/ddrwam/ddrwam.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    1.154(R)|   -0.605(R)|clock_27mhz_BUFGP |   0.000|
button1     |    0.790(R)|   -0.241(R)|clock_27mhz_BUFGP |   0.000|
button2     |    0.885(R)|   -0.336(R)|clock_27mhz_BUFGP |   0.000|
button3     |   -0.415(R)|    0.687(R)|clock_27mhz_BUFGP |   0.000|
button_down |    1.270(R)|   -0.721(R)|clock_27mhz_BUFGP |   0.000|
button_enter|   -0.630(R)|    0.902(R)|clock_27mhz_BUFGP |   0.000|
button_left |    0.865(R)|   -0.316(R)|clock_27mhz_BUFGP |   0.000|
button_right|    1.409(R)|   -0.860(R)|clock_27mhz_BUFGP |   0.000|
button_up   |    1.289(R)|   -0.740(R)|clock_27mhz_BUFGP |   0.000|
switch<7>   |    0.236(R)|    0.036(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
disp_clock  |   10.187(R)|clock_27mhz_BUFGP |   0.000|
led<7>      |   10.088(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    6.235|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
button0        |led<0>         |   11.020|
button1        |led<2>         |   10.328|
button2        |led<5>         |    9.085|
button_down    |led<1>         |   10.088|
button_left    |led<4>         |    9.933|
button_right   |led<3>         |    9.979|
button_up      |led<6>         |    9.006|
---------------+---------------+---------+


Analysis completed Fri Nov 17 10:44:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



