
---------- Begin Simulation Statistics ----------
simSeconds                                   0.013463                       # Number of seconds simulated (Second)
simTicks                                  13463099000                       # Number of ticks simulated (Tick)
finalTick                                375083554157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    120.11                       # Real time elapsed on the host (Second)
hostTickRate                                112092486                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   53333348                       # Number of bytes of host memory used (Byte)
simInsts                                     10000031                       # Number of instructions simulated (Count)
simOps                                       10502475                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    83259                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      87443                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               20                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.000000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.000000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                   20                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     20                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.000000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.000000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                14                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                4                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu           16     80.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            4     20.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           20                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl            7                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl            7                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl            7                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data              1                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data      5477372                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5477373                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data             1                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      5477372                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5477373                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            3                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      1336481                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1336484                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            3                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      1336481                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1336484                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data  53328686923                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  53328686923                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data  53328686923                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  53328686923                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            4                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      6813853                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6813857                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            4                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      6813853                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6813857                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.750000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.196142                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.196142                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.750000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.196142                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.196142                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 39902.315800                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 39902.226232                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 39902.315800                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 39902.226232                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     18078704                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2180                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       859141                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           75                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      21.042767                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    29.066667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        81464                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             81464                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data       294942                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        294942                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data       294942                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       294942                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      1041539                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1041539                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      1041539                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1041539                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  41945853665                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  41945853665                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  41945853665                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  41945853665                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.152856                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.152856                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.152856                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.152856                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 40272.955372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40272.955372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 40272.955372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40272.955372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1037446                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data            1                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      5213690                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5213691                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            3                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      1262963                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1262966                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  52438295500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  52438295500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data            4                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      6476653                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6476657                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.750000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.195002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.195003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 41520.056803                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41519.958178                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       252455                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       252455                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      1010508                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1010508                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  41549778500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  41549778500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.156023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.156023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 41117.713566                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 41117.713566                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data       263682                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         263682                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data        73518                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        73518                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data    890391423                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    890391423                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data       337200                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       337200                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.218025                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.218025                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 12111.203012                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 12111.203012                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data        42487                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        42487                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        31031                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        31031                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data    396075165                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    396075165                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.092026                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.092026                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 12763.854371                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 12763.854371                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          4066.600696                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6437289                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1037446                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.204939                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        375070091062000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.045197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  4066.555499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.992811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.992822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          664                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         3311                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           14669256                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          14669256                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           20                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              4                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses           14                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads            19                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites            8                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs                 4                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                    20                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      20                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    1                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches                  7                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.350000                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst             18                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      5714965                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5714983                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst            18                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      5714965                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5714983                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          128                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             130                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          128                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            130                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst      9444500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9444500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst      9444500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9444500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst           20                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      5715093                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5715113                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst           20                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      5715093                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5715113                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.100000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000022                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000023                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.100000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000022                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000023                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 73785.156250                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        72650                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 73785.156250                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        72650                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          177                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      88.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::switch_cpus.inst           50                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            50                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst           50                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           50                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst           78                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst      6878500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      6878500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst      6878500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      6878500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 88185.897436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 88185.897436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 88185.897436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 88185.897436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst           18                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      5714965                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5714983                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          128                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           130                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst      9444500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9444500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst           20                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      5715093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5715113                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.100000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000022                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000023                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 73785.156250                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        72650                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst           50                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           50                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst           78                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst      6878500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      6878500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 88185.897436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 88185.897436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            79.572532                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        375070091059000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     1.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst    77.572532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.018939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.019427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           80                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.019531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           11430306                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          11430306                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 375070091068500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  13463089000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.data         627911                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    627911                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.data        627911                       # number of overall hits (Count)
system.l2.overallHits::total                   627911                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                    3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst           78                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       413628                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  413711                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                   3                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst           78                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       413628                       # number of overall misses (Count)
system.l2.overallMisses::total                 413711                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst      6761500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  33572398000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        33579159500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst      6761500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  33572398000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       33579159500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                  3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst           78                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data      1041539                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1041622                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data                 3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst           78                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      1041539                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1041622                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.397132                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.397180                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.397132                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.397180                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 86685.897436                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 81165.680273                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81165.740094                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 86685.897436                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 81165.680273                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81165.740094                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  809                       # number of writebacks (Count)
system.l2.writebacks::total                       809                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       413628                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              413706                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst           78                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       413628                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             413706                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst      5981500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  29436118000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    29442099500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst      5981500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  29436118000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   29442099500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.397132                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.397175                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.397132                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.397175                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 76685.897436                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71165.680273                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71166.721053                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 76685.897436                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71165.680273                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71166.721053                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         348175                       # number of replacements (Count)
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst           78                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               80                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst      6761500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      6761500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus.inst           78                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             80                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 86685.897436                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84518.750000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst           78                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           78                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst      5981500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      5981500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.975000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 76685.897436                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76685.897436                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data        30813                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 30813                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data          218                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 218                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data     20518500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       20518500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        31031                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             31031                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.007025                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.007025                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 94121.559633                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94121.559633                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data          218                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             218                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data     18338500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     18338500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.007025                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.007025                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 84121.559633                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84121.559633                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data       597098                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            597098                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       413410                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          413413                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  33551879500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  33551879500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus.data      1010508                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1010511                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.409111                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.409113                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 81158.848359                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81158.259416                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       413410                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       413410                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  29417779500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  29417779500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.409111                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.409110                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 71158.848359                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71158.848359                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks        81464                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            81464                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        81464                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        81464                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 60454.604701                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       964689                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     348175                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.770702                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                375070091059000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         0.286899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         2.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    11.252611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 60440.065193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.922242                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.922464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          65536                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   93                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3248                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27122                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                28208                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 6865                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   17046255                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  17046255                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       807.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples        78.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    413579.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003211029750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           49                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              815421                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                743                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      413706                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        809                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    413706                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      809                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                413706                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  809                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  152501                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  149905                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   86898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   24343                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    8406.142857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean   6338.096938                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  11014.704458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095           13     26.53%     26.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-8191           17     34.69%     61.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-12287           14     28.57%     89.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-16383            4      8.16%     97.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::77824-81919            1      2.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.081633                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.077105                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.399830                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               47     95.92%     95.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      4.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                26477184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                51776                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1966648540.57747054                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3845771.31907000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   13455880000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      32461.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst         4992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     26469056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        50432                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 370791.301467812154                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 1966044816.278926610947                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3745942.891751743387                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst           78                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       413628                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          809                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst      2767750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  12378471000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 275454419250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     35483.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     29926.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 340487539.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst         4992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     26472192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       26477504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         5120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        51776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        51776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst           78                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       413628                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          413711                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          809                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            809                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           9507                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data          14261                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst       370791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data   1966277749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1966672309                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         9507                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       370791                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        380299                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3845771                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3845771                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3845771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          9507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data         14261                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       370791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data   1966277749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1970518081                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               413657                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 788                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        25637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        25630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        26281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        25812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        26413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        25585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        26023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        25856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        25819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        26162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        25236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        26390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        25126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        25863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        25642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        26182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4625170000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2068285000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        12381238750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11181.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29931.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              332210                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                149                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           18.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        82086                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   323.130375                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   144.707343                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   408.073309                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        54012     65.80%     65.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3696      4.50%     70.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1144      1.39%     71.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          976      1.19%     72.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          885      1.08%     73.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          840      1.02%     74.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          843      1.03%     76.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          826      1.01%     77.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18864     22.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        82086                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          26474048                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          50432                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1966.415608                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                3.745943                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               15.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       294118020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       156327435                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1479672180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       2134980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1062712560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5157179310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    826913280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    8979057765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   666.938404                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2098519000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    449540000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10915030000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       291976020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       155188935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1473838800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1978380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1062712560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5150554200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    832416000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    8968664895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   666.166452                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2114222250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    449540000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10899326750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              413493                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           809                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            347285                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                218                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               218                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         413493                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1175516                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1175516                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     26529280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 26529280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             413711                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   413711    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               413711                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           901658500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2178049250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         761805                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       348094                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                 26926178                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       2.692615                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.371386                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                43618889                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.instsIssued               62958090                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued        2910618                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     33116394                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     33061584                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.numIssuedDist::samples     26921881                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.338547                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.386523                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          11242058     41.76%     41.76% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           1822510      6.77%     48.53% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2           1400361      5.20%     53.73% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3            643333      2.39%     56.12% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           7195591     26.73%     82.85% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           2142643      7.96%     90.81% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           1346231      5.00%     95.81% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            564529      2.10%     97.90% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            310376      1.15%     99.06% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9            145308      0.54%     99.60% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10           108940      0.40%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11                1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           11                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      26921881                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          104095      1.12%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%      1.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        9113093     98.27%     99.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         55985      0.60%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     18229853     28.96%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult          424      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     28.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     44158744     70.14%     99.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite       569069      0.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     62958090                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.338174                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                     9273173                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.147291                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        165021850                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        76779368                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     23918252                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            72231263                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts            902680                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                      54                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                    4297                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads     13332106                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores       863618                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       342600                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       243460                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups     13687954                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups       507770                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads      1941102                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites       617204                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits          586060                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions     13687954                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return        12585      0.09%      0.09% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect         7132      0.05%      0.14% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect            0      0.00%      0.14% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond     13716804     95.46%     95.60% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond       632217      4.40%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total     14368738                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return         7461      0.06%      0.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect         2008      0.02%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect            0      0.00%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond     11171815     96.17%     96.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond       435752      3.75%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total     11617036                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond       282719     99.98%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond           58      0.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total       282780                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return         5124      0.19%      0.19% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect         5124      0.19%      0.37% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect            0      0.00%      0.37% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond      2544966     92.49%     92.86% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond       196460      7.14%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total      2751674                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return            1      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond       234398     99.99%     99.99% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond           15      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total       234414                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget     10436917     72.64%     72.64% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB      3919239     27.28%     99.91% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS        12582      0.09%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total     14368738                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch       169958     60.10%     60.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return       112822     39.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total       282780                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted     13716804                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken      3285689                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect       282780                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss           91                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted       169958                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted       112822                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups     14368738                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       169957                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits        13990617                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.973684                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted          191                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return        12585      0.09%      0.09% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect         7132      0.05%      0.14% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect            0      0.00%      0.14% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond     13716804     95.46%     95.60% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond       632217      4.40%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total     14368738                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return        12585      3.33%      3.33% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect            2      0.00%      3.33% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect            0      0.00%      3.33% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond       365428     96.64%     99.97% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond          106      0.03%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total       378121                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect            2      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond       169897     99.96%     99.97% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond           58      0.03%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total       169957                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect            2      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond       169897     99.96%     99.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond           58      0.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total       169957                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes        14593                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops          14593                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes         9469                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used           5124                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct         5123                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect            1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts     33116998                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts       282720                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     23606139                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.444904                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.751775                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     20418678     86.50%     86.50% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      1555105      6.59%     93.09% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2       615193      2.61%     95.69% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3       217225      0.92%     96.61% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       160223      0.68%     97.29% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5        49210      0.21%     97.50% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6        56043      0.24%     97.74% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7        23749      0.10%     97.84% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8        66254      0.28%     98.12% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9        29025      0.12%     98.24% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10        33792      0.14%     98.38% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11        33035      0.14%     98.52% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12       348607      1.48%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     23606139                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls          5124                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu      6970574     66.37%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult          158      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     66.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      3194523     30.42%     96.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite       337200      3.21%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     10502455                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       348607                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts     10000011                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps       10502455                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP     10000011                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP     10502455                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          2.692615                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.371386                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs      3531723                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts      8164313                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts      3194523                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts       337200                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu      6970574     66.37%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult          158      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     66.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead      3194523     30.42%     96.79% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite       337200      3.21%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total     10502455                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl      2751679                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl      2746555                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl         5124                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl      2544971                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl       206708                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall         5124                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn         5124                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles          3977660                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      15884157                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles           6207833                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        526305                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         325925                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      3541738                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred            66                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       48001151                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts           189                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts     62055408                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches      5935183                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts     43599639                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts       540018                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     2.304650                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads     14948337                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites     14577453                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads     60793447                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites     13887790                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs     44139657                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads      1549984                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches      3931821                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              20728241                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          651970                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles          116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines           5715094                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        109101                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     26921881                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.986186                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.718609                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         17969761     66.75%     66.75% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           924646      3.43%     70.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          2174009      8.08%     78.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           135503      0.50%     78.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          1616347      6.00%     84.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           299702      1.11%     85.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           232521      0.86%     86.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           249548      0.93%     87.67% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8           557201      2.07%     89.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9           188159      0.70%     90.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10          147985      0.55%     90.99% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11           62036      0.23%     91.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12         2364463      8.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     26921881                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts      50844303                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     1.888285                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches     14368738                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.533635                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles      5867516                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            325925                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles           10399815                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles            43719                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       43618889                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       108249                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         13332106                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts          863618                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents             10249                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents            22007                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        44885                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       133914                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       207841                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations        43832                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts       341755                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         24187709                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        23918252                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          16466457                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          35254284                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.888290                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.467077                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads               97059                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        10137572                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         1571                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        44885                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         526414                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads           58                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache         852916                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      3194520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean    128.677911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev   349.963872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        2072130     64.87%     64.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        68729      2.15%     67.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29       186759      5.85%     72.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39        78407      2.45%     75.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49        38913      1.22%     76.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59        53036      1.66%     78.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69        18571      0.58%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79        30403      0.95%     79.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        17828      0.56%     80.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        16365      0.51%     80.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109        19282      0.60%     81.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        13035      0.41%     81.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129        14500      0.45%     82.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        11953      0.37%     82.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149        23967      0.75%     83.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159        16724      0.52%     83.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        19555      0.61%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179        19891      0.62%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189        12158      0.38%     85.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199        13968      0.44%     85.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209        15440      0.48%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219         9436      0.30%     86.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        12047      0.38%     87.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239         6709      0.21%     87.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249         7600      0.24%     87.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259         7157      0.22%     87.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269         5791      0.18%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279         6741      0.21%     88.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289         5824      0.18%     88.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299         6330      0.20%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows       365271     11.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         6659                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      3194520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  13463099000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         325925                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles          4261089                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        12362140                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           6339509                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       3633137                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       46404947                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents         28279                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents        1756510                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents        2339341                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents            152                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands     62942206                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups            76320830                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         44977706                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.committedMaps      13877822                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         49064315                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           3150473                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 66876985                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                90565267                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads         11734113                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores          639485                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts         10000011                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           10502455                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            1010591                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        82273                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1303348                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             31031                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            31031                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             80                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1010511                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          160                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3120530                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3120690                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     71872384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                71877504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          348175                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     51776                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1389797                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000058                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.007634                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1389716     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      81      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1389797                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 375083554157500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1120995500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            117000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1562308500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2079068                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1037446                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              81                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           81                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.146856                       # Number of seconds simulated (Second)
simTicks                                 146855639000                       # Number of ticks simulated (Tick)
finalTick                                375230409796500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1001.02                       # Real time elapsed on the host (Second)
hostTickRate                                146706224                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   53333348                       # Number of bytes of host memory used (Byte)
simInsts                                    110000020                       # Number of instructions simulated (Count)
simOps                                      115808855                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   109888                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     115691                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus.data     47462193                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          47462193                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     47462193                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         47462193                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data     15050960                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        15050960                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data     15050960                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       15050960                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 609197395430                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 609197395430                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 609197395430                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 609197395430                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     62513153                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      62513153                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     62513153                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     62513153                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.240765                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.240765                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.240765                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.240765                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 40475.650419                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 40475.650419                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 40475.650419                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 40475.650419                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    214430444                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        28027                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     10464546                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          877                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.491137                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    31.957811                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1230979                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1230979                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      2918899                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2918899                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      2918899                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2918899                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data     12132061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     12132061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data     12132061                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     12132061                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 489236788330                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 489236788330                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 489236788330                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 489236788330                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.194072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.194072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.194072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.194072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 40325.942009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40325.942009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 40325.942009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40325.942009                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               12132057                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     45418377                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        45418377                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data     14498122                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      14498122                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 602471504000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 602471504000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     59916499                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     59916499                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.241972                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.241972                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 41555.141004                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41555.141004                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      2596760                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2596760                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data     11901362                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     11901362                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 486238625000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 486238625000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.198632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.198632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 40855.712565                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 40855.712565                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data      2043816                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2043816                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data       552838                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       552838                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   6725891430                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6725891430                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      2596654                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2596654                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.212904                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.212904                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 12166.116349                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 12166.116349                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data       322139                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       322139                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       230699                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       230699                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   2998163330                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2998163330                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.088845                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.088845                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 12995.996212                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 12995.996212                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 4096                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             59675876                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           12136153                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.917199                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data         4096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          797                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         3223                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          137158363                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         137158363                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus.inst     54089260                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          54089260                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     54089260                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         54089260                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst            8                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               8                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst            8                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              8                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst       716500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       716500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst       716500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       716500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     54089268                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      54089268                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     54089268                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     54089268                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 89562.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 89562.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 89562.500000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 89562.500000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::switch_cpus.inst            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst            8                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            8                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst       708500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       708500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst       708500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       708500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 88562.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 88562.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 88562.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 88562.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     54089260                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        54089260                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst            8                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             8                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst       716500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       716500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     54089268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     54089268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 89562.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 89562.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst            8                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            8                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst       708500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       708500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 88562.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 88562.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            82.258211                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             59804331                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 88                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           679594.670455                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst    80.258211                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.019594                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.020083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           88                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          108178544                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         108178544                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.data        7243092                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   7243092                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.data       7243092                       # number of overall hits (Count)
system.l2.overallHits::total                  7243092                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst            8                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data      4888969                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4888977                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst            8                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data      4888969                       # number of overall misses (Count)
system.l2.overallMisses::total                4888977                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst       696500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data 392412403000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       392413099500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst       696500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data 392412403000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      392413099500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst            8                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data     12132061                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              12132069                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst            8                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data     12132061                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             12132069                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.402979                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.402980                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.402979                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.402980                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 87062.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 80264.858092                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80264.869215                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 87062.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 80264.858092                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80264.869215                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                31380                       # number of writebacks (Count)
system.l2.writebacks::total                     31380                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst            8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data      4888969                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4888977                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst            8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data      4888969                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4888977                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst       616500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data 343522723000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   343523339500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst       616500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data 343522723000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  343523339500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.402979                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.402980                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.402979                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.402980                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 77062.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 70264.860137                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70264.871260                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 77062.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 70264.860137                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70264.871260                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4888987                       # number of replacements (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst            8                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                8                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst       696500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       696500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              8                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 87062.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87062.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst       616500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       616500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 77062.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77062.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data       228362                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                228362                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data         2340                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2340                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data    209124000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      209124000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data       230702                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            230702                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.010143                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.010143                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 89369.230769                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 89369.230769                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data         2340                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2340                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data    185724000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    185724000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.010143                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.010143                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 79369.230769                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79369.230769                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data      7014730                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           7014730                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data      4886629                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         4886629                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data 392203279000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 392203279000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data     11901359                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      11901359                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.410594                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.410594                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 80260.498393                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80260.498393                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data      4886629                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      4886629                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 343336999000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 343336999000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.410594                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.410594                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 70260.500439                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70260.500439                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      1230979                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1230979                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1230979                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1230979                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        65536                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     25378504                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4954523                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.122290                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.970313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         0.896910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst     0.073492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 65534.059286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.999970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          65536                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  360                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3431                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                31211                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                24327                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 6207                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  199001995                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 199001995                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     31380.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   4887252.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004840916250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1955                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1955                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             9681687                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              29470                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4888977                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      31380                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4888977                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    31380                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1717                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               4888977                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                31380                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1825199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1786743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1006087                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  269231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1975                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1983                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1955                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    2500.344246                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    950.692025                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2804.438038                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023          869     44.45%     44.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047          203     10.38%     54.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071          201     10.28%     65.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095          194      9.92%     75.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119          183      9.36%     84.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143          109      5.58%     89.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           69      3.53%     93.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           37      1.89%     95.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           33      1.69%     97.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           21      1.07%     98.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           11      0.56%     98.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287            7      0.36%     99.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311            7      0.36%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335            3      0.15%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359            3      0.15%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383            2      0.10%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407            2      0.10%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1955                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1955                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.052174                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.049363                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.312384                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1896     96.98%     96.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               20      1.02%     98.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               35      1.79%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1955                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  109888                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               312894528                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2008320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2130626580.84242845                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              13675470.77984523                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  146862765000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      29847.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data    312784128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2008448                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3486.417024817140                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 2129874822.171452283859                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 13676342.384101435542                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      4888969                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        31380                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst       287500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 141934884750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3604201169250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     35937.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     29031.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 114856633.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data    312893952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      312894464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2008320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2008320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      4888968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4888976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        31380                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          31380                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst         3486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data   2130622659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2130626145                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst         3486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          3486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     13675471                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         13675471                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     13675471                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst         3486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data   2130622659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2144301616                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4887260                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               31382                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       303792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       302960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       307617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       304146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       309188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       302110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       306078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       304966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       304362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       309269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       301011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       312056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       301581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       306256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       302793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       309075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             50299047250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           24436300000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       141935172250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10291.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29041.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             4032683                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              11250                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           35.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       874693                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   359.888043                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   161.391414                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   424.820084                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       540830     61.83%     61.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        38150      4.36%     66.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        13267      1.52%     67.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        11335      1.30%     69.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        10288      1.18%     70.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         9781      1.12%     71.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         9572      1.09%     72.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         9453      1.08%     73.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       232017     26.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       874693                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         312784640                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2008448                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2129.878309                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               13.676342                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3103358160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1649443620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    17427718980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      82580400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11592110400.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  59621244180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   6185202240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   99661657980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   678.636916                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15481616250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4903600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 126470422750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      3142064100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1670016315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    17467317420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      81233640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11592110400.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  59650468080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   6160592640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   99763802595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   679.332461                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15421521000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4903600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 126530518000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             4886636                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         31380                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           4857587                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2340                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2340                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        4886637                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     14666920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                14666920                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    314902784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                314902784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4888977                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4888977    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4888977                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         11538971000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        25684863750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9777944                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4888967                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                293711278                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       2.937113                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.340470                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               408020718                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.instsIssued              711241993                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued       29441040                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined    302713815                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined    304103921                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.numIssuedDist::samples    293711245                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.421569                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.360297                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0         119496150     40.68%     40.68% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          16628320      5.66%     46.35% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          12408252      4.22%     50.57% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           5324289      1.81%     52.38% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          90600016     30.85%     83.23% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5          23819598      8.11%     91.34% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6          14686916      5.00%     96.34% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           5351419      1.82%     98.16% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           2941437      1.00%     99.16% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9           1335199      0.45%     99.62% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10          1119607      0.38%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11               42      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           11                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     293711245                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          975098      0.83%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead      116304102     98.79%     99.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        449072      0.38%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    172178653     24.21%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         3365      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     24.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    534989860     75.22%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      4070115      0.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    711241993                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.421569                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                   117728272                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.165525                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads       1863364541                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       711023816                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    225185425                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           828970265                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts           6905717                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                      33                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads    124591633                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      6125226                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads      2171807                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores      1688034                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups    127002304                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups      3714555                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads     12977825                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites      4178643                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits         3859910                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions    127002304                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return        91402      0.07%      0.07% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect        55907      0.04%      0.11% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect            0      0.00%      0.11% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond    127900943     96.62%     96.73% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond      4329481      3.27%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total    132377733                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return        52328      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect        16834      0.02%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect            0      0.00%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond    101536054     97.17%     97.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond      2891879      2.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total    104497095                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond      2171992    100.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond            1      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total      2171994                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return        39074      0.14%      0.14% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect        39073      0.14%      0.28% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect            0      0.00%      0.28% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond     26364741     94.56%     94.84% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond      1437607      5.16%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total     27880495                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond      1806207    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total      1806207                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget     98105080     74.11%     74.11% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB     34181251     25.82%     99.93% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS        91402      0.07%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total    132377733                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch      1311952     60.40%     60.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return       860042     39.60%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total      2171994                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted    127900943                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken     29835685                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect      2171994                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss            2                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted      1311952                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted       860042                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups    132377733                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates      1311952                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits       130066428                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.982540                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted            8                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return        91402      0.07%      0.07% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect        55907      0.04%      0.11% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect            0      0.00%      0.11% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond    127900943     96.62%     96.73% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond      4329481      3.27%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total    132377733                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return        91402      3.95%      3.95% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect           14      0.00%      3.96% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect            0      0.00%      3.96% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond      2219876     96.04%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond           13      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      2311305                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect            1      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond      1311950    100.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond            1      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total      1311952                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect            1      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond      1311950    100.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond            1      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total      1311952                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes       108235                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops         108236                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes        69162                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used          39074                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct        39074                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts    302719916                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts      2171992                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    263742170                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.399278                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.718189                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0    233941965     88.70%     88.70% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     14015838      5.31%     94.02% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      5874892      2.23%     96.24% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      1857431      0.70%     96.95% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      1503784      0.57%     97.52% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       421633      0.16%     97.68% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       431462      0.16%     97.84% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       169012      0.06%     97.90% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       634924      0.24%     98.15% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9       270297      0.10%     98.25% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10       268429      0.10%     98.35% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11       353083      0.13%     98.48% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12      3999420      1.52%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    263742170                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls         39073                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     70867181     67.30%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         1920      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     67.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     31840625     30.24%     97.53% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      2596654      2.47%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    105306380                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      3999420                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts     99999989                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps      105306380                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP     99999989                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP    105306380                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          2.937113                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.340470                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs     34437279                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts     82102129                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts     31840625                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts      2596654                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu     70867181     67.30%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult         1920      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead     31840625     30.24%     97.53% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite      2596654      2.47%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total    105306380                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl     27880490                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl     27841416                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl        39074                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl     26364736                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl      1515754                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall        39073                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn        39074                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles         35750942                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles     193866213                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          56219635                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       5418579                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles        2455876                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     30771600                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred             4                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      440624427                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts            24                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts    704336274                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches     56129947                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts    530473505                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts      3886807                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     2.398057                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads    143020374                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites    140420841                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads    691322741                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites    132141893                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs    534360312                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads     13407584                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches     34272653                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             236052553                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         4911756                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines          54089268                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        810831                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    293711245                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.670609                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.503885                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0        210108543     71.54%     71.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1          9258690      3.15%     74.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2         21923276      7.46%     82.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3          1140482      0.39%     82.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4         15202814      5.18%     87.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          2142610      0.73%     88.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          2303892      0.78%     89.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          1804086      0.61%     89.84% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          3741998      1.27%     91.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9          1419703      0.48%     91.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10         1020485      0.35%     91.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11          480325      0.16%     92.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12        23164341      7.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    293711245                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts     465330958                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     1.584314                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches    132377733                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.450707                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles     55202814                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles           2455876                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles          114299118                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles           435924                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      408020718                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       636683                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts        124591633                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         6125226                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents            119142                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents           205745                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents       294547                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect      1004757                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect      1566576                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations       287542                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts      2571333                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        227151494                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       225185425                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst         157205717                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         337052867                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.766690                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.466413                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              584645                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        92750862                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         9085                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation       294547                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        3528576                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads          368                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache       10402174                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     31840627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean    217.405458                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev   465.929888                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       17497820     54.95%     54.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       663884      2.09%     57.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      1888057      5.93%     62.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       788336      2.48%     65.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       448522      1.41%     66.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       658932      2.07%     68.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       208144      0.65%     69.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79       386526      1.21%     70.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89       215757      0.68%     71.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       180841      0.57%     72.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109       240015      0.75%     72.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119       144742      0.45%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       162481      0.51%     73.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       145460      0.46%     74.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       278731      0.88%     75.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       196999      0.62%     75.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       216718      0.68%     76.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       238717      0.75%     77.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       154995      0.49%     77.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199       173198      0.54%     78.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209       184315      0.58%     78.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219       118257      0.37%     79.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229       147886      0.46%     79.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        86074      0.27%     79.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        98606      0.31%     80.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        93634      0.29%     80.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269        73256      0.23%     80.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        87837      0.28%     80.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        73917      0.23%     81.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        77877      0.24%     81.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      5910093     18.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         4151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     31840627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles        2455876                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         38320856                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles       136587041                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          58016561                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      58330911                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      428532923                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        295843                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents       23422237                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       43269374                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents           1159                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    587936298                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           700252995                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        415404361                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups               13                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps     141860986                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps        446074559                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts          38256349                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                667769046                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               846099246                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads        106760348                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores         4218519                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts         99999989                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          105306380                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp           11901363                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1262359                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         15758685                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            230702                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           230702                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              8                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      11901359                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           16                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     36396175                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               36396191                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    855234304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               855234816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4888987                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2008320                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          17021056                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000001                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.001028                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                17021038    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      18      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            17021056                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 146855639000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        13363042000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       18198085500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      24264126                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     12132057                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              18                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
