#ifndef __ETM_CAN_PUBLIC_H
#define __ETM_CAN_PUBLIC_H

#include "ETM_CAN_USER_CONFIG.h"


typedef struct {
  unsigned int status_word_0;
  unsigned int status_word_1;
  unsigned int data_word_A;
  unsigned int data_word_B;
  
  unsigned int status_word_0_inhbit_mask;
  unsigned int status_word_1_fault_mask;

} ETMCanStatusRegister;


typedef struct {
  unsigned int i2c_bus_error_count;
  unsigned int spi_bus_error_count;
  unsigned int can_bus_error_count;
  unsigned int scale_error_count;

  unsigned int reset_count;
  unsigned int self_test_result_register;
  unsigned int reserved_0;
  unsigned int reserved_1;

  unsigned int debug_0;
  unsigned int debug_1;
  unsigned int debug_2;
  unsigned int debug_3;

  unsigned int debug_4;
  unsigned int debug_5;
  unsigned int debug_6;
  unsigned int debug_7;

  unsigned int debug_8;
  unsigned int debug_9;
  unsigned int debug_A;
  unsigned int debug_B;

  unsigned int debug_C;
  unsigned int debug_D;
  unsigned int debug_E;
  unsigned int debug_F;

} ETMCanSystemDebugData;



typedef struct {
  // Configuration 0
  unsigned int  agile_number_high_word;
  unsigned int  agile_number_low_word;
  unsigned int  agile_dash;
  unsigned int  agile_rev_ascii;

  // Configuarion 1
  unsigned int  serial_number;
  unsigned int  firmware_branch;
  unsigned int  firmware_major_rev;
  unsigned int  firmware_minor_rev;

} ETMCanAgileConfig;




#define ETM_CAN_HIGH_ENERGY           1
#define ETM_CAN_LOW_ENERGY            0

// Public Variables
extern unsigned int etm_can_next_pulse_level;  // This value will get updated in RAM as when a next pulse level command is received
extern unsigned int etm_can_next_pulse_count;  // This value will get updated in RAM as when a next pulse level command is received

// Public Debug and Status registers
extern ETMCanSystemDebugData etm_can_system_debug_data;  
extern ETMCanStatusRegister  etm_can_status_register;  
extern ETMCanAgileConfig     etm_can_my_configuration;

/*
  DPARKER provide more description here.  How is it used.  What bits to set and what affect will setting them have
  This is the status register for this board.  Word0 bits (0,1) and Word1 bits (0) are mangaged by the Can module
*/

// Public Functions
void ETMCanDoCan(void);
/*
  This function should be called every time through the processor execution loop (which should be on the order of 10-100s of uS)
  If will do the following
  1) Look for an execute can commands
  2) Look for changes in status bits, update the Fault/Inhibit bits and send out a new status command if nessesary
  3) Send out regularly schedule communication (On slaves this is status update and logging data)
*/

void ETMCanInitialize(void);
/*
  This is called once when the processor starts up to initialize the can bus and all of the can variables
*/


void ETMCanSetBit(unsigned int* int_ptr, unsigned int bit_mask);
void ETMCanClearBit(unsigned int* int_ptr, unsigned int bit_mask);
unsigned int ETMCanCheckBit(unsigned int data, unsigned int bit_mask);


#ifndef __ETM_CAN_MASTER_MODULE
void ETMCanLogCustomPacketC(void);
void ETMCanLogCustomPacketD(void);
void ETMCanLogCustomPacketE(void);
void ETMCanLogCustomPacketF(void);
#endif


#ifdef __A35487
// Only for Pulse Sync Board
void ETMCanPulseSyncSendNextPulseLevel(unsigned int next_pulse_level, unsigned int next_pulse_count);
#endif


#ifdef __A63417
// Only for Ion Pump Board
void ETMCanIonPumpSendTargetCurrentReading(unsigned int target_current_reading, unsigned int energy_level, unsigned int pulse_count);
#endif




// ------------------- STATUS/INHBIT REGISTER --------------------------//

#define STATUS_BIT_SUM_FAULT                       0b0000000000000001
#define STATUS_BIT_PULSE_INHIBITED                 0b0000000000000010
#define STATUS_BIT_BOARD_WAITING_INITIAL_CONFIG    0b0000000000000100
#define STATUS_BIT_BOARD_SELF_CHECK_FAILED         0b0000000000001000
#define STATUS_BIT_HIGH_SPEED_LOGGING_ENABLED      0b0000000000010000
#define STATUS_BIT_STATUS_UNUSED_1                 0b0000000000100000
#define STATUS_BIT_STATUS_UNUSED_2                 0b0000000001000000
#define STATUS_BIT_STATUS_UNUSED_3                 0b0000000010000000

#define STATUS_BIT_USER_DEFINED_8                  0b0000000100000000
#define STATUS_BIT_USER_DEFINED_9                  0b0000001000000000
#define STATUS_BIT_USER_DEFINED_10                 0b0000010000000000
#define STATUS_BIT_USER_DEFINED_11                 0b0000100000000000
#define STATUS_BIT_USER_DEFINED_12                 0b0001000000000000
#define STATUS_BIT_USER_DEFINED_13                 0b0010000000000000
#define STATUS_BIT_USER_DEFINED_14                 0b0100000000000000
#define STATUS_BIT_USER_DEFINED_15                 0b1000000000000000



// ----------------- FAULT/WARNING Register --------------------------//

#define FAULT_BIT_CAN_BUS_TIMEOUT                  0b0000000000000001
#define FAULT_BIT_USER_DEFINED_1                   0b0000000000000010
#define FAULT_BIT_USER_DEFINED_2                   0b0000000000000100
#define FAULT_BIT_USER_DEFINED_3                   0b0000000000001000
#define FAULT_BIT_USER_DEFINED_4                   0b0000000000010000
#define FAULT_BIT_USER_DEFINED_5                   0b0000000000100000
#define FAULT_BIT_USER_DEFINED_6                   0b0000000001000000
#define FAULT_BIT_USER_DEFINED_7                   0b0000000010000000

#define FAULT_BIT_USER_DEFINED_8                   0b0000000100000000
#define FAULT_BIT_USER_DEFINED_9                   0b0000001000000000
#define FAULT_BIT_USER_DEFINED_10                  0b0000010000000000
#define FAULT_BIT_USER_DEFINED_11                  0b0000100000000000
#define FAULT_BIT_USER_DEFINED_12                  0b0001000000000000
#define FAULT_BIT_USER_DEFINED_13                  0b0010000000000000
#define FAULT_BIT_USER_DEFINED_14                  0b0100000000000000
#define FAULT_BIT_USER_DEFINED_15                  0b1000000000000000


extern unsigned int global_reset_faults;

#endif
