// Seed: 2379892530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_16 = 1;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10,
    output wand id_11,
    output wand id_12,
    input tri0 id_13,
    output tri0 id_14,
    input logic id_15,
    input logic id_16
);
  assign id_10 = 1 & 1 & id_13;
  class id_18;
    logic id_19;
  endclass
  assign id_18 = id_15;
  wire id_20;
  assign id_2 = 1;
  wire id_21;
  assign id_12 = id_4;
  always_ff
    if ("") id_19 <= id_16;
    else @(1) $display(1'b0);
  assign id_11 = 1'b0;
  wire id_22;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_20,
      id_20,
      id_22,
      id_21,
      id_23,
      id_21,
      id_20,
      id_22,
      id_20,
      id_20,
      id_20
  );
endmodule
