[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/LocalScopeAssign/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<62> s<61> l<1:1> el<1:0>
n<none> u<2> t<StringConst> p<3> l<1:18> el<1:22>
n<> u<3> t<Default_nettype_directive> p<4> c<2> l<1:1> el<1:22>
n<> u<4> t<Top_directives> p<5> c<3> l<1:1> el<1:22>
n<> u<5> t<Description> p<61> c<4> s<60> l<1:1> el<1:22>
n<module> u<6> t<Module_keyword> p<21> s<7> l<3:1> el<3:7>
n<module_scope_Example> u<7> t<StringConst> p<21> s<20> l<3:8> el<3:28>
n<o1> u<8> t<StringConst> p<11> s<10> l<3:29> el<3:31>
n<> u<9> t<Constant_bit_select> p<10> l<3:31> el<3:31>
n<> u<10> t<Constant_select> p<11> c<9> l<3:31> el<3:31>
n<> u<11> t<Port_reference> p<12> c<8> l<3:29> el<3:31>
n<> u<12> t<Port_expression> p<13> c<11> l<3:29> el<3:31>
n<> u<13> t<Port> p<20> c<12> s<19> l<3:29> el<3:31>
n<o2> u<14> t<StringConst> p<17> s<16> l<3:33> el<3:35>
n<> u<15> t<Constant_bit_select> p<16> l<3:35> el<3:35>
n<> u<16> t<Constant_select> p<17> c<15> l<3:35> el<3:35>
n<> u<17> t<Port_reference> p<18> c<14> l<3:33> el<3:35>
n<> u<18> t<Port_expression> p<19> c<17> l<3:33> el<3:35>
n<> u<19> t<Port> p<20> c<18> l<3:33> el<3:35>
n<> u<20> t<List_of_ports> p<21> c<13> l<3:28> el<3:36>
n<> u<21> t<Module_nonansi_header> p<59> c<6> s<40> l<3:1> el<3:37>
n<> u<22> t<NetType_Wire> p<34> s<33> l<4:11> el<4:15>
n<31> u<23> t<IntConst> p<24> l<4:17> el<4:19>
n<> u<24> t<Primary_literal> p<25> c<23> l<4:17> el<4:19>
n<> u<25> t<Constant_primary> p<26> c<24> l<4:17> el<4:19>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<4:17> el<4:19>
n<0> u<27> t<IntConst> p<28> l<4:20> el<4:21>
n<> u<28> t<Primary_literal> p<29> c<27> l<4:20> el<4:21>
n<> u<29> t<Constant_primary> p<30> c<28> l<4:20> el<4:21>
n<> u<30> t<Constant_expression> p<31> c<29> l<4:20> el<4:21>
n<> u<31> t<Constant_range> p<32> c<26> l<4:17> el<4:21>
n<> u<32> t<Packed_dimension> p<33> c<31> l<4:16> el<4:22>
n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<4:16> el<4:22>
n<> u<34> t<Net_port_type> p<38> c<22> s<37> l<4:11> el<4:22>
n<o1> u<35> t<StringConst> p<37> s<36> l<4:23> el<4:25>
n<o2> u<36> t<StringConst> p<37> l<4:27> el<4:29>
n<> u<37> t<List_of_port_identifiers> p<38> c<35> l<4:23> el<4:29>
n<> u<38> t<Output_declaration> p<39> c<34> l<4:4> el<4:29>
n<> u<39> t<Port_declaration> p<40> c<38> l<4:4> el<4:29>
n<> u<40> t<Module_item> p<59> c<39> s<57> l<4:4> el<4:30>
n<module_scope_Example> u<41> t<StringConst> p<42> l<7:11> el<7:31>
n<> u<42> t<Ps_or_hierarchical_identifier> p<46> c<41> s<45> l<7:11> el<7:31>
n<o2> u<43> t<StringConst> p<45> s<44> l<7:32> el<7:34>
n<> u<44> t<Constant_bit_select> p<45> l<7:35> el<7:35>
n<> u<45> t<Constant_select> p<46> c<43> l<7:31> el<7:34>
n<> u<46> t<Net_lvalue> p<51> c<42> s<50> l<7:11> el<7:34>
n<v2> u<47> t<StringConst> p<48> l<7:37> el<7:39>
n<> u<48> t<Primary_literal> p<49> c<47> l<7:37> el<7:39>
n<> u<49> t<Primary> p<50> c<48> l<7:37> el<7:39>
n<> u<50> t<Expression> p<51> c<49> l<7:37> el<7:39>
n<> u<51> t<Net_assignment> p<52> c<46> l<7:11> el<7:39>
n<> u<52> t<List_of_net_assignments> p<53> c<51> l<7:11> el<7:39>
n<> u<53> t<Continuous_assign> p<54> c<52> l<7:4> el<7:40>
n<> u<54> t<Module_common_item> p<55> c<53> l<7:4> el<7:40>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<7:4> el<7:40>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<7:4> el<7:40>
n<> u<57> t<Module_item> p<59> c<56> s<58> l<7:4> el<7:40>
n<> u<58> t<Endmodule> p<59> l<8:1> el<8:10>
n<> u<59> t<Module_declaration> p<60> c<21> l<3:1> el<8:10>
n<> u<60> t<Description> p<61> c<59> l<3:1> el<8:10>
n<> u<61> t<Source_text> p<62> c<5> l<1:1> el<8:10>
n<> u<62> t<Top_level_rule> c<1> l<1:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:3:1: No timescale set for "module_scope_Example".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:3:1: Compile module "work@module_scope_Example".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:3:1: Top level module "work@module_scope_Example".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[ERR:EL0535] ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv:7:37: Illegal implicit net "v2".

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              12
cont_assign                                            1
design                                                 1
hier_path                                              1
logic_net                                              4
logic_typespec                                         4
module_inst                                            4
port                                                   4
range                                                  6
ref_obj                                                7
ref_typespec                                           6
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              12
cont_assign                                            2
design                                                 1
hier_path                                              2
logic_net                                              4
logic_typespec                                         4
module_inst                                            4
port                                                   6
range                                                  6
ref_obj                                               12
ref_typespec                                           8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LocalScopeAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/LocalScopeAssign/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/LocalScopeAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@module_scope_Example)
|vpiElaborated:1
|vpiName:work@module_scope_Example
|uhdmallModules:
\_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
  |vpiParent:
  \_design: (work@module_scope_Example)
  |vpiFullName:work@module_scope_Example
  |vpiDefName:work@module_scope_Example
  |vpiNet:
  \_logic_net: (work@module_scope_Example.o1), line:3:29, endln:3:31
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o1
    |vpiFullName:work@module_scope_Example.o1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@module_scope_Example.o2), line:3:33, endln:3:35
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o2
    |vpiFullName:work@module_scope_Example.o2
    |vpiNetType:1
  |vpiPort:
  \_port: (o1), line:3:29, endln:3:31
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_scope_Example.o1.o1), line:3:29, endln:3:31
      |vpiParent:
      \_port: (o1), line:3:29, endln:3:31
      |vpiName:o1
      |vpiFullName:work@module_scope_Example.o1.o1
      |vpiActual:
      \_logic_net: (work@module_scope_Example.o1), line:3:29, endln:3:31
    |vpiTypedef:
    \_ref_typespec: (work@module_scope_Example.o1)
      |vpiParent:
      \_port: (o1), line:3:29, endln:3:31
      |vpiFullName:work@module_scope_Example.o1
      |vpiActual:
      \_logic_typespec: , line:4:11, endln:4:22
  |vpiPort:
  \_port: (o2), line:3:33, endln:3:35
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_scope_Example.o2.o2), line:3:33, endln:3:35
      |vpiParent:
      \_port: (o2), line:3:33, endln:3:35
      |vpiName:o2
      |vpiFullName:work@module_scope_Example.o2.o2
      |vpiActual:
      \_logic_net: (work@module_scope_Example.o2), line:3:33, endln:3:35
    |vpiTypedef:
    \_ref_typespec: (work@module_scope_Example.o2)
      |vpiParent:
      \_port: (o2), line:3:33, endln:3:35
      |vpiFullName:work@module_scope_Example.o2
      |vpiActual:
      \_logic_typespec: , line:4:11, endln:4:22
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:39
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiRhs:
    \_ref_obj: (work@module_scope_Example.v2), line:7:37, endln:7:39
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:39
      |vpiName:v2
      |vpiFullName:work@module_scope_Example.v2
    |vpiLhs:
    \_hier_path: (module_scope_Example.o2), line:7:11, endln:7:34
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:39
      |vpiName:module_scope_Example.o2
      |vpiActual:
      \_ref_obj: (module_scope_Example), line:7:32, endln:7:34
        |vpiParent:
        \_hier_path: (module_scope_Example.o2), line:7:11, endln:7:34
        |vpiName:module_scope_Example
      |vpiActual:
      \_ref_obj: (o2), line:7:32, endln:7:34
        |vpiParent:
        \_hier_path: (module_scope_Example.o2), line:7:11, endln:7:34
        |vpiName:o2
|uhdmtopModules:
\_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
  |vpiName:work@module_scope_Example
  |vpiDefName:work@module_scope_Example
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@module_scope_Example.o1), line:3:29, endln:3:31
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@module_scope_Example.o1)
      |vpiParent:
      \_logic_net: (work@module_scope_Example.o1), line:3:29, endln:3:31
      |vpiFullName:work@module_scope_Example.o1
      |vpiActual:
      \_logic_typespec: , line:4:11, endln:4:22
    |vpiName:o1
    |vpiFullName:work@module_scope_Example.o1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@module_scope_Example.o2), line:3:33, endln:3:35
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@module_scope_Example.o2)
      |vpiParent:
      \_logic_net: (work@module_scope_Example.o2), line:3:33, endln:3:35
      |vpiFullName:work@module_scope_Example.o2
      |vpiActual:
      \_logic_typespec: , line:4:11, endln:4:22
    |vpiName:o2
    |vpiFullName:work@module_scope_Example.o2
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o1), line:3:29, endln:3:31
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_scope_Example.o1), line:3:29, endln:3:31
      |vpiParent:
      \_port: (o1), line:3:29, endln:3:31
      |vpiName:o1
      |vpiFullName:work@module_scope_Example.o1
      |vpiActual:
      \_logic_net: (work@module_scope_Example.o1), line:3:29, endln:3:31
    |vpiTypedef:
    \_ref_typespec: (work@module_scope_Example.o1)
      |vpiParent:
      \_port: (o1), line:3:29, endln:3:31
      |vpiFullName:work@module_scope_Example.o1
      |vpiActual:
      \_logic_typespec: , line:4:11, endln:4:22
    |vpiInstance:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
  |vpiPort:
  \_port: (o2), line:3:33, endln:3:35
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_scope_Example.o2), line:3:33, endln:3:35
      |vpiParent:
      \_port: (o2), line:3:33, endln:3:35
      |vpiName:o2
      |vpiFullName:work@module_scope_Example.o2
      |vpiActual:
      \_logic_net: (work@module_scope_Example.o2), line:3:33, endln:3:35
    |vpiTypedef:
    \_ref_typespec: (work@module_scope_Example.o2)
      |vpiParent:
      \_port: (o2), line:3:33, endln:3:35
      |vpiFullName:work@module_scope_Example.o2
      |vpiActual:
      \_logic_typespec: , line:4:11, endln:4:22
    |vpiInstance:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:39
    |vpiParent:
    \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
    |vpiRhs:
    \_ref_obj: (work@module_scope_Example.v2), line:7:37, endln:7:39
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:39
      |vpiName:v2
      |vpiFullName:work@module_scope_Example.v2
    |vpiLhs:
    \_hier_path: (module_scope_Example.o2), line:7:11, endln:7:34
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:39
      |vpiName:module_scope_Example.o2
      |vpiActual:
      \_ref_obj: (module_scope_Example), line:7:32, endln:7:34
        |vpiParent:
        \_hier_path: (module_scope_Example.o2), line:7:11, endln:7:34
        |vpiName:module_scope_Example
        |vpiActual:
        \_module_inst: work@module_scope_Example (work@module_scope_Example), file:${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv, line:3:1, endln:8:10
      |vpiActual:
      \_ref_obj: (o2), line:7:32, endln:7:34
        |vpiParent:
        \_hier_path: (module_scope_Example.o2), line:7:11, endln:7:34
        |vpiName:o2
        |vpiActual:
        \_logic_net: (work@module_scope_Example.o2), line:3:33, endln:3:35
\_weaklyReferenced:
\_logic_typespec: , line:4:11, endln:4:22
  |vpiRange:
  \_range: , line:4:16, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:11, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:17, endln:4:19
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:20, endln:4:21
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:11, endln:4:22
  |vpiParent:
  \_logic_net: (work@module_scope_Example.o2), line:3:33, endln:3:35
  |vpiRange:
  \_range: , line:4:16, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:11, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:17, endln:4:19
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:20, endln:4:21
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:11, endln:4:22
  |vpiRange:
  \_range: , line:4:16, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:11, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:17, endln:4:19
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:20, endln:4:21
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:11, endln:4:22
  |vpiRange:
  \_range: , line:4:16, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:11, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:17, endln:4:19
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:20, endln:4:21
      |vpiParent:
      \_range: , line:4:16, endln:4:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LocalScopeAssign/dut.sv | ${SURELOG_DIR}/build/regression/LocalScopeAssign/roundtrip/dut_000.sv | 3 | 8 |