INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rsobti/Downloads/cpe-133-main/cpe-133-main/labs/someproject1/someproject1.srcs/sources_1/imports/labs/lab_1/lab_1.srcs/sim_1/imports/new/test_fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fulladder
INFO: [VRFC 10-2458] undeclared symbol sumSOP, assumed default net type wire [C:/Users/rsobti/Downloads/cpe-133-main/cpe-133-main/labs/someproject1/someproject1.srcs/sources_1/imports/labs/lab_1/lab_1.srcs/sim_1/imports/new/test_fulladder.v:28]
INFO: [VRFC 10-2458] undeclared symbol carrySOP, assumed default net type wire [C:/Users/rsobti/Downloads/cpe-133-main/cpe-133-main/labs/someproject1/someproject1.srcs/sources_1/imports/labs/lab_1/lab_1.srcs/sim_1/imports/new/test_fulladder.v:28]
