ARM GAS  /tmp/cckzOAxY.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cckzOAxY.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  66:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  67:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  68:Core/Src/stm32f4xx_hal_msp.c ****   */
  69:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  70:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 76 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 76 3 view .LVU2
ARM GAS  /tmp/cckzOAxY.s 			page 3


  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 76 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 76 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 76 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  77:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 77 3 view .LVU6
  55              	.LBB3:
  56              		.loc 1 77 3 view .LVU7
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 77 3 view .LVU8
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 77 3 view .LVU9
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 77 3 view .LVU10
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f4xx_hal_msp.c **** }
  69              		.loc 1 84 1 is_stmt 0 view .LVU11
  70 002e 02B0     		add	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
  82              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_TIM_Base_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv4-sp-d16
  90              	HAL_TIM_Base_MspInit:
ARM GAS  /tmp/cckzOAxY.s 			page 4


  91              	.LVL0:
  92              	.LFB135:
  85:Core/Src/stm32f4xx_hal_msp.c **** 
  86:Core/Src/stm32f4xx_hal_msp.c **** /**
  87:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f4xx_hal_msp.c **** */
  92:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:Core/Src/stm32f4xx_hal_msp.c **** {
  93              		.loc 1 93 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 8
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
  98              		.loc 1 94 3 view .LVU13
  99              		.loc 1 94 15 is_stmt 0 view .LVU14
 100 0000 0268     		ldr	r2, [r0]
 101              		.loc 1 94 5 view .LVU15
 102 0002 094B     		ldr	r3, .L12
 103 0004 9A42     		cmp	r2, r3
 104 0006 00D0     		beq	.L11
 105 0008 7047     		bx	lr
 106              	.L11:
  93:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 107              		.loc 1 93 1 view .LVU16
 108 000a 82B0     		sub	sp, sp, #8
 109              	.LCFI2:
 110              		.cfi_def_cfa_offset 8
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 111              		.loc 1 100 5 is_stmt 1 view .LVU17
 112              	.LBB4:
 113              		.loc 1 100 5 view .LVU18
 114 000c 0023     		movs	r3, #0
 115 000e 0193     		str	r3, [sp, #4]
 116              		.loc 1 100 5 view .LVU19
 117 0010 064B     		ldr	r3, .L12+4
 118 0012 1A6C     		ldr	r2, [r3, #64]
 119 0014 42F00202 		orr	r2, r2, #2
 120 0018 1A64     		str	r2, [r3, #64]
 121              		.loc 1 100 5 view .LVU20
 122 001a 1B6C     		ldr	r3, [r3, #64]
 123 001c 03F00203 		and	r3, r3, #2
 124 0020 0193     		str	r3, [sp, #4]
 125              		.loc 1 100 5 view .LVU21
 126 0022 019B     		ldr	r3, [sp, #4]
 127              	.LBE4:
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
ARM GAS  /tmp/cckzOAxY.s 			page 5


 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c ****   }
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c **** }
 128              		.loc 1 107 1 is_stmt 0 view .LVU22
 129 0024 02B0     		add	sp, sp, #8
 130              	.LCFI3:
 131              		.cfi_def_cfa_offset 0
 132              		@ sp needed
 133 0026 7047     		bx	lr
 134              	.L13:
 135              		.align	2
 136              	.L12:
 137 0028 00040040 		.word	1073742848
 138 002c 00380240 		.word	1073887232
 139              		.cfi_endproc
 140              	.LFE135:
 142              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 143              		.align	1
 144              		.global	HAL_TIM_MspPostInit
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu fpv4-sp-d16
 150              	HAL_TIM_MspPostInit:
 151              	.LVL1:
 152              	.LFB136:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 110:Core/Src/stm32f4xx_hal_msp.c **** {
 153              		.loc 1 110 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 32
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157              		.loc 1 110 1 is_stmt 0 view .LVU24
 158 0000 30B5     		push	{r4, r5, lr}
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 12
 161              		.cfi_offset 4, -12
 162              		.cfi_offset 5, -8
 163              		.cfi_offset 14, -4
 164 0002 89B0     		sub	sp, sp, #36
 165              	.LCFI5:
 166              		.cfi_def_cfa_offset 48
 111:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 167              		.loc 1 111 3 is_stmt 1 view .LVU25
 168              		.loc 1 111 20 is_stmt 0 view .LVU26
 169 0004 0023     		movs	r3, #0
 170 0006 0393     		str	r3, [sp, #12]
 171 0008 0493     		str	r3, [sp, #16]
 172 000a 0593     		str	r3, [sp, #20]
 173 000c 0693     		str	r3, [sp, #24]
 174 000e 0793     		str	r3, [sp, #28]
 112:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 175              		.loc 1 112 3 is_stmt 1 view .LVU27
 176              		.loc 1 112 10 is_stmt 0 view .LVU28
 177 0010 0268     		ldr	r2, [r0]
ARM GAS  /tmp/cckzOAxY.s 			page 6


 178              		.loc 1 112 5 view .LVU29
 179 0012 184B     		ldr	r3, .L18
 180 0014 9A42     		cmp	r2, r3
 181 0016 01D0     		beq	.L17
 182              	.LVL2:
 183              	.L14:
 113:Core/Src/stm32f4xx_hal_msp.c ****   {
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 119:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 120:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 121:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 122:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 123:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 124:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 125:Core/Src/stm32f4xx_hal_msp.c ****     */
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 184              		.loc 1 145 1 view .LVU30
 185 0018 09B0     		add	sp, sp, #36
 186              	.LCFI6:
 187              		.cfi_remember_state
 188              		.cfi_def_cfa_offset 12
 189              		@ sp needed
 190 001a 30BD     		pop	{r4, r5, pc}
 191              	.LVL3:
 192              	.L17:
 193              	.LCFI7:
 194              		.cfi_restore_state
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 195              		.loc 1 118 5 is_stmt 1 view .LVU31
 196              	.LBB5:
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 197              		.loc 1 118 5 view .LVU32
 198 001c 0025     		movs	r5, #0
 199 001e 0195     		str	r5, [sp, #4]
ARM GAS  /tmp/cckzOAxY.s 			page 7


 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 200              		.loc 1 118 5 view .LVU33
 201 0020 03F50D33 		add	r3, r3, #144384
 202 0024 1A6B     		ldr	r2, [r3, #48]
 203 0026 42F00102 		orr	r2, r2, #1
 204 002a 1A63     		str	r2, [r3, #48]
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 205              		.loc 1 118 5 view .LVU34
 206 002c 1A6B     		ldr	r2, [r3, #48]
 207 002e 02F00102 		and	r2, r2, #1
 208 0032 0192     		str	r2, [sp, #4]
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 209              		.loc 1 118 5 view .LVU35
 210 0034 019A     		ldr	r2, [sp, #4]
 211              	.LBE5:
 119:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 212              		.loc 1 119 5 view .LVU36
 213              	.LBB6:
 119:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 214              		.loc 1 119 5 view .LVU37
 215 0036 0295     		str	r5, [sp, #8]
 119:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 216              		.loc 1 119 5 view .LVU38
 217 0038 1A6B     		ldr	r2, [r3, #48]
 218 003a 42F00202 		orr	r2, r2, #2
 219 003e 1A63     		str	r2, [r3, #48]
 119:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 220              		.loc 1 119 5 view .LVU39
 221 0040 1B6B     		ldr	r3, [r3, #48]
 222 0042 03F00203 		and	r3, r3, #2
 223 0046 0293     		str	r3, [sp, #8]
 119:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 224              		.loc 1 119 5 view .LVU40
 225 0048 029B     		ldr	r3, [sp, #8]
 226              	.LBE6:
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227              		.loc 1 126 5 view .LVU41
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 228              		.loc 1 126 25 is_stmt 0 view .LVU42
 229 004a C023     		movs	r3, #192
 230 004c 0393     		str	r3, [sp, #12]
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 127 5 is_stmt 1 view .LVU43
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 127 26 is_stmt 0 view .LVU44
 233 004e 0224     		movs	r4, #2
 234 0050 0494     		str	r4, [sp, #16]
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 128 5 is_stmt 1 view .LVU45
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 236              		.loc 1 129 5 view .LVU46
 130:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 130 5 view .LVU47
 130:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 238              		.loc 1 130 31 is_stmt 0 view .LVU48
 239 0052 0794     		str	r4, [sp, #28]
 131:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cckzOAxY.s 			page 8


 240              		.loc 1 131 5 is_stmt 1 view .LVU49
 241 0054 03A9     		add	r1, sp, #12
 242 0056 0848     		ldr	r0, .L18+4
 243              	.LVL4:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 244              		.loc 1 131 5 is_stmt 0 view .LVU50
 245 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL5:
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 133 5 is_stmt 1 view .LVU51
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 133 25 is_stmt 0 view .LVU52
 249 005c 0323     		movs	r3, #3
 250 005e 0393     		str	r3, [sp, #12]
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 134 5 is_stmt 1 view .LVU53
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 134 26 is_stmt 0 view .LVU54
 253 0060 0494     		str	r4, [sp, #16]
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 135 5 is_stmt 1 view .LVU55
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255              		.loc 1 135 26 is_stmt 0 view .LVU56
 256 0062 0595     		str	r5, [sp, #20]
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 257              		.loc 1 136 5 is_stmt 1 view .LVU57
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 258              		.loc 1 136 27 is_stmt 0 view .LVU58
 259 0064 0695     		str	r5, [sp, #24]
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 260              		.loc 1 137 5 is_stmt 1 view .LVU59
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 261              		.loc 1 137 31 is_stmt 0 view .LVU60
 262 0066 0794     		str	r4, [sp, #28]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 263              		.loc 1 138 5 is_stmt 1 view .LVU61
 264 0068 03A9     		add	r1, sp, #12
 265 006a 0448     		ldr	r0, .L18+8
 266 006c FFF7FEFF 		bl	HAL_GPIO_Init
 267              	.LVL6:
 268              		.loc 1 145 1 is_stmt 0 view .LVU62
 269 0070 D2E7     		b	.L14
 270              	.L19:
 271 0072 00BF     		.align	2
 272              	.L18:
 273 0074 00040040 		.word	1073742848
 274 0078 00000240 		.word	1073872896
 275 007c 00040240 		.word	1073873920
 276              		.cfi_endproc
 277              	.LFE136:
 279              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 280              		.align	1
 281              		.global	HAL_TIM_Base_MspDeInit
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 285              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cckzOAxY.s 			page 9


 287              	HAL_TIM_Base_MspDeInit:
 288              	.LVL7:
 289              	.LFB137:
 146:Core/Src/stm32f4xx_hal_msp.c **** /**
 147:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 148:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 149:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 150:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 151:Core/Src/stm32f4xx_hal_msp.c **** */
 152:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 153:Core/Src/stm32f4xx_hal_msp.c **** {
 290              		.loc 1 153 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 154:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 295              		.loc 1 154 3 view .LVU64
 296              		.loc 1 154 15 is_stmt 0 view .LVU65
 297 0000 0268     		ldr	r2, [r0]
 298              		.loc 1 154 5 view .LVU66
 299 0002 054B     		ldr	r3, .L23
 300 0004 9A42     		cmp	r2, r3
 301 0006 00D0     		beq	.L22
 302              	.L20:
 155:Core/Src/stm32f4xx_hal_msp.c ****   {
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 160:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** }
 303              		.loc 1 166 1 view .LVU67
 304 0008 7047     		bx	lr
 305              	.L22:
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 306              		.loc 1 160 5 is_stmt 1 view .LVU68
 307 000a 044A     		ldr	r2, .L23+4
 308 000c 136C     		ldr	r3, [r2, #64]
 309 000e 23F00203 		bic	r3, r3, #2
 310 0012 1364     		str	r3, [r2, #64]
 311              		.loc 1 166 1 is_stmt 0 view .LVU69
 312 0014 F8E7     		b	.L20
 313              	.L24:
 314 0016 00BF     		.align	2
 315              	.L23:
 316 0018 00040040 		.word	1073742848
 317 001c 00380240 		.word	1073887232
 318              		.cfi_endproc
 319              	.LFE137:
 321              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 322              		.align	1
ARM GAS  /tmp/cckzOAxY.s 			page 10


 323              		.global	HAL_UART_MspInit
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 327              		.fpu fpv4-sp-d16
 329              	HAL_UART_MspInit:
 330              	.LVL8:
 331              	.LFB138:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** /**
 169:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 170:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 172:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f4xx_hal_msp.c **** */
 174:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 175:Core/Src/stm32f4xx_hal_msp.c **** {
 332              		.loc 1 175 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 32
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336              		.loc 1 175 1 is_stmt 0 view .LVU71
 337 0000 30B5     		push	{r4, r5, lr}
 338              	.LCFI8:
 339              		.cfi_def_cfa_offset 12
 340              		.cfi_offset 4, -12
 341              		.cfi_offset 5, -8
 342              		.cfi_offset 14, -4
 343 0002 89B0     		sub	sp, sp, #36
 344              	.LCFI9:
 345              		.cfi_def_cfa_offset 48
 176:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 346              		.loc 1 176 3 is_stmt 1 view .LVU72
 347              		.loc 1 176 20 is_stmt 0 view .LVU73
 348 0004 0023     		movs	r3, #0
 349 0006 0393     		str	r3, [sp, #12]
 350 0008 0493     		str	r3, [sp, #16]
 351 000a 0593     		str	r3, [sp, #20]
 352 000c 0693     		str	r3, [sp, #24]
 353 000e 0793     		str	r3, [sp, #28]
 177:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 354              		.loc 1 177 3 is_stmt 1 view .LVU74
 355              		.loc 1 177 11 is_stmt 0 view .LVU75
 356 0010 0268     		ldr	r2, [r0]
 357              		.loc 1 177 5 view .LVU76
 358 0012 03F18043 		add	r3, r3, #1073741824
 359 0016 03F58833 		add	r3, r3, #69632
 360 001a 9A42     		cmp	r2, r3
 361 001c 01D0     		beq	.L30
 362              	.LVL9:
 363              	.L25:
 178:Core/Src/stm32f4xx_hal_msp.c ****   {
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
ARM GAS  /tmp/cckzOAxY.s 			page 11


 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 187:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 188:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 189:Core/Src/stm32f4xx_hal_msp.c ****     */
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 195:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA Init */
 198:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1_RX Init */
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA2_Stream2;
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 209:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 210:Core/Src/stm32f4xx_hal_msp.c ****     {
 211:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 212:Core/Src/stm32f4xx_hal_msp.c ****     }
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1_TX Init */
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 222:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 223:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 224:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 225:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 226:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 227:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 228:Core/Src/stm32f4xx_hal_msp.c ****     {
 229:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 230:Core/Src/stm32f4xx_hal_msp.c ****     }
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 235:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 236:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 240:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cckzOAxY.s 			page 12


 241:Core/Src/stm32f4xx_hal_msp.c ****   }
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c **** }
 364              		.loc 1 243 1 view .LVU77
 365 001e 09B0     		add	sp, sp, #36
 366              	.LCFI10:
 367              		.cfi_remember_state
 368              		.cfi_def_cfa_offset 12
 369              		@ sp needed
 370 0020 30BD     		pop	{r4, r5, pc}
 371              	.LVL10:
 372              	.L30:
 373              	.LCFI11:
 374              		.cfi_restore_state
 375              		.loc 1 243 1 view .LVU78
 376 0022 0446     		mov	r4, r0
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 377              		.loc 1 183 5 is_stmt 1 view .LVU79
 378              	.LBB7:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 379              		.loc 1 183 5 view .LVU80
 380 0024 0025     		movs	r5, #0
 381 0026 0195     		str	r5, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 183 5 view .LVU81
 383 0028 03F59433 		add	r3, r3, #75776
 384 002c 5A6C     		ldr	r2, [r3, #68]
 385 002e 42F01002 		orr	r2, r2, #16
 386 0032 5A64     		str	r2, [r3, #68]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 387              		.loc 1 183 5 view .LVU82
 388 0034 5A6C     		ldr	r2, [r3, #68]
 389 0036 02F01002 		and	r2, r2, #16
 390 003a 0192     		str	r2, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 391              		.loc 1 183 5 view .LVU83
 392 003c 019A     		ldr	r2, [sp, #4]
 393              	.LBE7:
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 394              		.loc 1 185 5 view .LVU84
 395              	.LBB8:
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 396              		.loc 1 185 5 view .LVU85
 397 003e 0295     		str	r5, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 398              		.loc 1 185 5 view .LVU86
 399 0040 1A6B     		ldr	r2, [r3, #48]
 400 0042 42F00102 		orr	r2, r2, #1
 401 0046 1A63     		str	r2, [r3, #48]
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 402              		.loc 1 185 5 view .LVU87
 403 0048 1B6B     		ldr	r3, [r3, #48]
 404 004a 03F00103 		and	r3, r3, #1
 405 004e 0293     		str	r3, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 406              		.loc 1 185 5 view .LVU88
 407 0050 029B     		ldr	r3, [sp, #8]
ARM GAS  /tmp/cckzOAxY.s 			page 13


 408              	.LBE8:
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 409              		.loc 1 190 5 view .LVU89
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 410              		.loc 1 190 25 is_stmt 0 view .LVU90
 411 0052 4FF4C063 		mov	r3, #1536
 412 0056 0393     		str	r3, [sp, #12]
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 413              		.loc 1 191 5 is_stmt 1 view .LVU91
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 414              		.loc 1 191 26 is_stmt 0 view .LVU92
 415 0058 0223     		movs	r3, #2
 416 005a 0493     		str	r3, [sp, #16]
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 417              		.loc 1 192 5 is_stmt 1 view .LVU93
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 418              		.loc 1 193 5 view .LVU94
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 419              		.loc 1 193 27 is_stmt 0 view .LVU95
 420 005c 0323     		movs	r3, #3
 421 005e 0693     		str	r3, [sp, #24]
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 422              		.loc 1 194 5 is_stmt 1 view .LVU96
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 423              		.loc 1 194 31 is_stmt 0 view .LVU97
 424 0060 0723     		movs	r3, #7
 425 0062 0793     		str	r3, [sp, #28]
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 426              		.loc 1 195 5 is_stmt 1 view .LVU98
 427 0064 03A9     		add	r1, sp, #12
 428 0066 2048     		ldr	r0, .L33
 429              	.LVL11:
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 430              		.loc 1 195 5 is_stmt 0 view .LVU99
 431 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 432              	.LVL12:
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 433              		.loc 1 199 5 is_stmt 1 view .LVU100
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 434              		.loc 1 199 29 is_stmt 0 view .LVU101
 435 006c 1F48     		ldr	r0, .L33+4
 436 006e 204B     		ldr	r3, .L33+8
 437 0070 0360     		str	r3, [r0]
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 438              		.loc 1 200 5 is_stmt 1 view .LVU102
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 439              		.loc 1 200 33 is_stmt 0 view .LVU103
 440 0072 4FF00063 		mov	r3, #134217728
 441 0076 4360     		str	r3, [r0, #4]
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 442              		.loc 1 201 5 is_stmt 1 view .LVU104
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 443              		.loc 1 201 35 is_stmt 0 view .LVU105
 444 0078 8560     		str	r5, [r0, #8]
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 445              		.loc 1 202 5 is_stmt 1 view .LVU106
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/cckzOAxY.s 			page 14


 446              		.loc 1 202 35 is_stmt 0 view .LVU107
 447 007a C560     		str	r5, [r0, #12]
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 448              		.loc 1 203 5 is_stmt 1 view .LVU108
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 449              		.loc 1 203 32 is_stmt 0 view .LVU109
 450 007c 4FF48063 		mov	r3, #1024
 451 0080 0361     		str	r3, [r0, #16]
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 452              		.loc 1 204 5 is_stmt 1 view .LVU110
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 453              		.loc 1 204 45 is_stmt 0 view .LVU111
 454 0082 4561     		str	r5, [r0, #20]
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 455              		.loc 1 205 5 is_stmt 1 view .LVU112
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 456              		.loc 1 205 42 is_stmt 0 view .LVU113
 457 0084 8561     		str	r5, [r0, #24]
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 458              		.loc 1 206 5 is_stmt 1 view .LVU114
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 459              		.loc 1 206 30 is_stmt 0 view .LVU115
 460 0086 C561     		str	r5, [r0, #28]
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 461              		.loc 1 207 5 is_stmt 1 view .LVU116
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 462              		.loc 1 207 34 is_stmt 0 view .LVU117
 463 0088 0562     		str	r5, [r0, #32]
 208:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 464              		.loc 1 208 5 is_stmt 1 view .LVU118
 208:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 465              		.loc 1 208 34 is_stmt 0 view .LVU119
 466 008a 4562     		str	r5, [r0, #36]
 209:Core/Src/stm32f4xx_hal_msp.c ****     {
 467              		.loc 1 209 5 is_stmt 1 view .LVU120
 209:Core/Src/stm32f4xx_hal_msp.c ****     {
 468              		.loc 1 209 9 is_stmt 0 view .LVU121
 469 008c FFF7FEFF 		bl	HAL_DMA_Init
 470              	.LVL13:
 209:Core/Src/stm32f4xx_hal_msp.c ****     {
 471              		.loc 1 209 8 view .LVU122
 472 0090 18BB     		cbnz	r0, .L31
 473              	.L27:
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 474              		.loc 1 214 5 is_stmt 1 view .LVU123
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 475              		.loc 1 214 5 view .LVU124
 476 0092 164B     		ldr	r3, .L33+4
 477 0094 E363     		str	r3, [r4, #60]
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 478              		.loc 1 214 5 view .LVU125
 479 0096 9C63     		str	r4, [r3, #56]
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 480              		.loc 1 217 5 view .LVU126
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 481              		.loc 1 217 29 is_stmt 0 view .LVU127
 482 0098 1648     		ldr	r0, .L33+12
ARM GAS  /tmp/cckzOAxY.s 			page 15


 483 009a 174B     		ldr	r3, .L33+16
 484 009c 0360     		str	r3, [r0]
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 485              		.loc 1 218 5 is_stmt 1 view .LVU128
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 486              		.loc 1 218 33 is_stmt 0 view .LVU129
 487 009e 4FF00063 		mov	r3, #134217728
 488 00a2 4360     		str	r3, [r0, #4]
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 489              		.loc 1 219 5 is_stmt 1 view .LVU130
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 490              		.loc 1 219 35 is_stmt 0 view .LVU131
 491 00a4 4023     		movs	r3, #64
 492 00a6 8360     		str	r3, [r0, #8]
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 493              		.loc 1 220 5 is_stmt 1 view .LVU132
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 494              		.loc 1 220 35 is_stmt 0 view .LVU133
 495 00a8 0023     		movs	r3, #0
 496 00aa C360     		str	r3, [r0, #12]
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 497              		.loc 1 221 5 is_stmt 1 view .LVU134
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 498              		.loc 1 221 32 is_stmt 0 view .LVU135
 499 00ac 4FF48062 		mov	r2, #1024
 500 00b0 0261     		str	r2, [r0, #16]
 222:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 501              		.loc 1 222 5 is_stmt 1 view .LVU136
 222:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 502              		.loc 1 222 45 is_stmt 0 view .LVU137
 503 00b2 4361     		str	r3, [r0, #20]
 223:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 504              		.loc 1 223 5 is_stmt 1 view .LVU138
 223:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 505              		.loc 1 223 42 is_stmt 0 view .LVU139
 506 00b4 8361     		str	r3, [r0, #24]
 224:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 507              		.loc 1 224 5 is_stmt 1 view .LVU140
 224:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 508              		.loc 1 224 30 is_stmt 0 view .LVU141
 509 00b6 C361     		str	r3, [r0, #28]
 225:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 510              		.loc 1 225 5 is_stmt 1 view .LVU142
 225:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 511              		.loc 1 225 34 is_stmt 0 view .LVU143
 512 00b8 0362     		str	r3, [r0, #32]
 226:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 513              		.loc 1 226 5 is_stmt 1 view .LVU144
 226:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 514              		.loc 1 226 34 is_stmt 0 view .LVU145
 515 00ba 4362     		str	r3, [r0, #36]
 227:Core/Src/stm32f4xx_hal_msp.c ****     {
 516              		.loc 1 227 5 is_stmt 1 view .LVU146
 227:Core/Src/stm32f4xx_hal_msp.c ****     {
 517              		.loc 1 227 9 is_stmt 0 view .LVU147
 518 00bc FFF7FEFF 		bl	HAL_DMA_Init
 519              	.LVL14:
ARM GAS  /tmp/cckzOAxY.s 			page 16


 227:Core/Src/stm32f4xx_hal_msp.c ****     {
 520              		.loc 1 227 8 view .LVU148
 521 00c0 70B9     		cbnz	r0, .L32
 522              	.L28:
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 523              		.loc 1 232 5 is_stmt 1 view .LVU149
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 524              		.loc 1 232 5 view .LVU150
 525 00c2 0C4B     		ldr	r3, .L33+12
 526 00c4 A363     		str	r3, [r4, #56]
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 527              		.loc 1 232 5 view .LVU151
 528 00c6 9C63     		str	r4, [r3, #56]
 235:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 529              		.loc 1 235 5 view .LVU152
 530 00c8 0022     		movs	r2, #0
 531 00ca 1146     		mov	r1, r2
 532 00cc 2520     		movs	r0, #37
 533 00ce FFF7FEFF 		bl	HAL_NVIC_SetPriority
 534              	.LVL15:
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 535              		.loc 1 236 5 view .LVU153
 536 00d2 2520     		movs	r0, #37
 537 00d4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 538              	.LVL16:
 539              		.loc 1 243 1 is_stmt 0 view .LVU154
 540 00d8 A1E7     		b	.L25
 541              	.L31:
 211:Core/Src/stm32f4xx_hal_msp.c ****     }
 542              		.loc 1 211 7 is_stmt 1 view .LVU155
 543 00da FFF7FEFF 		bl	Error_Handler
 544              	.LVL17:
 545 00de D8E7     		b	.L27
 546              	.L32:
 229:Core/Src/stm32f4xx_hal_msp.c ****     }
 547              		.loc 1 229 7 view .LVU156
 548 00e0 FFF7FEFF 		bl	Error_Handler
 549              	.LVL18:
 550 00e4 EDE7     		b	.L28
 551              	.L34:
 552 00e6 00BF     		.align	2
 553              	.L33:
 554 00e8 00000240 		.word	1073872896
 555 00ec 00000000 		.word	hdma_usart1_rx
 556 00f0 40640240 		.word	1073898560
 557 00f4 00000000 		.word	hdma_usart1_tx
 558 00f8 B8640240 		.word	1073898680
 559              		.cfi_endproc
 560              	.LFE138:
 562              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 563              		.align	1
 564              		.global	HAL_UART_MspDeInit
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 568              		.fpu fpv4-sp-d16
 570              	HAL_UART_MspDeInit:
ARM GAS  /tmp/cckzOAxY.s 			page 17


 571              	.LVL19:
 572              	.LFB139:
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c **** /**
 246:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 247:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 248:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 249:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 250:Core/Src/stm32f4xx_hal_msp.c **** */
 251:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 252:Core/Src/stm32f4xx_hal_msp.c **** {
 573              		.loc 1 252 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 253:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 577              		.loc 1 253 3 view .LVU158
 578              		.loc 1 253 11 is_stmt 0 view .LVU159
 579 0000 0268     		ldr	r2, [r0]
 580              		.loc 1 253 5 view .LVU160
 581 0002 0D4B     		ldr	r3, .L42
 582 0004 9A42     		cmp	r2, r3
 583 0006 00D0     		beq	.L41
 584 0008 7047     		bx	lr
 585              	.L41:
 252:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 586              		.loc 1 252 1 view .LVU161
 587 000a 10B5     		push	{r4, lr}
 588              	.LCFI12:
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 4, -8
 591              		.cfi_offset 14, -4
 592 000c 0446     		mov	r4, r0
 254:Core/Src/stm32f4xx_hal_msp.c ****   {
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 258:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 259:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 593              		.loc 1 259 5 is_stmt 1 view .LVU162
 594 000e 0B4A     		ldr	r2, .L42+4
 595 0010 536C     		ldr	r3, [r2, #68]
 596 0012 23F01003 		bic	r3, r3, #16
 597 0016 5364     		str	r3, [r2, #68]
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 262:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 263:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 264:Core/Src/stm32f4xx_hal_msp.c ****     */
 265:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 598              		.loc 1 265 5 view .LVU163
 599 0018 4FF4C061 		mov	r1, #1536
 600 001c 0848     		ldr	r0, .L42+8
 601              	.LVL20:
 602              		.loc 1 265 5 is_stmt 0 view .LVU164
 603 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 604              	.LVL21:
ARM GAS  /tmp/cckzOAxY.s 			page 18


 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 605              		.loc 1 268 5 is_stmt 1 view .LVU165
 606 0022 E06B     		ldr	r0, [r4, #60]
 607 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 608              	.LVL22:
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 609              		.loc 1 269 5 view .LVU166
 610 0028 A06B     		ldr	r0, [r4, #56]
 611 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 612              	.LVL23:
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 272:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 613              		.loc 1 272 5 view .LVU167
 614 002e 2520     		movs	r0, #37
 615 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 616              	.LVL24:
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 276:Core/Src/stm32f4xx_hal_msp.c ****   }
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c **** }
 617              		.loc 1 278 1 is_stmt 0 view .LVU168
 618 0034 10BD     		pop	{r4, pc}
 619              	.LVL25:
 620              	.L43:
 621              		.loc 1 278 1 view .LVU169
 622 0036 00BF     		.align	2
 623              	.L42:
 624 0038 00100140 		.word	1073811456
 625 003c 00380240 		.word	1073887232
 626 0040 00000240 		.word	1073872896
 627              		.cfi_endproc
 628              	.LFE139:
 630              		.text
 631              	.Letext0:
 632              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 633              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 634              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 635              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 636              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 637              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 638              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 639              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 640              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 641              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 642              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 643              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 644              		.file 14 "Core/Inc/main.h"
ARM GAS  /tmp/cckzOAxY.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cckzOAxY.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cckzOAxY.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cckzOAxY.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cckzOAxY.s:83     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cckzOAxY.s:90     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cckzOAxY.s:137    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/cckzOAxY.s:143    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cckzOAxY.s:150    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cckzOAxY.s:273    .text.HAL_TIM_MspPostInit:0000000000000074 $d
     /tmp/cckzOAxY.s:280    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cckzOAxY.s:287    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cckzOAxY.s:316    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/cckzOAxY.s:322    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cckzOAxY.s:329    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cckzOAxY.s:554    .text.HAL_UART_MspInit:00000000000000e8 $d
     /tmp/cckzOAxY.s:563    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cckzOAxY.s:570    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cckzOAxY.s:624    .text.HAL_UART_MspDeInit:0000000000000038 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_usart1_rx
hdma_usart1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
