Basic Logic Gates Design in Verilog with Testbench
