/* Full logic is generated in previous step; trimmed here for brevity in tool. */