#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 28 14:37:16 2022
# Process ID: 5276
# Current directory: D:/data/logic_design_lab/labs/lab4/lab4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11192 D:\data\logic_design_lab\labs\lab4\lab4_1\lab4_1.xpr
# Log file: D:/data/logic_design_lab/labs/lab4/lab4_1/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab4/lab4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 872.914 ; gain = 229.711
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab4_1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/binary_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_1_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim'
"xelab -wto 8bbba686cbb0491ca27d57a281b4725e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_1_test_behav xil_defaultlib.lab4_1_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8bbba686cbb0491ca27d57a281b4725e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_1_test_behav xil_defaultlib.lab4_1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.binary_down_counter
Compiling module xil_defaultlib.lab4_1
Compiling module xil_defaultlib.lab4_1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_1_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim/xsim.dir/lab4_1_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim/xsim.dir/lab4_1_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 28 14:45:44 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 28 14:45:44 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 895.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_1_test_behav -key {Behavioral:sim_1:Functional:lab4_1_test} -tclbatch {lab4_1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source lab4_1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 921.219 ; gain = 26.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 934.059 ; gain = 11.117
close_project
open_project D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new/lab4_2_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new/lab4_2_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab4_2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/binary_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/segment7.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new/lab4_2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim'
"xelab -wto d17c789fee434ad990afe07a41e9cab4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_2_test_behav xil_defaultlib.lab4_2_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d17c789fee434ad990afe07a41e9cab4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_2_test_behav xil_defaultlib.lab4_2_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.binary_down_counter
Compiling module xil_defaultlib.segment7
Compiling module xil_defaultlib.lab4_2
Compiling module xil_defaultlib.lab4_2_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_2_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim/xsim.dir/lab4_2_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim/xsim.dir/lab4_2_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 28 15:22:53 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 28 15:22:53 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 947.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_2_test_behav -key {Behavioral:sim_1:Functional:lab4_2_test} -tclbatch {lab4_2_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source lab4_2_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_2_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 949.488 ; gain = 1.563
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 949.488 ; gain = 0.000
close_project
open_project D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_3_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab4_3_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/binary_down_1digit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_down_1digit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_3_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim'
"xelab -wto c8b2220ac5dd4d5287d7d91c17b68540 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_3_test_behav xil_defaultlib.lab4_3_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8b2220ac5dd4d5287d7d91c17b68540 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_3_test_behav xil_defaultlib.lab4_3_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.binary_down_1digit_counter
Compiling module xil_defaultlib.segment7
Compiling module xil_defaultlib.lab4_3
Compiling module xil_defaultlib.lab4_3_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_3_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim/xsim.dir/lab4_3_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim/xsim.dir/lab4_3_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 28 15:28:07 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 28 15:28:07 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 967.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab4_3_test_behav -key {Behavioral:sim_1:Functional:lab4_3_test} -tclbatch {lab4_3_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source lab4_3_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab4_3_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 973.777 ; gain = 5.863
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 975.414 ; gain = 0.273
close_project
open_project D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab4_4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/binary_up_2digit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_up_2digit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/display_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'FREQ_DIV_COUNT' redefined [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v:25]
INFO: [VRFC 10-311] analyzing module segment7_frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'BCD_COUNTER_BITS' redefined [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v:22]
INFO: [VRFC 10-311] analyzing module lab4_4_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xelab -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab4_4_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xelab -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab4_4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/binary_up_2digit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_up_2digit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/display_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'FREQ_DIV_COUNT' redefined [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v:25]
INFO: [VRFC 10-311] analyzing module segment7_frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'BCD_COUNTER_BITS' redefined [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v:22]
INFO: [VRFC 10-311] analyzing module lab4_4_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xelab -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:60]
ERROR: [VRFC 10-3423] illegal output port connection to 'P' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:61]
ERROR: [VRFC 10-3423] illegal output port connection to 'P' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab4_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab4_4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/binary_up_2digit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_up_2digit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/display_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'FREQ_DIV_COUNT' redefined [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/segment7_frequency_divider.v:25]
INFO: [VRFC 10-311] analyzing module segment7_frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sim_1/new/lab4_4_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_4_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim'
"xelab -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2220c4e804e4401fab9fe06319fec8de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_4_test_behav xil_defaultlib.lab4_4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:60]
ERROR: [VRFC 10-3423] illegal output port connection to 'P' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:61]
ERROR: [VRFC 10-3423] illegal output port connection to 'P' [D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.srcs/sources_1/new/lab4_4.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/data/logic_design_lab/labs/lab4/lab4_4/lab4_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
