{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 20:45:38 2010 " "Info: Processing started: Sat Nov 27 20:45:38 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga:vgacko\|h_sync_b " "Info: Detected ripple clock \"vga:vgacko\|h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga:vgacko\|h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga:vgacko\|pixel_clock2 " "Info: Detected ripple clock \"vga:vgacko\|pixel_clock2\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 201 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga:vgacko\|pixel_clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register vga:vgacko\|znak_v\[2\] register vga:vgacko\|ram_address\[12\] 92.82 MHz 10.773 ns Internal " "Info: Clock \"clock\" has Internal fmax of 92.82 MHz between source register \"vga:vgacko\|znak_v\[2\]\" and destination register \"vga:vgacko\|ram_address\[12\]\" (period= 10.773 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.216 ns + Longest register register " "Info: + Longest register to register delay is 5.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vgacko\|znak_v\[2\] 1 REG LCFF_X43_Y25_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N5; Fanout = 8; REG Node = 'vga:vgacko\|znak_v\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|znak_v[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.620 ns) 1.294 ns vga:vgacko\|Add0~1 2 COMB LCCOMB_X43_Y25_N14 2 " "Info: 2: + IC(0.674 ns) + CELL(0.620 ns) = 1.294 ns; Loc. = LCCOMB_X43_Y25_N14; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.374 ns vga:vgacko\|Add0~3 3 COMB LCCOMB_X43_Y25_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LCCOMB_X43_Y25_N16; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { vga:vgacko|Add0~1 vga:vgacko|Add0~3 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.454 ns vga:vgacko\|Add0~5 4 COMB LCCOMB_X43_Y25_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.454 ns; Loc. = LCCOMB_X43_Y25_N18; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { vga:vgacko|Add0~3 vga:vgacko|Add0~5 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.912 ns vga:vgacko\|Add0~6 5 COMB LCCOMB_X43_Y25_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.912 ns; Loc. = LCCOMB_X43_Y25_N20; Fanout = 2; COMB Node = 'vga:vgacko\|Add0~6'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|Add0~5 vga:vgacko|Add0~6 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.517 ns) 3.012 ns vga:vgacko\|Add1~11 6 COMB LCCOMB_X44_Y25_N12 2 " "Info: 6: + IC(0.583 ns) + CELL(0.517 ns) = 3.012 ns; Loc. = LCCOMB_X44_Y25_N12; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { vga:vgacko|Add0~6 vga:vgacko|Add1~11 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.186 ns vga:vgacko\|Add1~13 7 COMB LCCOMB_X44_Y25_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 3.186 ns; Loc. = LCCOMB_X44_Y25_N14; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { vga:vgacko|Add1~11 vga:vgacko|Add1~13 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.644 ns vga:vgacko\|Add1~14 8 COMB LCCOMB_X44_Y25_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 3.644 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 2; COMB Node = 'vga:vgacko\|Add1~14'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|Add1~13 vga:vgacko|Add1~14 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.495 ns) 4.662 ns vga:vgacko\|ram_address\[11\]~35 9 COMB LCCOMB_X45_Y25_N20 1 " "Info: 9: + IC(0.523 ns) + CELL(0.495 ns) = 4.662 ns; Loc. = LCCOMB_X45_Y25_N20; Fanout = 1; COMB Node = 'vga:vgacko\|ram_address\[11\]~35'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { vga:vgacko|Add1~14 vga:vgacko|ram_address[11]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.120 ns vga:vgacko\|ram_address\[12\]~36 10 COMB LCCOMB_X45_Y25_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.120 ns; Loc. = LCCOMB_X45_Y25_N22; Fanout = 1; COMB Node = 'vga:vgacko\|ram_address\[12\]~36'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.216 ns vga:vgacko\|ram_address\[12\] 11 REG LCFF_X45_Y25_N23 1 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 5.216 ns; Loc. = LCFF_X45_Y25_N23; Fanout = 1; REG Node = 'vga:vgacko\|ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.436 ns ( 65.87 % ) " "Info: Total cell delay = 3.436 ns ( 65.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.780 ns ( 34.13 % ) " "Info: Total interconnect delay = 1.780 ns ( 34.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 vga:vgacko|Add0~3 vga:vgacko|Add0~5 vga:vgacko|Add0~6 vga:vgacko|Add1~11 vga:vgacko|Add1~13 vga:vgacko|Add1~14 vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { vga:vgacko|znak_v[2] {} vga:vgacko|Add0~1 {} vga:vgacko|Add0~3 {} vga:vgacko|Add0~5 {} vga:vgacko|Add0~6 {} vga:vgacko|Add1~11 {} vga:vgacko|Add1~13 {} vga:vgacko|Add1~14 {} vga:vgacko|ram_address[11]~35 {} vga:vgacko|ram_address[12]~36 {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.674ns 0.000ns 0.000ns 0.000ns 0.583ns 0.000ns 0.000ns 0.523ns 0.000ns 0.000ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.458ns 0.517ns 0.174ns 0.458ns 0.495ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.318 ns - Smallest " "Info: - Smallest clock skew is -5.318 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.602 ns) 2.902 ns vga:vgacko\|ram_address\[12\] 3 REG LCFF_X45_Y25_N23 1 " "Info: 3: + IC(1.085 ns) + CELL(0.602 ns) = 2.902 ns; Loc. = LCFF_X45_Y25_N23; Fanout = 1; REG Node = 'vga:vgacko\|ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.44 % ) " "Info: Total cell delay = 1.638 ns ( 56.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.264 ns ( 43.56 % ) " "Info: Total interconnect delay = 1.264 ns ( 43.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clock clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.000ns 0.179ns 1.085ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.220 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.879 ns) 3.177 ns vga:vgacko\|pixel_clock2 2 REG LCFF_X22_Y22_N1 4 " "Info: 2: + IC(1.262 ns) + CELL(0.879 ns) = 3.177 ns; Loc. = LCFF_X22_Y22_N1; Fanout = 4; REG Node = 'vga:vgacko\|pixel_clock2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { clock vga:vgacko|pixel_clock2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 4.389 ns vga:vgacko\|h_sync_b 3 REG LCFF_X22_Y22_N5 5 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 4.389 ns; Loc. = LCFF_X22_Y22_N5; Fanout = 5; REG Node = 'vga:vgacko\|h_sync_b'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.000 ns) 6.531 ns vga:vgacko\|h_sync_b~clkctrl 4 COMB CLKCTRL_G0 47 " "Info: 4: + IC(2.142 ns) + CELL(0.000 ns) = 6.531 ns; Loc. = CLKCTRL_G0; Fanout = 47; COMB Node = 'vga:vgacko\|h_sync_b~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.602 ns) 8.220 ns vga:vgacko\|znak_v\[2\] 5 REG LCFF_X43_Y25_N5 8 " "Info: 5: + IC(1.087 ns) + CELL(0.602 ns) = 8.220 ns; Loc. = LCFF_X43_Y25_N5; Fanout = 8; REG Node = 'vga:vgacko\|znak_v\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.396 ns ( 41.31 % ) " "Info: Total cell delay = 3.396 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.824 ns ( 58.69 % ) " "Info: Total interconnect delay = 4.824 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { clock vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { clock {} clock~combout {} vga:vgacko|pixel_clock2 {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|znak_v[2] {} } { 0.000ns 0.000ns 1.262ns 0.333ns 2.142ns 1.087ns } { 0.000ns 1.036ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clock clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.000ns 0.179ns 1.085ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { clock vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { clock {} clock~combout {} vga:vgacko|pixel_clock2 {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|znak_v[2] {} } { 0.000ns 0.000ns 1.262ns 0.333ns 2.142ns 1.087ns } { 0.000ns 1.036ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 133 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { vga:vgacko|znak_v[2] vga:vgacko|Add0~1 vga:vgacko|Add0~3 vga:vgacko|Add0~5 vga:vgacko|Add0~6 vga:vgacko|Add1~11 vga:vgacko|Add1~13 vga:vgacko|Add1~14 vga:vgacko|ram_address[11]~35 vga:vgacko|ram_address[12]~36 vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { vga:vgacko|znak_v[2] {} vga:vgacko|Add0~1 {} vga:vgacko|Add0~3 {} vga:vgacko|Add0~5 {} vga:vgacko|Add0~6 {} vga:vgacko|Add1~11 {} vga:vgacko|Add1~13 {} vga:vgacko|Add1~14 {} vga:vgacko|ram_address[11]~35 {} vga:vgacko|ram_address[12]~36 {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.674ns 0.000ns 0.000ns 0.000ns 0.583ns 0.000ns 0.000ns 0.523ns 0.000ns 0.000ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.458ns 0.517ns 0.174ns 0.458ns 0.495ns 0.458ns 0.096ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clock clock~clkctrl vga:vgacko|ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram_address[12] {} } { 0.000ns 0.000ns 0.179ns 1.085ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { clock vga:vgacko|pixel_clock2 vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|znak_v[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { clock {} clock~combout {} vga:vgacko|pixel_clock2 {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|znak_v[2] {} } { 0.000ns 0.000ns 1.262ns 0.333ns 2.142ns 1.087ns } { 0.000ns 1.036ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg key1 clock 8.465 ns memory " "Info: tsu for memory \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg\" (data pin = \"key1\", clock pin = \"clock\") is 8.465 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.455 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key1 1 PIN PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N23; Fanout = 2; PIN Node = 'key1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.065 ns) + CELL(0.458 ns) 7.387 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode3\|eq_node\[0\] 2 COMB LCCOMB_X43_Y26_N22 16 " "Info: 2: + IC(6.065 ns) + CELL(0.458 ns) = 7.387 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 16; COMB Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode3\|eq_node\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.523 ns" { key1 vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] } "NODE_NAME" } } { "db/decode_1oa.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/decode_1oa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.718 ns) + CELL(0.350 ns) 11.455 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg 3 MEM M4K_X13_Y13 0 " "Info: 3: + IC(3.718 ns) + CELL(0.350 ns) = 11.455 ns; Loc. = M4K_X13_Y13; Fanout = 0; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.068 ns" { vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 570 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 14.60 % ) " "Info: Total cell delay = 1.672 ns ( 14.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.783 ns ( 85.40 % ) " "Info: Total interconnect delay = 9.783 ns ( 85.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.455 ns" { key1 vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "11.455 ns" { key1 {} key1~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 6.065ns 3.718ns } { 0.000ns 0.864ns 0.458ns 0.350ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 570 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.030 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 3.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.783 ns) 3.030 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg 3 MEM M4K_X13_Y13 0 " "Info: 3: + IC(1.032 ns) + CELL(0.783 ns) = 3.030 ns; Loc. = M4K_X13_Y13; Fanout = 0; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a14~portb_we_reg'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 570 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.819 ns ( 60.03 % ) " "Info: Total cell delay = 1.819 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 39.97 % ) " "Info: Total interconnect delay = 1.211 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 0.179ns 1.032ns } { 0.000ns 1.036ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.455 ns" { key1 vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "11.455 ns" { key1 {} key1~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[0] {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 6.065ns 3.718ns } { 0.000ns 0.864ns 0.458ns 0.350ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg {} } { 0.000ns 0.000ns 0.179ns 1.032ns } { 0.000ns 1.036ns 0.000ns 0.783ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_r\[0\] ramadr\[11\] 76.774 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_r\[0\]\" through register \"ramadr\[11\]\" is 76.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.894 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.602 ns) 2.894 ns ramadr\[11\] 3 REG LCFF_X43_Y26_N11 48 " "Info: 3: + IC(1.077 ns) + CELL(0.602 ns) = 2.894 ns; Loc. = LCFF_X43_Y26_N11; Fanout = 48; REG Node = 'ramadr\[11\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { clock~clkctrl ramadr[11] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.60 % ) " "Info: Total cell delay = 1.638 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.256 ns ( 43.40 % ) " "Info: Total interconnect delay = 1.256 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock clock~clkctrl ramadr[11] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[11] {} } { 0.000ns 0.000ns 0.179ns 1.077ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "73.603 ns + Longest register pin " "Info: + Longest register to pin delay is 73.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ramadr\[11\] 1 REG LCFF_X43_Y26_N11 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N11; Fanout = 48; REG Node = 'ramadr\[11\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramadr[11] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.517 ns) 2.659 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[5\]~3 2 COMB LCCOMB_X30_Y24_N18 2 " "Info: 2: + IC(2.142 ns) + CELL(0.517 ns) = 2.659 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { ramadr[11] lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.117 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[6\]~4 3 COMB LCCOMB_X30_Y24_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 3.117 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_6_result_int\[6\]~4'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.322 ns) 4.229 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[84\]~145 4 COMB LCCOMB_X29_Y24_N28 2 " "Info: 4: + IC(0.790 ns) + CELL(0.322 ns) = 4.229 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[84\]~145'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.517 ns) 5.546 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[7\]~7 5 COMB LCCOMB_X30_Y24_N8 1 " "Info: 5: + IC(0.800 ns) + CELL(0.517 ns) = 5.546 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.004 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[8\]~8 6 COMB LCCOMB_X30_Y24_N10 21 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.004 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 21; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_7_result_int\[8\]~8'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.545 ns) 7.476 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[94\]~157 7 COMB LCCOMB_X33_Y24_N0 2 " "Info: 7: + IC(0.927 ns) + CELL(0.545 ns) = 7.476 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[94\]~157'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.495 ns) 8.567 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[4\]~1 8 COMB LCCOMB_X32_Y24_N16 2 " "Info: 8: + IC(0.596 ns) + CELL(0.495 ns) = 8.567 ns; Loc. = LCCOMB_X32_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[4\]~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.647 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[5\]~3 9 COMB LCCOMB_X32_Y24_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.647 ns; Loc. = LCCOMB_X32_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.727 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[6\]~5 10 COMB LCCOMB_X32_Y24_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.727 ns; Loc. = LCCOMB_X32_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.807 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[7\]~7 11 COMB LCCOMB_X32_Y24_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.807 ns; Loc. = LCCOMB_X32_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.887 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[8\]~9 12 COMB LCCOMB_X32_Y24_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.887 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.345 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[9\]~10 13 COMB LCCOMB_X32_Y24_N26 25 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 9.345 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 25; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_8_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.322 ns) 10.559 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[108\]~163 14 COMB LCCOMB_X36_Y24_N18 2 " "Info: 14: + IC(0.892 ns) + CELL(0.322 ns) = 10.559 ns; Loc. = LCCOMB_X36_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[108\]~163'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.517 ns) 11.886 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[5\]~3 15 COMB LCCOMB_X35_Y24_N10 2 " "Info: 15: + IC(0.810 ns) + CELL(0.517 ns) = 11.886 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.966 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[6\]~5 16 COMB LCCOMB_X35_Y24_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 11.966 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 12.140 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[7\]~7 17 COMB LCCOMB_X35_Y24_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.174 ns) = 12.140 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.220 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[8\]~9 18 COMB LCCOMB_X35_Y24_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 12.220 ns; Loc. = LCCOMB_X35_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.300 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[9\]~11 19 COMB LCCOMB_X35_Y24_N18 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 12.300 ns; Loc. = LCCOMB_X35_Y24_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[9\]~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.758 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[10\]~12 20 COMB LCCOMB_X35_Y24_N20 28 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 12.758 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 28; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_9_result_int\[10\]~12'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.427 ns) 14.051 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[121\]~172 21 COMB LCCOMB_X36_Y24_N28 2 " "Info: 21: + IC(0.866 ns) + CELL(0.427 ns) = 14.051 ns; Loc. = LCCOMB_X36_Y24_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[121\]~172'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.495 ns) 15.342 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[5\]~3 22 COMB LCCOMB_X34_Y24_N4 2 " "Info: 22: + IC(0.796 ns) + CELL(0.495 ns) = 15.342 ns; Loc. = LCCOMB_X34_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.422 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[6\]~5 23 COMB LCCOMB_X34_Y24_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 15.422 ns; Loc. = LCCOMB_X34_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.502 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[7\]~7 24 COMB LCCOMB_X34_Y24_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 15.502 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.582 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[8\]~9 25 COMB LCCOMB_X34_Y24_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 15.582 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.662 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[9\]~11 26 COMB LCCOMB_X34_Y24_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 15.662 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[9\]~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 15.836 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[10\]~13 27 COMB LCCOMB_X34_Y24_N14 1 " "Info: 27: + IC(0.000 ns) + CELL(0.174 ns) = 15.836 ns; Loc. = LCCOMB_X34_Y24_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[10\]~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.294 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[11\]~14 28 COMB LCCOMB_X34_Y24_N16 31 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 16.294 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 31; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_10_result_int\[11\]~14'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.461 ns) 17.301 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[133\]~238 29 COMB LCCOMB_X35_Y24_N28 3 " "Info: 29: + IC(0.546 ns) + CELL(0.461 ns) = 17.301 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[133\]~238'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.517 ns) 19.390 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[4\]~1 30 COMB LCCOMB_X34_Y25_N6 2 " "Info: 30: + IC(1.572 ns) + CELL(0.517 ns) = 19.390 ns; Loc. = LCCOMB_X34_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[4\]~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.470 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[5\]~3 31 COMB LCCOMB_X34_Y25_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 19.470 ns; Loc. = LCCOMB_X34_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.550 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[6\]~5 32 COMB LCCOMB_X34_Y25_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 19.550 ns; Loc. = LCCOMB_X34_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.630 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[7\]~7 33 COMB LCCOMB_X34_Y25_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 19.630 ns; Loc. = LCCOMB_X34_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 19.804 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[8\]~9 34 COMB LCCOMB_X34_Y25_N14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.174 ns) = 19.804 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.884 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[9\]~11 35 COMB LCCOMB_X34_Y25_N16 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 19.884 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[9\]~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.964 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[10\]~13 36 COMB LCCOMB_X34_Y25_N18 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 19.964 ns; Loc. = LCCOMB_X34_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[10\]~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.044 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[11\]~15 37 COMB LCCOMB_X34_Y25_N20 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.044 ns; Loc. = LCCOMB_X34_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[11\]~15'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.502 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[12\]~16 38 COMB LCCOMB_X34_Y25_N22 22 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 20.502 ns; Loc. = LCCOMB_X34_Y25_N22; Fanout = 22; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_11_result_int\[12\]~16'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.521 ns) 21.369 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[147\]~191 39 COMB LCCOMB_X34_Y25_N2 3 " "Info: 39: + IC(0.346 ns) + CELL(0.521 ns) = 21.369 ns; Loc. = LCCOMB_X34_Y25_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[147\]~191'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.517 ns) 23.513 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[5\]~3 40 COMB LCCOMB_X32_Y25_N6 2 " "Info: 40: + IC(1.627 ns) + CELL(0.517 ns) = 23.513 ns; Loc. = LCCOMB_X32_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.593 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[6\]~5 41 COMB LCCOMB_X32_Y25_N8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 23.593 ns; Loc. = LCCOMB_X32_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.673 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[7\]~7 42 COMB LCCOMB_X32_Y25_N10 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 23.673 ns; Loc. = LCCOMB_X32_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.753 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[8\]~9 43 COMB LCCOMB_X32_Y25_N12 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 23.753 ns; Loc. = LCCOMB_X32_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 23.927 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[9\]~11 44 COMB LCCOMB_X32_Y25_N14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.174 ns) = 23.927 ns; Loc. = LCCOMB_X32_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[9\]~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.007 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[10\]~13 45 COMB LCCOMB_X32_Y25_N16 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 24.007 ns; Loc. = LCCOMB_X32_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[10\]~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.087 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[11\]~15 46 COMB LCCOMB_X32_Y25_N18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 24.087 ns; Loc. = LCCOMB_X32_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[11\]~15'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.167 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[12\]~17 47 COMB LCCOMB_X32_Y25_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 24.167 ns; Loc. = LCCOMB_X32_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[12\]~17'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.625 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[13\]~18 48 COMB LCCOMB_X32_Y25_N22 11 " "Info: 48: + IC(0.000 ns) + CELL(0.458 ns) = 24.625 ns; Loc. = LCCOMB_X32_Y25_N22; Fanout = 11; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_12_result_int\[13\]~18'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.319 ns) 25.860 ns lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[160\]~209 49 COMB LCCOMB_X31_Y24_N18 3 " "Info: 49: + IC(0.916 ns) + CELL(0.319 ns) = 25.860 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_08m:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|StageOut\[160\]~209'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[160]~209 } "NODE_NAME" } } { "db/alt_u_div_g5f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_g5f.tdf" 103 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.495 ns) 27.528 ns Add0~5 50 COMB LCCOMB_X33_Y26_N8 2 " "Info: 50: + IC(1.173 ns) + CELL(0.495 ns) = 27.528 ns; Loc. = LCCOMB_X33_Y26_N8; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[160]~209 Add0~5 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.608 ns Add0~7 51 COMB LCCOMB_X33_Y26_N10 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 27.608 ns; Loc. = LCCOMB_X33_Y26_N10; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.688 ns Add0~9 52 COMB LCCOMB_X33_Y26_N12 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 27.688 ns; Loc. = LCCOMB_X33_Y26_N12; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 27.862 ns Add0~11 53 COMB LCCOMB_X33_Y26_N14 2 " "Info: 53: + IC(0.000 ns) + CELL(0.174 ns) = 27.862 ns; Loc. = LCCOMB_X33_Y26_N14; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 27.942 ns Add0~13 54 COMB LCCOMB_X33_Y26_N16 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 27.942 ns; Loc. = LCCOMB_X33_Y26_N16; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.022 ns Add0~15 55 COMB LCCOMB_X33_Y26_N18 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 28.022 ns; Loc. = LCCOMB_X33_Y26_N18; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.102 ns Add0~17 56 COMB LCCOMB_X33_Y26_N20 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 28.102 ns; Loc. = LCCOMB_X33_Y26_N20; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.182 ns Add0~19 57 COMB LCCOMB_X33_Y26_N22 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 28.182 ns; Loc. = LCCOMB_X33_Y26_N22; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.262 ns Add0~21 58 COMB LCCOMB_X33_Y26_N24 1 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 28.262 ns; Loc. = LCCOMB_X33_Y26_N24; Fanout = 1; COMB Node = 'Add0~21'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.720 ns Add0~22 59 COMB LCCOMB_X33_Y26_N26 29 " "Info: 59: + IC(0.000 ns) + CELL(0.458 ns) = 28.720 ns; Loc. = LCCOMB_X33_Y26_N26; Fanout = 29; COMB Node = 'Add0~22'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~21 Add0~22 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.517 ns) 30.126 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~3 60 COMB LCCOMB_X34_Y26_N4 1 " "Info: 60: + IC(0.889 ns) + CELL(0.517 ns) = 30.126 ns; Loc. = LCCOMB_X34_Y26_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { Add0~22 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.206 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~5 61 COMB LCCOMB_X34_Y26_N6 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 30.206 ns; Loc. = LCCOMB_X34_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.286 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~7 62 COMB LCCOMB_X34_Y26_N8 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 30.286 ns; Loc. = LCCOMB_X34_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.366 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~9 63 COMB LCCOMB_X34_Y26_N10 2 " "Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 30.366 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.446 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~11 64 COMB LCCOMB_X34_Y26_N12 2 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 30.446 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 30.620 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~13 65 COMB LCCOMB_X34_Y26_N14 2 " "Info: 65: + IC(0.000 ns) + CELL(0.174 ns) = 30.620 ns; Loc. = LCCOMB_X34_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.700 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~15 66 COMB LCCOMB_X34_Y26_N16 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 30.700 ns; Loc. = LCCOMB_X34_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~15'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.780 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~17 67 COMB LCCOMB_X34_Y26_N18 2 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 30.780 ns; Loc. = LCCOMB_X34_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~17'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 30.860 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~19 68 COMB LCCOMB_X34_Y26_N20 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 30.860 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~19'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 31.318 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~20 69 COMB LCCOMB_X34_Y26_N22 4 " "Info: 69: + IC(0.000 ns) + CELL(0.458 ns) = 31.318 ns; Loc. = LCCOMB_X34_Y26_N22; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|lpm_abs_1s9:my_abs_num\|cs2a\[1\]~20'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 } "NODE_NAME" } } { "db/lpm_abs_1s9.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/lpm_abs_1s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.517 ns) 32.719 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[4\]~1 70 COMB LCCOMB_X34_Y27_N10 2 " "Info: 70: + IC(0.884 ns) + CELL(0.517 ns) = 32.719 ns; Loc. = LCCOMB_X34_Y27_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[4\]~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.799 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[5\]~3 71 COMB LCCOMB_X34_Y27_N12 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 32.799 ns; Loc. = LCCOMB_X34_Y27_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 32.973 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[6\]~5 72 COMB LCCOMB_X34_Y27_N14 2 " "Info: 72: + IC(0.000 ns) + CELL(0.174 ns) = 32.973 ns; Loc. = LCCOMB_X34_Y27_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.053 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[7\]~7 73 COMB LCCOMB_X34_Y27_N16 1 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 33.053 ns; Loc. = LCCOMB_X34_Y27_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 33.511 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[8\]~8 74 COMB LCCOMB_X34_Y27_N18 19 " "Info: 74: + IC(0.000 ns) + CELL(0.458 ns) = 33.511 ns; Loc. = LCCOMB_X34_Y27_N18; Fanout = 19; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_7_result_int\[8\]~8'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.545 ns) 34.890 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[66\]~141 75 COMB LCCOMB_X37_Y27_N0 2 " "Info: 75: + IC(0.834 ns) + CELL(0.545 ns) = 34.890 ns; Loc. = LCCOMB_X37_Y27_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[66\]~141'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.495 ns) 36.185 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[4\]~1 76 COMB LCCOMB_X35_Y27_N10 2 " "Info: 76: + IC(0.800 ns) + CELL(0.495 ns) = 36.185 ns; Loc. = LCCOMB_X35_Y27_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[4\]~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.265 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[5\]~3 77 COMB LCCOMB_X35_Y27_N12 2 " "Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 36.265 ns; Loc. = LCCOMB_X35_Y27_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 36.439 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[6\]~5 78 COMB LCCOMB_X35_Y27_N14 2 " "Info: 78: + IC(0.000 ns) + CELL(0.174 ns) = 36.439 ns; Loc. = LCCOMB_X35_Y27_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.519 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[7\]~7 79 COMB LCCOMB_X35_Y27_N16 1 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 36.519 ns; Loc. = LCCOMB_X35_Y27_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.599 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[8\]~9 80 COMB LCCOMB_X35_Y27_N18 1 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 36.599 ns; Loc. = LCCOMB_X35_Y27_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 37.057 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[9\]~10 81 COMB LCCOMB_X35_Y27_N20 23 " "Info: 81: + IC(0.000 ns) + CELL(0.458 ns) = 37.057 ns; Loc. = LCCOMB_X35_Y27_N20; Fanout = 23; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_8_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.178 ns) 38.741 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[79\]~213 82 COMB LCCOMB_X40_Y25_N30 1 " "Info: 82: + IC(1.506 ns) + CELL(0.178 ns) = 38.741 ns; Loc. = LCCOMB_X40_Y25_N30; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[79\]~213'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.517 ns) 40.447 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[8\]~9 83 COMB LCCOMB_X37_Y27_N16 1 " "Info: 83: + IC(1.189 ns) + CELL(0.517 ns) = 40.447 ns; Loc. = LCCOMB_X37_Y27_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 40.905 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[9\]~10 84 COMB LCCOMB_X37_Y27_N18 24 " "Info: 84: + IC(0.000 ns) + CELL(0.458 ns) = 40.905 ns; Loc. = LCCOMB_X37_Y27_N18; Fanout = 24; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_9_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.177 ns) 42.070 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[85\]~153 85 COMB LCCOMB_X37_Y25_N22 2 " "Info: 85: + IC(0.988 ns) + CELL(0.177 ns) = 42.070 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[85\]~153'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.596 ns) 43.575 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[5\]~3 86 COMB LCCOMB_X36_Y27_N14 2 " "Info: 86: + IC(0.909 ns) + CELL(0.596 ns) = 43.575 ns; Loc. = LCCOMB_X36_Y27_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.655 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[6\]~5 87 COMB LCCOMB_X36_Y27_N16 2 " "Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 43.655 ns; Loc. = LCCOMB_X36_Y27_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.735 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[7\]~7 88 COMB LCCOMB_X36_Y27_N18 1 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 43.735 ns; Loc. = LCCOMB_X36_Y27_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.815 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[8\]~9 89 COMB LCCOMB_X36_Y27_N20 1 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 43.815 ns; Loc. = LCCOMB_X36_Y27_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 44.273 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[9\]~10 90 COMB LCCOMB_X36_Y27_N22 24 " "Info: 90: + IC(0.000 ns) + CELL(0.458 ns) = 44.273 ns; Loc. = LCCOMB_X36_Y27_N22; Fanout = 24; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_10_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.322 ns) 45.524 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[95\]~224 91 COMB LCCOMB_X37_Y25_N6 3 " "Info: 91: + IC(0.929 ns) + CELL(0.322 ns) = 45.524 ns; Loc. = LCCOMB_X37_Y25_N6; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[95\]~224'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.517 ns) 47.527 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[6\]~5 92 COMB LCCOMB_X35_Y26_N10 2 " "Info: 92: + IC(1.486 ns) + CELL(0.517 ns) = 47.527 ns; Loc. = LCCOMB_X35_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.607 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[7\]~7 93 COMB LCCOMB_X35_Y26_N12 1 " "Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 47.607 ns; Loc. = LCCOMB_X35_Y26_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 47.781 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[8\]~9 94 COMB LCCOMB_X35_Y26_N14 1 " "Info: 94: + IC(0.000 ns) + CELL(0.174 ns) = 47.781 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 48.239 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[9\]~10 95 COMB LCCOMB_X35_Y26_N16 22 " "Info: 95: + IC(0.000 ns) + CELL(0.458 ns) = 48.239 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 22; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_11_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.521 ns) 49.600 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[102\]~201 96 COMB LCCOMB_X37_Y25_N14 3 " "Info: 96: + IC(0.840 ns) + CELL(0.521 ns) = 49.600 ns; Loc. = LCCOMB_X37_Y25_N14; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[102\]~201'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.495 ns) 50.977 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[4\]~1 97 COMB LCCOMB_X37_Y26_N0 2 " "Info: 97: + IC(0.882 ns) + CELL(0.495 ns) = 50.977 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[4\]~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.057 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[5\]~3 98 COMB LCCOMB_X37_Y26_N2 2 " "Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 51.057 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.137 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[6\]~5 99 COMB LCCOMB_X37_Y26_N4 2 " "Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 51.137 ns; Loc. = LCCOMB_X37_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.217 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[7\]~7 100 COMB LCCOMB_X37_Y26_N6 1 " "Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 51.217 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.297 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[8\]~9 101 COMB LCCOMB_X37_Y26_N8 1 " "Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 51.297 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 51.755 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[9\]~10 102 COMB LCCOMB_X37_Y26_N10 19 " "Info: 102: + IC(0.000 ns) + CELL(0.458 ns) = 51.755 ns; Loc. = LCCOMB_X37_Y26_N10; Fanout = 19; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_12_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.455 ns) 52.806 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[111\]~207 103 COMB LCCOMB_X38_Y26_N28 3 " "Info: 103: + IC(0.596 ns) + CELL(0.455 ns) = 52.806 ns; Loc. = LCCOMB_X38_Y26_N28; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[111\]~207'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.517 ns) 53.869 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[4\]~1 104 COMB LCCOMB_X38_Y26_N4 2 " "Info: 104: + IC(0.546 ns) + CELL(0.517 ns) = 53.869 ns; Loc. = LCCOMB_X38_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[4\]~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.949 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[5\]~3 105 COMB LCCOMB_X38_Y26_N6 2 " "Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 53.949 ns; Loc. = LCCOMB_X38_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[5\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.029 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[6\]~5 106 COMB LCCOMB_X38_Y26_N8 2 " "Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 54.029 ns; Loc. = LCCOMB_X38_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.109 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[7\]~7 107 COMB LCCOMB_X38_Y26_N10 1 " "Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 54.109 ns; Loc. = LCCOMB_X38_Y26_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.189 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[8\]~9 108 COMB LCCOMB_X38_Y26_N12 1 " "Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 54.189 ns; Loc. = LCCOMB_X38_Y26_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 54.647 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[9\]~10 109 COMB LCCOMB_X38_Y26_N14 13 " "Info: 109: + IC(0.000 ns) + CELL(0.458 ns) = 54.647 ns; Loc. = LCCOMB_X38_Y26_N14; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_13_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.521 ns) 55.687 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[122\]~210 110 COMB LCCOMB_X37_Y26_N22 1 " "Info: 110: + IC(0.519 ns) + CELL(0.521 ns) = 55.687 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|StageOut\[122\]~210'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 113 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.517 ns) 57.036 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[6\]~5 111 COMB LCCOMB_X40_Y26_N6 1 " "Info: 111: + IC(0.832 ns) + CELL(0.517 ns) = 57.036 ns; Loc. = LCCOMB_X40_Y26_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[6\]~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 57.116 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[7\]~7 112 COMB LCCOMB_X40_Y26_N8 1 " "Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 57.116 ns; Loc. = LCCOMB_X40_Y26_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[7\]~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 57.196 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[8\]~9 113 COMB LCCOMB_X40_Y26_N10 1 " "Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 57.196 ns; Loc. = LCCOMB_X40_Y26_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[8\]~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 57.654 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[9\]~10 114 COMB LCCOMB_X40_Y26_N12 3 " "Info: 114: + IC(0.000 ns) + CELL(0.458 ns) = 57.654 ns; Loc. = LCCOMB_X40_Y26_N12; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|alt_u_div_s2f:divider\|add_sub_14_result_int\[9\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_s2f.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/alt_u_div_s2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.495 ns) 59.010 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~1 115 COMB LCCOMB_X40_Y25_N2 2 " "Info: 115: + IC(0.861 ns) + CELL(0.495 ns) = 59.010 ns; Loc. = LCCOMB_X40_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.090 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~3 116 COMB LCCOMB_X40_Y25_N4 2 " "Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 59.090 ns; Loc. = LCCOMB_X40_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.170 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~5 117 COMB LCCOMB_X40_Y25_N6 2 " "Info: 117: + IC(0.000 ns) + CELL(0.080 ns) = 59.170 ns; Loc. = LCCOMB_X40_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~5'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.250 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~7 118 COMB LCCOMB_X40_Y25_N8 2 " "Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 59.250 ns; Loc. = LCCOMB_X40_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.330 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~9 119 COMB LCCOMB_X40_Y25_N10 2 " "Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 59.330 ns; Loc. = LCCOMB_X40_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.410 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~11 120 COMB LCCOMB_X40_Y25_N12 2 " "Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 59.410 ns; Loc. = LCCOMB_X40_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 59.584 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~13 121 COMB LCCOMB_X40_Y25_N14 2 " "Info: 121: + IC(0.000 ns) + CELL(0.174 ns) = 59.584 ns; Loc. = LCCOMB_X40_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.664 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~15 122 COMB LCCOMB_X40_Y25_N16 2 " "Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 59.664 ns; Loc. = LCCOMB_X40_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~15'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.744 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~17 123 COMB LCCOMB_X40_Y25_N18 2 " "Info: 123: + IC(0.000 ns) + CELL(0.080 ns) = 59.744 ns; Loc. = LCCOMB_X40_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~17'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 59.824 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~19 124 COMB LCCOMB_X40_Y25_N20 1 " "Info: 124: + IC(0.000 ns) + CELL(0.080 ns) = 59.824 ns; Loc. = LCCOMB_X40_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~19'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 60.282 ns lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~20 125 COMB LCCOMB_X40_Y25_N22 1 " "Info: 125: + IC(0.000 ns) + CELL(0.458 ns) = 60.282 ns; Loc. = LCCOMB_X40_Y25_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_bso:auto_generated\|abs_divider_obg:divider\|op_1~20'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.541 ns) 61.919 ns signal_r~15 126 COMB LCCOMB_X45_Y25_N26 1 " "Info: 126: + IC(1.096 ns) + CELL(0.541 ns) = 61.919 ns; Loc. = LCCOMB_X45_Y25_N26; Fanout = 1; COMB Node = 'signal_r~15'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 signal_r~15 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.322 ns) 62.785 ns signal_r~17 127 COMB LCCOMB_X44_Y25_N26 1 " "Info: 127: + IC(0.544 ns) + CELL(0.322 ns) = 62.785 ns; Loc. = LCCOMB_X44_Y25_N26; Fanout = 1; COMB Node = 'signal_r~17'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { signal_r~15 signal_r~17 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 63.574 ns signal_r~20 128 COMB LCCOMB_X44_Y25_N22 1 " "Info: 128: + IC(0.298 ns) + CELL(0.491 ns) = 63.574 ns; Loc. = LCCOMB_X44_Y25_N22; Fanout = 1; COMB Node = 'signal_r~20'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { signal_r~17 signal_r~20 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.178 ns) 65.549 ns signal_r~34 129 COMB LCCOMB_X33_Y26_N28 1 " "Info: 129: + IC(1.797 ns) + CELL(0.178 ns) = 65.549 ns; Loc. = LCCOMB_X33_Y26_N28; Fanout = 1; COMB Node = 'signal_r~34'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { signal_r~20 signal_r~34 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 66.011 ns signal_r~35 130 COMB LCCOMB_X33_Y26_N30 9 " "Info: 130: + IC(0.284 ns) + CELL(0.178 ns) = 66.011 ns; Loc. = LCCOMB_X33_Y26_N30; Fanout = 9; COMB Node = 'signal_r~35'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { signal_r~34 signal_r~35 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.322 ns) 68.153 ns signal_r~31 131 COMB LCCOMB_X23_Y22_N14 4 " "Info: 131: + IC(1.820 ns) + CELL(0.322 ns) = 68.153 ns; Loc. = LCCOMB_X23_Y22_N14; Fanout = 4; COMB Node = 'signal_r~31'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { signal_r~35 signal_r~31 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(3.016 ns) 73.603 ns signal_r\[0\] 132 PIN PIN_C8 0 " "Info: 132: + IC(2.434 ns) + CELL(3.016 ns) = 73.603 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'signal_r\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { signal_r~31 signal_r[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "35.041 ns ( 47.61 % ) " "Info: Total cell delay = 35.041 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "38.562 ns ( 52.39 % ) " "Info: Total interconnect delay = 38.562 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "73.603 ns" { ramadr[11] lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[160]~209 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~22 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 signal_r~15 signal_r~17 signal_r~20 signal_r~34 signal_r~35 signal_r~31 signal_r[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "73.603 ns" { ramadr[11] {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[160]~209 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~22 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 {} signal_r~15 {} signal_r~17 {} signal_r~20 {} signal_r~34 {} signal_r~35 {} signal_r~31 {} signal_r[0] {} } { 0.000ns 2.142ns 0.000ns 0.790ns 0.800ns 0.000ns 0.927ns 0.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.892ns 0.810ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.866ns 0.796ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.546ns 1.572ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.346ns 1.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.916ns 1.173ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.884ns 0.000ns 0.000ns 0.000ns 0.000ns 0.834ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.506ns 1.189ns 0.000ns 0.988ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.929ns 1.486ns 0.000ns 0.000ns 0.000ns 0.840ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.596ns 0.546ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.519ns 0.832ns 0.000ns 0.000ns 0.000ns 0.861ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 0.544ns 0.298ns 1.797ns 0.284ns 1.820ns 2.434ns } { 0.000ns 0.517ns 0.458ns 0.322ns 0.517ns 0.458ns 0.545ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.427ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.461ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.458ns 0.177ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.458ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.541ns 0.322ns 0.491ns 0.178ns 0.178ns 0.322ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clock clock~clkctrl ramadr[11] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[11] {} } { 0.000ns 0.000ns 0.179ns 1.077ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "73.603 ns" { ramadr[11] lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[160]~209 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~22 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 signal_r~15 signal_r~17 signal_r~20 signal_r~34 signal_r~35 signal_r~31 signal_r[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "73.603 ns" { ramadr[11] {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_6_result_int[6]~4 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[84]~145 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[94]~157 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[108]~163 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~12 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[121]~172 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~14 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[133]~238 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~1 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[12]~16 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~191 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~11 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~13 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~15 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[12]~17 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[13]~18 {} lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[160]~209 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~22 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|lpm_abs_1s9:my_abs_num|cs2a[1]~20 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_7_result_int[8]~8 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[66]~141 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_8_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[79]~213 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_9_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[85]~153 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_10_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[95]~224 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_11_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[102]~201 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_12_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[111]~207 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[4]~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[5]~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_13_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|StageOut[122]~210 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[6]~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[7]~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[8]~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|alt_u_div_s2f:divider|add_sub_14_result_int[9]~10 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~1 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~3 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~5 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~7 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~9 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~11 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~13 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~15 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~17 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~19 {} lpm_divide:Div0|lpm_divide_bso:auto_generated|abs_divider_obg:divider|op_1~20 {} signal_r~15 {} signal_r~17 {} signal_r~20 {} signal_r~34 {} signal_r~35 {} signal_r~31 {} signal_r[0] {} } { 0.000ns 2.142ns 0.000ns 0.790ns 0.800ns 0.000ns 0.927ns 0.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.892ns 0.810ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.866ns 0.796ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.546ns 1.572ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.346ns 1.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.916ns 1.173ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.884ns 0.000ns 0.000ns 0.000ns 0.000ns 0.834ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.506ns 1.189ns 0.000ns 0.988ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.929ns 1.486ns 0.000ns 0.000ns 0.000ns 0.840ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.596ns 0.546ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.519ns 0.832ns 0.000ns 0.000ns 0.000ns 0.861ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.096ns 0.544ns 0.298ns 1.797ns 0.284ns 1.820ns 2.434ns } { 0.000ns 0.517ns 0.458ns 0.322ns 0.517ns 0.458ns 0.545ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.427ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.461ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.458ns 0.177ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.174ns 0.458ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.541ns 0.322ns 0.491ns 0.178ns 0.178ns 0.322ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[14\] hex\[55\] 11.076 ns Longest " "Info: Longest tpd from source pin \"sw\[14\]\" to destination pin \"hex\[55\]\" is 11.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sw\[14\] 1 PIN PIN_U3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 9; PIN Node = 'sw\[14\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[14] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.947 ns) + CELL(0.545 ns) 7.356 ns Mux42~0 2 COMB LCCOMB_X1_Y24_N28 1 " "Info: 2: + IC(5.947 ns) + CELL(0.545 ns) = 7.356 ns; Loc. = LCCOMB_X1_Y24_N28; Fanout = 1; COMB Node = 'Mux42~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { sw[14] Mux42~0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(2.860 ns) 11.076 ns hex\[55\] 3 PIN PIN_N9 0 " "Info: 3: + IC(0.860 ns) + CELL(2.860 ns) = 11.076 ns; Loc. = PIN_N9; Fanout = 0; PIN Node = 'hex\[55\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { Mux42~0 hex[55] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.269 ns ( 38.54 % ) " "Info: Total cell delay = 4.269 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.807 ns ( 61.46 % ) " "Info: Total interconnect delay = 6.807 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.076 ns" { sw[14] Mux42~0 hex[55] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "11.076 ns" { sw[14] {} sw[14]~combout {} Mux42~0 {} hex[55] {} } { 0.000ns 0.000ns 5.947ns 0.860ns } { 0.000ns 0.864ns 0.545ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0 sw\[1\] clock 0.782 ns memory " "Info: th for memory \"vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0\" (data pin = \"sw\[1\]\", clock pin = \"clock\") is 0.782 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.014 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 3.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 1164 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 1164; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.765 ns) 3.014 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0 3 MEM M4K_X52_Y19 1 " "Info: 3: + IC(1.034 ns) + CELL(0.765 ns) = 3.014 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 681 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 59.75 % ) " "Info: Total cell delay = 1.801 ns ( 59.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 40.25 % ) " "Info: Total interconnect delay = 1.213 ns ( 40.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.014 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.034ns } { 0.000ns 1.036ns 0.000ns 0.765ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 681 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.482 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns sw\[1\] 1 PIN PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.118 ns) 2.482 ns vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0 2 MEM M4K_X52_Y19 1 " "Info: 2: + IC(1.328 ns) + CELL(0.118 ns) = 2.482 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'vga:vgacko\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a17~portb_datain_reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { sw[1] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2-test/db/altsyncram_ad72.tdf" 681 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.154 ns ( 46.49 % ) " "Info: Total cell delay = 1.154 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 53.51 % ) " "Info: Total interconnect delay = 1.328 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { sw[1] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { sw[1] {} sw[1]~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 1.036ns 0.118ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { clock clock~clkctrl vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.014 ns" { clock {} clock~combout {} clock~clkctrl {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.034ns } { 0.000ns 1.036ns 0.000ns 0.765ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { sw[1] vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { sw[1] {} sw[1]~combout {} vga:vgacko|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0 {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 1.036ns 0.118ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 20:45:39 2010 " "Info: Processing ended: Sat Nov 27 20:45:39 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
