// Seed: 758321671
module module_0 (
    input  wor   id_0,
    output logic id_1
);
  initial id_1 = 1;
  assign module_1.id_1 = 0;
  always
  fork
    if (-1) id_1 <= ~id_0;
    id_1 = -1 <-> id_0 == 1 & -1'b0;
  join_none : SymbolIdentifier
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  always @(id_1 << 1 or id_1) id_0 = 1;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5[-1] = 1 ? 'b0 : 1;
  logic id_6;
  ;
  module_2 modCall_1 (id_3);
endmodule
