
---------- Begin Simulation Statistics ----------
final_tick                               2647153976250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347739                       # Simulator instruction rate (inst/s)
host_mem_usage                               49112560                       # Number of bytes of host memory used
host_op_rate                                   695363                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1437.86                       # Real time elapsed on the host
host_tick_rate                             1841035447                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     999835370                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.647154                       # Number of seconds simulated
sim_ticks                                2647153976250                       # Number of ticks simulated
system.cpu.BranchMispred                     71278306                       # Number of branch mispredictions
system.cpu.Branches                          71572726                       # Number of branches fetched
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     999835370                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                      10588583881                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                10588583881                       # Number of busy cycles
system.cpu.num_cc_register_reads            357878557                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           285916017                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71529298                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses              571295022                       # Number of float alu accesses
system.cpu.num_fp_insts                     571295022                       # number of float instructions
system.cpu.num_fp_register_reads            571298090                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                5319                       # number of times the floating registers were written
system.cpu.num_func_calls                        5377                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1000940882                       # Number of integer alu accesses
system.cpu.num_int_insts                   1000940882                       # number of integer instructions
system.cpu.num_int_register_reads          2287401454                       # number of times the integer registers were read
system.cpu.num_int_register_writes          357988705                       # number of times the integer registers were written
system.cpu.num_load_insts                       65865                       # Number of load instructions
system.cpu.num_mem_refs                     571449372                       # number of memory refs
system.cpu.num_store_insts                  571383507                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  4334      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 429488423     42.91%     42.91% # Class of executed instruction
system.cpu.op_class::IntMult                     1095      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::IntDiv                      1666      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatAdd                     431      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdAdd                      434      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdAlu                      968      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                      996      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1152      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdShift                    169      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     42.91% # Class of executed instruction
system.cpu.op_class::MemRead                    64640      0.01%     42.92% # Class of executed instruction
system.cpu.op_class::MemWrite                   94391      0.01%     42.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1225      0.00%     42.93% # Class of executed instruction
system.cpu.op_class::FloatMemWrite          571289116     57.07%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1000949092                       # Class of executed instruction
system.cpu.predictedBranches                   193769                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests     71276540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops          592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests    142554104                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops           592                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     71272318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     142549244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                71572726                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71529317                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          71278306                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               191470                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  190978                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.743041                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2687                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             352                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                104                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          278                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct       224603                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong        32956                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect        72087                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1184                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          345                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       177622                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         2642                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong          640                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          151                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         2403                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          843                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          454                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1        14261                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        28813                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3        22953                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4         3549                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         4390                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6         1752                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7          430                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8          180                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9           90                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10          132                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        42313                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        21069                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2         4030                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3         3600                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         3492                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         1577                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6          286                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7          113                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8           59                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9           14                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                       65872                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   571383515                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           168                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       2227307                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   716445416                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       534677794                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           534677794                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      534677794                       # number of overall hits
system.cpu.l1d.overall_hits::total          534677794                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data      35656883                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total          35656883                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data     35656883                       # number of overall misses
system.cpu.l1d.overall_misses::total         35656883                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data 2334308887250                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total 2334308887250                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data 2334308887250                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total 2334308887250                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    570334677                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       570334677                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    570334677                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      570334677                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.062519                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.062519                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.062519                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.062519                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 65465.870566                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 65465.870566                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 65465.870566                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 65465.870566                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                   42                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks       71273535                       # number of writebacks
system.cpu.l1d.writebacks::total             71273535                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data       921129                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total         921129                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data       921129                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total        921129                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data     34735754                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total     34735754                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data     34735754                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher     36540660                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total     71276414                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data 2287815798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total 2287815798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data 2287815798500                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher 2337785323433                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total 4625601121933                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.060904                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.060904                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.060904                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.124973                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 65863.427018                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 65863.427018                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 65863.427018                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63977.643629                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 64896.658829                       # average overall mshr miss latency
system.cpu.l1d.replacements                  71275902                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data          63641                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total              63641                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data         2180                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total             2180                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data     88608250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total     88608250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data        65821                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total          65821                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.033120                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.033120                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 40645.986239                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 40645.986239                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total             4                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data         2176                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total         2176                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data     88044500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total     88044500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.033059                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.033059                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 40461.626838                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 40461.626838                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data     534614153                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total         534614153                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data     35654703                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total        35654703                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data 2334220279000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total 2334220279000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data    570268856                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total     570268856                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.062523                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.062523                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 65467.388103                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 65467.388103                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data       921125                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total       921125                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data     34733578                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total     34733578                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data 2287727754000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total 2287727754000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.060907                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.060907                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 65865.018398                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 65865.018398                       # average WriteReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher     36540660                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total     36540660                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher 2337785323433                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total 2337785323433                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63977.643629                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 63977.643629                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued           39150383                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified       39150383                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage           443341                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.994185                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              605949896                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs             71275902                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                 8.501469                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   250.700481                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher   261.293705                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.489649                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.510339                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999989                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          362                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1          315                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.707031                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           4633953830                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          4633953830                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       716444229                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           716444229                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      716444229                       # number of overall hits
system.cpu.l1i.overall_hits::total          716444229                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1150                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1150                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1150                       # number of overall misses
system.cpu.l1i.overall_misses::total             1150                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     56323000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     56323000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     56323000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     56323000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    716445379                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       716445379                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    716445379                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      716445379                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000002                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000002                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 48976.521739                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 48976.521739                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 48976.521739                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 48976.521739                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1150                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1150                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1150                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1150                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     56035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     56035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     56035500                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     56035500                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 48726.521739                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 48726.521739                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 48726.521739                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 48726.521739                       # average overall mshr miss latency
system.cpu.l1i.replacements                       638                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      716444229                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          716444229                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1150                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1150                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     56323000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     56323000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    716445379                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      716445379                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000002                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 48976.521739                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 48976.521739                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1150                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1150                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     56035500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     56035500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 48726.521739                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 48726.521739                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.994071                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                  32491                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                  638                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs                50.926332                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.994071                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999988                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999988                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           5731564182                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          5731564182                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2647153976250                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp         36543986                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty    142543155                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict           6215                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq        34733578                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp       34733578                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq     36543986                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    213828730                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         2938                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total            213831668                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port   9123196736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        73600                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total            9123270336                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                       71272830                       # Total snoops (count)
system.l1_to_l2.snoopTraffic               4561255680                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples       142550394                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000004                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.002038                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0             142549802    100.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                   592      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total         142550394                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy       53583990868                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.0                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy      35638207000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.3                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           575000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             535                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher           80                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 638                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            535                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher           80                       # number of overall hits
system.l2cache.overall_hits::total                638                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1127                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data      34735219                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher     36540580                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          71276926                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1127                       # number of overall misses
system.l2cache.overall_misses::.cpu.data     34735219                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher     36540580                       # number of overall misses
system.l2cache.overall_misses::total         71276926                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     55396750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 2270446450000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher 2319670893872                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 4590172740622                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     55396750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 2270446450000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher 2319670893872                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 4590172740622                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1150                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data     34735754                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher     36540660                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        71277564                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1150                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data     34735754                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher     36540660                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       71277564                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.980000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999985                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.999998                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999991                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.980000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999985                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.999998                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999991                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 49154.170364                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65364.391398                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 63482.049105                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64399.140061                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 49154.170364                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65364.391398                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 63482.049105                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64399.140061                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks       71269620                       # number of writebacks
system.l2cache.writebacks::total             71269620                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1127                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data     34735219                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher     36540580                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     71276926                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1127                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data     34735219                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher     36540580                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     71276926                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     55115000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 2261762645250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher 2310535748872                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 4572353509122                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     55115000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 2261762645250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher 2310535748872                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 4572353509122                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.980000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.999998                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999991                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.980000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.999998                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999991                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 48904.170364                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 65114.391398                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63232.049105                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64149.140061                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 48904.170364                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 65114.391398                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63232.049105                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64149.140061                       # average overall mshr miss latency
system.l2cache.replacements                  71272830                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks     71273535                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total     71273535                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks     71273535                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total     71273535                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           80                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           80                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           63                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               63                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data     34733515                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total       34733515                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 2270360791500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 2270360791500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data     34733578                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total     34733578                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999998                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65365.131963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65365.131963                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data     34733515                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total     34733515                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 2261677412750                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 2261677412750                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65115.131963                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65115.131963                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          472                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher           80                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          575                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1127                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1704                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher     36540580                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total     36543411                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     55396750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     85658500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher 2319670893872                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 2319811949122                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1150                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2176                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher     36540660                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     36543986                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.980000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.783088                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.999998                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 49154.170364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 50269.072770                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 63482.049105                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63480.991118                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1127                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1704                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher     36540580                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total     36543411                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     55115000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     85232500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher 2310535748872                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 2310676096372                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.980000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.783088                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.999998                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999984                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 48904.170364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 50019.072770                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63232.049105                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63230.991118                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4095.787919                       # Cycle average of tags in use
system.l2cache.tags.total_refs              142546344                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             71272830                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.000010                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     0.195497                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2005.435612                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher  2090.156810                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000048                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.489608                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.510292                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999948                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2896                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1200                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1         2093                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          756                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          869                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.707031                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses           2352142590                       # Number of tag accesses
system.l2cache.tags.data_accesses          2352142590                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples  71269620.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1127.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples  34735219.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples  36540580.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000254641500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds       4454348                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds       4454348                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState            193702669                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState            66876833                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     71276926                       # Number of read requests accepted
system.mem_ctrl.writeReqs                    71269620                       # Number of write requests accepted
system.mem_ctrl.readBursts                   71276926                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                  71269620                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.83                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       27.71                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               71276926                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6              71269620                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 34895737                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                  9258258                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                  9181868                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                  8997944                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                  8789166                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                   153592                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      262                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       99                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   17408                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   68475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   85682                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                 4329261                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                 4437256                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                 4454347                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                 4469734                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                 4454427                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                 4454417                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                 4477728                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                 4488615                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                 4656754                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                14921176                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                 4454401                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                 4500253                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                 6911664                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                   36342                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                   36257                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                   15382                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples      4454348                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.001652                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      15.992165                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       1.904067                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127        4454337    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total        4454348                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples      4454348                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.000012                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000010                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.008449                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16           4454330    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::31                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total        4454348                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys               4561723264                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys            4561255680                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1723.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1723.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   2647146256750                       # Total gap between requests
system.mem_ctrl.avgGap                       18570.40                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst        72128                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data   2223054016                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher   2338597120                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks   4561255680                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 27247.376105479769                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 839790218.455374240875                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 883438266.523843765259                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 1723079095.860357522964                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1127                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data     34735219                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher     36540580                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks     71269620                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     26658249                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data 1384698365206                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher 1387490905232                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 69284371061289                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     23654.17                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     39864.39                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     37971.23                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks    972144.53                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst        72128                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data   2223054016                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher   2338597120                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total     4561723264                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst        72128                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total        72128                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks   4561255680                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total   4561255680                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1127                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data     34735219                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher     36540580                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total        71276926                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks     71269620                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total       71269620                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst         27247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     839790218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher    883438267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1723255732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst        27247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total        27247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks   1723079096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total       1723079096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks   1723079096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst        27247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    839790218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher    883438267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       3446334828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts              71276926                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts             71269620                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0       4454956                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1       4454897                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2       4454806                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3       4454926                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4       4454879                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5       4454837                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6       4454980                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7       4454952                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8       4454687                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9       4454768                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10      4454617                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11      4454684                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12      4454623                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13      4454697                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14      4454818                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15      4454799                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0       4454421                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1       4454403                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2       4454402                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3       4454528                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4       4454487                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5       4454447                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6       4454525                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7       4454453                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8       4454189                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9       4454232                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10      4454144                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11      4454198                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12      4454144                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13      4454316                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14      4454352                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15      4454379                       # Per bank write bursts
system.mem_ctrl.dram.totQLat             1435773566187                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat           356384630000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat        2772215928687                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 20143.60                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            38893.60                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits             65926116                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits            66227599                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             92.49                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            92.93                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples     10392831                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   877.814615                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   756.755076                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   291.016342                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       632168      6.08%      6.08% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       120490      1.16%      7.24% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383       522924      5.03%     12.27% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511       164203      1.58%     13.85% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639       126450      1.22%     15.07% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767       640689      6.16%     21.24% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895        63296      0.61%     21.84% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023       747678      7.19%     29.04% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151      7374933     70.96%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total     10392831                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead             4561723264                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten          4561255680                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1723.255732                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW              1723.079096                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    26.92                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                13.46                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite               13.46                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy      37103409840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy      19720930020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy    254464123620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy   186018176520                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 208964077920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 669165176580                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy 452999609760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   1828435504260                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    690.717473                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1151422670998                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF  88394280000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1407337025252                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy      37101403500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy      19719863625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy    254453128020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy   186009239880                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 208964077920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 669053718210                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy 453093469440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   1828394900595                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    690.702134                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1151669153500                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF  88394280000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1407090542750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           36543411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     71269620                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2698                       # Transaction distribution
system.membus.trans_dist::ReadExReq          34733515                       # Transaction distribution
system.membus.trans_dist::ReadExResp         34733515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      36543411                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port    213826170                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total    213826170                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              213826170                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port   9122978944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total   9122978944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              9122978944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          71276926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                71276926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            71276926                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2647153976250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         53455449591                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy        35697692063                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
