Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Nov 20 12:08:32 2021
| Host         : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controller_timing_summary_routed.rpt -rpx controller_timing_summary_routed.rpx
| Design       : controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.300        0.000                      0                   96        0.015        0.000                      0                   96        3.000        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100Mhz                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas    {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_12megas         78.300        0.000                      0                   96        0.191        0.000                      0                   96       41.167        0.000                       0                    55  
  clkfbout_clk_12megas                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_12megas_1       78.311        0.000                      0                   96        0.191        0.000                      0                   96       41.167        0.000                       0                    55  
  clkfbout_clk_12megas_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12megas_1  clk_out1_clk_12megas         78.300        0.000                      0                   96        0.015        0.000                      0                   96  
clk_out1_clk_12megas    clk_out1_clk_12megas_1       78.300        0.000                      0                   96        0.015        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       78.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.300ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.300    

Slack (MET) :             78.300ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.300    

Slack (MET) :             78.483ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.483    

Slack (MET) :             78.483ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.483    

Slack (MET) :             78.749ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.064ns (24.108%)  route 3.349ns (75.892%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.913    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          1.733     1.276    U2/U2/Q[2]
    SLICE_X45Y83         LUT4 (Prop_lut4_I3_O)        0.152     1.428 f  U2/U2/cuenta_reg[7]_i_2/O
                         net (fo=3, routed)           0.808     2.237    U2/U1/cuenta_reg_reg[2]
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.332     2.569 r  U2/U1/state_reg[1]_i_5/O
                         net (fo=2, routed)           0.808     3.377    U2/U2/count_4_en_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.501 r  U2/U2/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.501    U2/U2/state_reg[1]_i_1_n_0
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
                         clock pessimism              0.575    82.396    
                         clock uncertainty           -0.176    82.219    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.031    82.250    U2/U2/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.250    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                 78.749    

Slack (MET) :             78.809ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.058ns (24.396%)  route 3.279ns (75.604%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT4 (Prop_lut4_I0_O)        0.124     3.423 r  U2/U2/dato1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.423    U2/U2/dato1_next[2]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.029    82.232    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.232    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 78.809    

Slack (MET) :             78.827ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.086ns (24.881%)  route 3.279ns (75.119%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I0_O)        0.152     3.451 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.451    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.075    82.278    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 78.827    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.110    -0.350    U2/U2/Q[2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.092    -0.496    U2/U2/cuenta_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.214%)  route 0.170ns (47.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.170    -0.290    U2/U2/Q[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  U2/U2/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U2/U2/cuenta_reg[6]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/C
                         clock pessimism              0.255    -0.587    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.120    -0.467    U2/U2/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.186 r  U2/U1/count3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U2/U1/count3[1]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.131    -0.425    U2/U1/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.042    -0.253 r  U2/U2/dato1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    U2/U2/dato1_next[7]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.107    -0.497    U2/U2/dato1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.043    -0.222 r  U2/U1/count_2_en[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U2/U1/count_2_en[1]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.472    U2/U1/count_2_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  U2/U1/count3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    U2/U1/count3[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.436    U2/U1/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.283    U2/U2/dato1_reg[2]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.042    -0.241 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.497    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.279    U2/U2/dato1_reg[0]
    SLICE_X40Y80         LUT3 (Prop_lut3_I1_O)        0.042    -0.237 r  U2/U2/dato1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U2/U2/dato1_next[1]
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.107    -0.497    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  U2/U1/count_2_en[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U2/U1/count_2_en[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.483    U2/U1/count_2_en_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  U2/U2/dato1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U2/U2/dato1_next[6]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.091    -0.513    U2/U2/dato1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     U2/U1/count3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     U2/U1/count3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X38Y81     U2/U1/count_2_en_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X38Y81     U2/U1/count_2_en_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X43Y83     U2/U1/count_4_en_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X43Y83     U2/U1/count_4_en_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X43Y83     U2/U1/count_4_en_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X45Y81     U2/U2/cuenta_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y83     U2/U2/cuenta_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X42Y83     U2/U2/cuenta_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X40Y80     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     U2/U1/count3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     U2/U1/count3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y81     U2/U2/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y81     U2/U2/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y83     U2/U2/cuenta_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas
  To Clock:  clkfbout_clk_12megas

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       78.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.311ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.166    82.214    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    82.009    U2/U2/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.009    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.311    

Slack (MET) :             78.311ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.166    82.214    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    82.009    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.009    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.311    

Slack (MET) :             78.494ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.166    82.214    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    82.009    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.009    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.494    

Slack (MET) :             78.494ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.166    82.214    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    82.009    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.009    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.494    

Slack (MET) :             78.760ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.064ns (24.108%)  route 3.349ns (75.892%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.913    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          1.733     1.276    U2/U2/Q[2]
    SLICE_X45Y83         LUT4 (Prop_lut4_I3_O)        0.152     1.428 f  U2/U2/cuenta_reg[7]_i_2/O
                         net (fo=3, routed)           0.808     2.237    U2/U1/cuenta_reg_reg[2]
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.332     2.569 r  U2/U1/state_reg[1]_i_5/O
                         net (fo=2, routed)           0.808     3.377    U2/U2/count_4_en_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.501 r  U2/U2/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.501    U2/U2/state_reg[1]_i_1_n_0
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
                         clock pessimism              0.575    82.396    
                         clock uncertainty           -0.166    82.230    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.031    82.261    U2/U2/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.261    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                 78.760    

Slack (MET) :             78.820ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.058ns (24.396%)  route 3.279ns (75.604%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT4 (Prop_lut4_I0_O)        0.124     3.423 r  U2/U2/dato1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.423    U2/U2/dato1_next[2]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.166    82.214    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.029    82.243    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.243    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 78.820    

Slack (MET) :             78.838ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.086ns (24.881%)  route 3.279ns (75.119%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I0_O)        0.152     3.451 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.451    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.166    82.214    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.075    82.289    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.289    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 78.838    

Slack (MET) :             78.846ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.166    82.228    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.059    U2/U2/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.059    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.846    

Slack (MET) :             78.846ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.166    82.228    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.059    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.059    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.846    

Slack (MET) :             78.846ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.166    82.228    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.059    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.059    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.110    -0.350    U2/U2/Q[2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.092    -0.496    U2/U2/cuenta_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.214%)  route 0.170ns (47.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.170    -0.290    U2/U2/Q[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  U2/U2/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U2/U2/cuenta_reg[6]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/C
                         clock pessimism              0.255    -0.587    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.120    -0.467    U2/U2/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.186 r  U2/U1/count3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U2/U1/count3[1]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.131    -0.425    U2/U1/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.042    -0.253 r  U2/U2/dato1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    U2/U2/dato1_next[7]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.107    -0.497    U2/U2/dato1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.043    -0.222 r  U2/U1/count_2_en[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U2/U1/count_2_en[1]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.472    U2/U1/count_2_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  U2/U1/count3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    U2/U1/count3[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.436    U2/U1/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.283    U2/U2/dato1_reg[2]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.042    -0.241 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.497    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.279    U2/U2/dato1_reg[0]
    SLICE_X40Y80         LUT3 (Prop_lut3_I1_O)        0.042    -0.237 r  U2/U2/dato1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U2/U2/dato1_next[1]
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.107    -0.497    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  U2/U1/count_2_en[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U2/U1/count_2_en[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.483    U2/U1/count_2_en_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  U2/U2/dato1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U2/U2/dato1_next[6]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.091    -0.513    U2/U2/dato1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     U2/U1/count3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X88Y99     U2/U1/count3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X38Y81     U2/U1/count_2_en_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X38Y81     U2/U1/count_2_en_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X43Y83     U2/U1/count_4_en_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X43Y83     U2/U1/count_4_en_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X43Y83     U2/U1/count_4_en_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X45Y81     U2/U2/cuenta_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y83     U2/U2/cuenta_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X42Y83     U2/U2/cuenta_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X40Y80     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     U2/U1/count3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     U2/U1/count3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X43Y83     U2/U1/count_4_en_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y81     U2/U2/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y81     U2/U2/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X44Y83     U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X45Y83     U2/U2/cuenta_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas_1
  To Clock:  clkfbout_clk_12megas_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       78.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.300ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.300    

Slack (MET) :             78.300ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.300    

Slack (MET) :             78.483ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.483    

Slack (MET) :             78.483ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.483    

Slack (MET) :             78.749ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.064ns (24.108%)  route 3.349ns (75.892%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.913    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          1.733     1.276    U2/U2/Q[2]
    SLICE_X45Y83         LUT4 (Prop_lut4_I3_O)        0.152     1.428 f  U2/U2/cuenta_reg[7]_i_2/O
                         net (fo=3, routed)           0.808     2.237    U2/U1/cuenta_reg_reg[2]
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.332     2.569 r  U2/U1/state_reg[1]_i_5/O
                         net (fo=2, routed)           0.808     3.377    U2/U2/count_4_en_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.501 r  U2/U2/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.501    U2/U2/state_reg[1]_i_1_n_0
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
                         clock pessimism              0.575    82.396    
                         clock uncertainty           -0.176    82.219    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.031    82.250    U2/U2/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.250    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                 78.749    

Slack (MET) :             78.809ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.058ns (24.396%)  route 3.279ns (75.604%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT4 (Prop_lut4_I0_O)        0.124     3.423 r  U2/U2/dato1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.423    U2/U2/dato1_next[2]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.029    82.232    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.232    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 78.809    

Slack (MET) :             78.827ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.086ns (24.881%)  route 3.279ns (75.119%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I0_O)        0.152     3.451 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.451    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.075    82.278    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 78.827    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.110    -0.350    U2/U2/Q[2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.092    -0.320    U2/U2/cuenta_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.214%)  route 0.170ns (47.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.170    -0.290    U2/U2/Q[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  U2/U2/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U2/U2/cuenta_reg[6]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/C
                         clock pessimism              0.255    -0.587    
                         clock uncertainty            0.176    -0.411    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.120    -0.291    U2/U2/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.186 r  U2/U1/count3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U2/U1/count3[1]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.131    -0.249    U2/U1/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.042    -0.253 r  U2/U2/dato1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    U2/U2/dato1_next[7]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.107    -0.321    U2/U2/dato1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.043    -0.222 r  U2/U1/count_2_en[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U2/U1/count_2_en[1]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.176    -0.427    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.296    U2/U1/count_2_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  U2/U1/count3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    U2/U1/count3[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.260    U2/U1/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.283    U2/U2/dato1_reg[2]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.042    -0.241 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.321    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.279    U2/U2/dato1_reg[0]
    SLICE_X40Y80         LUT3 (Prop_lut3_I1_O)        0.042    -0.237 r  U2/U2/dato1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U2/U2/dato1_next[1]
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.107    -0.321    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  U2/U1/count_2_en[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U2/U1/count_2_en[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.176    -0.427    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.307    U2/U1/count_2_en_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  U2/U2/dato1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U2/U2/dato1_next[6]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.091    -0.337    U2/U2/dato1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       78.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.300ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.300    

Slack (MET) :             78.300ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.058ns (22.943%)  route 3.554ns (77.057%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           1.099     3.698    U2/U2/dato1_reg_2
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X40Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 78.300    

Slack (MET) :             78.483ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.483    

Slack (MET) :             78.483ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.888%)  route 3.371ns (76.112%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.318     2.475    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I3_O)        0.124     2.599 r  U2/U2/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.916     3.515    U2/U2/dato1_reg_2
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_CE)      -0.205    81.998    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.998    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                 78.483    

Slack (MET) :             78.749ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.064ns (24.108%)  route 3.349ns (75.892%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.627    -0.913    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          1.733     1.276    U2/U2/Q[2]
    SLICE_X45Y83         LUT4 (Prop_lut4_I3_O)        0.152     1.428 f  U2/U2/cuenta_reg[7]_i_2/O
                         net (fo=3, routed)           0.808     2.237    U2/U1/cuenta_reg_reg[2]
    SLICE_X44Y82         LUT6 (Prop_lut6_I4_O)        0.332     2.569 r  U2/U1/state_reg[1]_i_5/O
                         net (fo=2, routed)           0.808     3.377    U2/U2/count_4_en_reg[0]_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.501 r  U2/U2/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.501    U2/U2/state_reg[1]_i_1_n_0
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
                         clock pessimism              0.575    82.396    
                         clock uncertainty           -0.176    82.219    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.031    82.250    U2/U2/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.250    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                 78.749    

Slack (MET) :             78.809ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.058ns (24.396%)  route 3.279ns (75.604%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT4 (Prop_lut4_I0_O)        0.124     3.423 r  U2/U2/dato1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.423    U2/U2/dato1_next[2]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.029    82.232    U2/U2/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.232    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 78.809    

Slack (MET) :             78.827ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.086ns (24.881%)  route 3.279ns (75.119%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 81.820 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 r  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          1.142     3.299    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I0_O)        0.152     3.451 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.451    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.507    81.820    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.559    82.380    
                         clock uncertainty           -0.176    82.203    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.075    82.278    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 78.827    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[0]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[1]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    

Slack (MET) :             78.836ns  (required time - arrival time)
  Source:                 U2/U2/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.058ns (25.640%)  route 3.068ns (74.360%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 81.818 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.626    -0.914    U2/U2/CLK
    SLICE_X43Y82         FDRE                                         r  U2/U2/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  U2/U2/state_reg_reg[1]/Q
                         net (fo=15, routed)          1.522     1.065    U2/U2/state_reg_reg_n_0_[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.150     1.215 f  U2/U2/state_reg[1]_i_6/O
                         net (fo=5, routed)           0.614     1.829    U2/U2/state_reg_reg[0]_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     2.157 f  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=10, routed)          0.458     2.615    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.124     2.739 r  U2/U2/sample_out_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     3.213    U2/U2/sample_out_reg_1
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          1.505    81.818    U2/U2/CLK
    SLICE_X42Y81         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.575    82.394    
                         clock uncertainty           -0.176    82.217    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.169    82.048    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.048    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 78.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.110    -0.350    U2/U2/Q[2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X44Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.092    -0.320    U2/U2/cuenta_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.214%)  route 0.170ns (47.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.563    -0.601    U2/U2/CLK
    SLICE_X45Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=13, routed)          0.170    -0.290    U2/U2/Q[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  U2/U2/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U2/U2/cuenta_reg[6]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U2/CLK
    SLICE_X42Y83         FDRE                                         r  U2/U2/cuenta_reg_reg[6]/C
                         clock pessimism              0.255    -0.587    
                         clock uncertainty            0.176    -0.411    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.120    -0.291    U2/U2/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.186 r  U2/U1/count3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    U2/U1/count3[1]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[1]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.131    -0.249    U2/U1/count3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.042    -0.253 r  U2/U2/dato1_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    U2/U2/dato1_next[7]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[7]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.107    -0.321    U2/U2/dato1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.043    -0.222 r  U2/U1/count_2_en[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U2/U1/count_2_en[1]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[1]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.176    -0.427    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.296    U2/U1/count_2_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U2/U1/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.608    -0.556    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 f  U2/U1/count3_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.229    U2/U1/count3[0]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  U2/U1/count3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    U2/U1/count3[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.880    -0.793    U2/U1/CLK
    SLICE_X88Y99         FDRE                                         r  U2/U1/count3_reg[0]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.176    -0.380    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.260    U2/U1/count3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.283    U2/U2/dato1_reg[2]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.042    -0.241 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U2/U2/dato1_next[3]
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X41Y80         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.321    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.279    U2/U2/dato1_reg[0]
    SLICE_X40Y80         LUT3 (Prop_lut3_I1_O)        0.042    -0.237 r  U2/U2/dato1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    U2/U2/dato1_next[1]
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.830    -0.843    U2/U2/CLK
    SLICE_X40Y80         FDRE                                         r  U2/U2/dato1_reg_reg[1]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.107    -0.321    U2/U2/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U2/U1/count_2_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U1/count_2_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.561    -0.603    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  U2/U1/count_2_en_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.265    U2/U1/count_2_en[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.220 r  U2/U1/count_2_en[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U2/U1/count_2_en[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.831    -0.842    U2/U1/CLK
    SLICE_X38Y81         FDRE                                         r  U2/U1/count_2_en_reg[0]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.176    -0.427    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.307    U2/U1/count_2_en_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560    -0.604    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.295    U2/U2/dato1_reg[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  U2/U2/dato1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    U2/U2/dato1_next[6]
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.845    U2/U2/CLK
    SLICE_X43Y80         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.176    -0.428    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.091    -0.337    U2/U2/dato1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.087    





