#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Mar 26 12:58:09 2020
# Process ID: 3528
# Current directory: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/ACP_try
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7576 A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\ACP_try\ACP_try.xpr
# Log file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/ACP_try/vivado.log
# Journal file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/ACP_try\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/ACP_try/ACP_try.xpr
INFO: [Project 1-313] Project file moved from 'A:/PYNQ_Projects/ACP_try' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/HLS_proj/adder', nor could it be found using path 'A:/PYNQ_Projects/HLS_proj/adder'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/HLS_proj/adder'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_add_0_0

open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 882.855 ; gain = 221.570
open_bd_design {A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/ACP_try/ACP_try.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:hls:add:1.0 - add_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/ACP_try/ACP_try.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 921.094 ; gain = 38.238
set_property location {3 816 87} [get_bd_cells add_0]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 26 13:00:04 2020...
