http://hackaday.com/2017/05/05/learn-by-fixing-another-verilog-cpu/
https://github.com/hughperkins/cpu-tutorial
https://www.prajval.in/edudetail/320/2773/%3Cp%3E%3Cstrong%3EDraw-and-explain-the-block-diagram-of-an-ARM-7-processor%3C-strong%3E%3C-p%3E-
https://github.com/akshay-na/32-Bit-RISC-Architecture-Based-on-MIPS/blob/master/Datapath_2.pdf
https://en.wikipedia.org/wiki/Classic_RISC_pipeline
https://www.youtube.com/watch?v=4TmHSsIU1ns
