// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/29/2022 19:08:54"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU1 (
	R_firstfour,
	Clock,
	Reset_A,
	A,
	Reset_B,
	B,
	Enable_Decoder,
	data_in,
	FSM_reset,
	R_lastfour,
	Sign,
	student_id);
output 	[0:6] R_firstfour;
input 	Clock;
input 	Reset_A;
input 	[7:0] A;
input 	Reset_B;
input 	[7:0] B;
input 	Enable_Decoder;
input 	data_in;
input 	FSM_reset;
output 	[0:6] R_lastfour;
output 	[0:6] Sign;
output 	[6:0] student_id;

// Design Ports Information
// R_firstfour[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_firstfour[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_firstfour[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_firstfour[3]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_firstfour[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_firstfour[5]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_firstfour[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_lastfour[0]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_lastfour[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_lastfour[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_lastfour[3]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_lastfour[4]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_lastfour[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_lastfour[6]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[0]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[3]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[4]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[5]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign[6]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[6]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[5]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[3]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[2]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Enable_Decoder	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FSM_reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_A	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_B	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \inst|Q[2]~feeder_combout ;
wire \inst1|Q[3]~feeder_combout ;
wire \inst|Q[4]~feeder_combout ;
wire \inst|Q[6]~feeder_combout ;
wire \inst0|yfsm.s0~0_combout ;
wire \FSM_reset~combout ;
wire \FSM_reset~clkctrl_outclk ;
wire \data_in~combout ;
wire \inst0|yfsm.s0~regout ;
wire \inst0|yfsm.s1~0_combout ;
wire \inst0|yfsm.s1~regout ;
wire \inst0|yfsm.s2~feeder_combout ;
wire \inst0|yfsm.s2~regout ;
wire \inst0|yfsm.s3~feeder_combout ;
wire \inst0|yfsm.s3~regout ;
wire \inst0|yfsm.s4~regout ;
wire \inst0|yfsm.s5~regout ;
wire \inst0|yfsm.s6~feeder_combout ;
wire \inst0|yfsm.s6~regout ;
wire \inst0|yfsm.s7~regout ;
wire \inst0|yfsm.s8~regout ;
wire \inst|Q[1]~feeder_combout ;
wire \Reset_A~combout ;
wire \Reset_A~clkctrl_outclk ;
wire \inst1|Q[1]~feeder_combout ;
wire \Reset_B~combout ;
wire \Reset_B~clkctrl_outclk ;
wire \inst4|Selector6~0_combout ;
wire \inst1|Q[2]~feeder_combout ;
wire \inst4|Selector5~0_combout ;
wire \inst|Q[3]~feeder_combout ;
wire \inst4|Selector4~0_combout ;
wire \inst1|Q[0]~feeder_combout ;
wire \inst4|Selector7~0_combout ;
wire \inst4|Selector7~1_combout ;
wire \inst4|Result[0]~feeder_combout ;
wire \~GND~combout ;
wire \Enable_Decoder~combout ;
wire \inst12|Mux0~0_combout ;
wire \inst12|Mux1~0_combout ;
wire \inst12|Mux2~0_combout ;
wire \inst12|Mux3~0_combout ;
wire \inst12|Mux4~0_combout ;
wire \inst12|Mux5~0_combout ;
wire \inst12|Mux6~0_combout ;
wire \inst|Q[7]~feeder_combout ;
wire \inst4|Selector0~0_combout ;
wire \inst|Q[5]~feeder_combout ;
wire \inst1|Q[5]~feeder_combout ;
wire \inst4|Selector2~0_combout ;
wire \inst1|Q[6]~feeder_combout ;
wire \inst4|Selector1~0_combout ;
wire \inst1|Q[4]~feeder_combout ;
wire \inst4|Selector3~0_combout ;
wire \inst13|Mux0~0_combout ;
wire \inst13|Mux1~0_combout ;
wire \inst13|Mux2~0_combout ;
wire \inst13|Mux3~0_combout ;
wire \inst13|Mux4~0_combout ;
wire \inst13|Mux5~0_combout ;
wire \inst13|Mux6~0_combout ;
wire \inst0|WideOr12~0_combout ;
wire \inst0|WideOr13~combout ;
wire \inst7|Mux0~0_combout ;
wire \inst7|Mux1~0_combout ;
wire \inst7|Mux3~0_combout ;
wire \inst7|Mux4~2_combout ;
wire \inst7|Mux5~0_combout ;
wire \inst7|Mux6~2_combout ;
wire [7:0] \A~combout ;
wire [7:0] \inst|Q ;
wire [7:0] \inst4|Result ;
wire [7:0] \B~combout ;
wire [3:0] \inst0|student_id ;
wire [7:0] \inst1|Q ;


// Location: LCFF_X27_Y35_N15
cycloneii_lcell_ff \inst|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [2]));

// Location: LCFF_X28_Y35_N11
cycloneii_lcell_ff \inst1|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [3]));

// Location: LCFF_X21_Y35_N5
cycloneii_lcell_ff \inst|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [4]));

// Location: LCFF_X19_Y35_N15
cycloneii_lcell_ff \inst|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [6]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N14
cycloneii_lcell_comb \inst|Q[2]~feeder (
// Equation(s):
// \inst|Q[2]~feeder_combout  = \A~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\inst|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneii_lcell_comb \inst1|Q[3]~feeder (
// Equation(s):
// \inst1|Q[3]~feeder_combout  = \B~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N4
cycloneii_lcell_comb \inst|Q[4]~feeder (
// Equation(s):
// \inst|Q[4]~feeder_combout  = \A~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [4]),
	.cin(gnd),
	.combout(\inst|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y35_N14
cycloneii_lcell_comb \inst|Q[6]~feeder (
// Equation(s):
// \inst|Q[6]~feeder_combout  = \A~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [6]),
	.cin(gnd),
	.combout(\inst|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneii_lcell_comb \inst0|yfsm.s0~0 (
// Equation(s):
// \inst0|yfsm.s0~0_combout  = !\inst0|yfsm.s8~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst0|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst0|yfsm.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst0|yfsm.s0~0 .lut_mask = 16'h00FF;
defparam \inst0|yfsm.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FSM_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FSM_reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FSM_reset));
// synopsys translate_off
defparam \FSM_reset~I .input_async_reset = "none";
defparam \FSM_reset~I .input_power_up = "low";
defparam \FSM_reset~I .input_register_mode = "none";
defparam \FSM_reset~I .input_sync_reset = "none";
defparam \FSM_reset~I .oe_async_reset = "none";
defparam \FSM_reset~I .oe_power_up = "low";
defparam \FSM_reset~I .oe_register_mode = "none";
defparam \FSM_reset~I .oe_sync_reset = "none";
defparam \FSM_reset~I .operation_mode = "input";
defparam \FSM_reset~I .output_async_reset = "none";
defparam \FSM_reset~I .output_power_up = "low";
defparam \FSM_reset~I .output_register_mode = "none";
defparam \FSM_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \FSM_reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\FSM_reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FSM_reset~clkctrl_outclk ));
// synopsys translate_off
defparam \FSM_reset~clkctrl .clock_type = "global clock";
defparam \FSM_reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in));
// synopsys translate_off
defparam \data_in~I .input_async_reset = "none";
defparam \data_in~I .input_power_up = "low";
defparam \data_in~I .input_register_mode = "none";
defparam \data_in~I .input_sync_reset = "none";
defparam \data_in~I .oe_async_reset = "none";
defparam \data_in~I .oe_power_up = "low";
defparam \data_in~I .oe_register_mode = "none";
defparam \data_in~I .oe_sync_reset = "none";
defparam \data_in~I .operation_mode = "input";
defparam \data_in~I .output_async_reset = "none";
defparam \data_in~I .output_power_up = "low";
defparam \data_in~I .output_register_mode = "none";
defparam \data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y35_N29
cycloneii_lcell_ff \inst0|yfsm.s0 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst0|yfsm.s0~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s0~regout ));

// Location: LCCOMB_X29_Y35_N12
cycloneii_lcell_comb \inst0|yfsm.s1~0 (
// Equation(s):
// \inst0|yfsm.s1~0_combout  = !\inst0|yfsm.s0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst0|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst0|yfsm.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst0|yfsm.s1~0 .lut_mask = 16'h00FF;
defparam \inst0|yfsm.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N13
cycloneii_lcell_ff \inst0|yfsm.s1 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst0|yfsm.s1~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s1~regout ));

// Location: LCCOMB_X29_Y35_N26
cycloneii_lcell_comb \inst0|yfsm.s2~feeder (
// Equation(s):
// \inst0|yfsm.s2~feeder_combout  = \inst0|yfsm.s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst0|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst0|yfsm.s2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst0|yfsm.s2~feeder .lut_mask = 16'hFF00;
defparam \inst0|yfsm.s2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N27
cycloneii_lcell_ff \inst0|yfsm.s2 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst0|yfsm.s2~feeder_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s2~regout ));

// Location: LCCOMB_X29_Y35_N14
cycloneii_lcell_comb \inst0|yfsm.s3~feeder (
// Equation(s):
// \inst0|yfsm.s3~feeder_combout  = \inst0|yfsm.s2~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst0|yfsm.s2~regout ),
	.cin(gnd),
	.combout(\inst0|yfsm.s3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst0|yfsm.s3~feeder .lut_mask = 16'hFF00;
defparam \inst0|yfsm.s3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N15
cycloneii_lcell_ff \inst0|yfsm.s3 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst0|yfsm.s3~feeder_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s3~regout ));

// Location: LCFF_X29_Y35_N31
cycloneii_lcell_ff \inst0|yfsm.s4 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst0|yfsm.s3~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s4~regout ));

// Location: LCFF_X29_Y35_N25
cycloneii_lcell_ff \inst0|yfsm.s5 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst0|yfsm.s4~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s5~regout ));

// Location: LCCOMB_X29_Y35_N8
cycloneii_lcell_comb \inst0|yfsm.s6~feeder (
// Equation(s):
// \inst0|yfsm.s6~feeder_combout  = \inst0|yfsm.s5~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst0|yfsm.s5~regout ),
	.cin(gnd),
	.combout(\inst0|yfsm.s6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst0|yfsm.s6~feeder .lut_mask = 16'hFF00;
defparam \inst0|yfsm.s6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N9
cycloneii_lcell_ff \inst0|yfsm.s6 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst0|yfsm.s6~feeder_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s6~regout ));

// Location: LCFF_X29_Y35_N11
cycloneii_lcell_ff \inst0|yfsm.s7 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst0|yfsm.s6~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s7~regout ));

// Location: LCFF_X29_Y35_N1
cycloneii_lcell_ff \inst0|yfsm.s8 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst0|yfsm.s7~regout ),
	.aclr(\FSM_reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst0|yfsm.s8~regout ));

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N0
cycloneii_lcell_comb \inst|Q[1]~feeder (
// Equation(s):
// \inst|Q[1]~feeder_combout  = \A~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [1]),
	.cin(gnd),
	.combout(\inst|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_A~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_A~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_A));
// synopsys translate_off
defparam \Reset_A~I .input_async_reset = "none";
defparam \Reset_A~I .input_power_up = "low";
defparam \Reset_A~I .input_register_mode = "none";
defparam \Reset_A~I .input_sync_reset = "none";
defparam \Reset_A~I .oe_async_reset = "none";
defparam \Reset_A~I .oe_power_up = "low";
defparam \Reset_A~I .oe_register_mode = "none";
defparam \Reset_A~I .oe_sync_reset = "none";
defparam \Reset_A~I .operation_mode = "input";
defparam \Reset_A~I .output_async_reset = "none";
defparam \Reset_A~I .output_power_up = "low";
defparam \Reset_A~I .output_register_mode = "none";
defparam \Reset_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Reset_A~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset_A~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_A~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_A~clkctrl .clock_type = "global clock";
defparam \Reset_A~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X27_Y35_N1
cycloneii_lcell_ff \inst|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [1]));

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneii_lcell_comb \inst1|Q[1]~feeder (
// Equation(s):
// \inst1|Q[1]~feeder_combout  = \B~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [1]),
	.cin(gnd),
	.combout(\inst1|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_B~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_B~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_B));
// synopsys translate_off
defparam \Reset_B~I .input_async_reset = "none";
defparam \Reset_B~I .input_power_up = "low";
defparam \Reset_B~I .input_register_mode = "none";
defparam \Reset_B~I .input_sync_reset = "none";
defparam \Reset_B~I .oe_async_reset = "none";
defparam \Reset_B~I .oe_power_up = "low";
defparam \Reset_B~I .oe_register_mode = "none";
defparam \Reset_B~I .oe_sync_reset = "none";
defparam \Reset_B~I .operation_mode = "input";
defparam \Reset_B~I .output_async_reset = "none";
defparam \Reset_B~I .output_power_up = "low";
defparam \Reset_B~I .output_register_mode = "none";
defparam \Reset_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \Reset_B~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset_B~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_B~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_B~clkctrl .clock_type = "global clock";
defparam \Reset_B~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y35_N23
cycloneii_lcell_ff \inst1|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [1]));

// Location: LCCOMB_X28_Y35_N6
cycloneii_lcell_comb \inst4|Selector6~0 (
// Equation(s):
// \inst4|Selector6~0_combout  = (\inst0|yfsm.s8~regout  & ((\inst|Q [1]) # (\inst1|Q [1]))) # (!\inst0|yfsm.s8~regout  & (\inst|Q [1] $ (!\inst1|Q [1])))

	.dataa(vcc),
	.datab(\inst0|yfsm.s8~regout ),
	.datac(\inst|Q [1]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst4|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~0 .lut_mask = 16'hFCC3;
defparam \inst4|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N7
cycloneii_lcell_ff \inst4|Result[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [1]));

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N12
cycloneii_lcell_comb \inst1|Q[2]~feeder (
// Equation(s):
// \inst1|Q[2]~feeder_combout  = \B~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [2]),
	.cin(gnd),
	.combout(\inst1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N13
cycloneii_lcell_ff \inst1|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [2]));

// Location: LCCOMB_X28_Y35_N8
cycloneii_lcell_comb \inst4|Selector5~0 (
// Equation(s):
// \inst4|Selector5~0_combout  = (\inst|Q [2] & ((\inst0|yfsm.s8~regout ) # (\inst1|Q [2]))) # (!\inst|Q [2] & (\inst0|yfsm.s8~regout  $ (!\inst1|Q [2])))

	.dataa(\inst|Q [2]),
	.datab(vcc),
	.datac(\inst0|yfsm.s8~regout ),
	.datad(\inst1|Q [2]),
	.cin(gnd),
	.combout(\inst4|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~0 .lut_mask = 16'hFAA5;
defparam \inst4|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N9
cycloneii_lcell_ff \inst4|Result[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [2]));

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N4
cycloneii_lcell_comb \inst|Q[3]~feeder (
// Equation(s):
// \inst|Q[3]~feeder_combout  = \A~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\inst|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N5
cycloneii_lcell_ff \inst|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [3]));

// Location: LCCOMB_X28_Y35_N14
cycloneii_lcell_comb \inst4|Selector4~0 (
// Equation(s):
// \inst4|Selector4~0_combout  = (\inst1|Q [3] & ((\inst|Q [3]) # (\inst0|yfsm.s8~regout ))) # (!\inst1|Q [3] & (\inst|Q [3] $ (!\inst0|yfsm.s8~regout )))

	.dataa(\inst1|Q [3]),
	.datab(\inst|Q [3]),
	.datac(\inst0|yfsm.s8~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~0 .lut_mask = 16'hE9E9;
defparam \inst4|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y35_N15
cycloneii_lcell_ff \inst4|Result[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [3]));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y35_N7
cycloneii_lcell_ff \inst|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [0]),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [0]));

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
cycloneii_lcell_comb \inst1|Q[0]~feeder (
// Equation(s):
// \inst1|Q[0]~feeder_combout  = \B~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [0]),
	.cin(gnd),
	.combout(\inst1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y35_N5
cycloneii_lcell_ff \inst1|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [0]));

// Location: LCCOMB_X29_Y35_N6
cycloneii_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = (\inst0|yfsm.s7~regout  & (!\inst0|yfsm.s8~regout  & (\inst|Q [0] $ (!\inst1|Q [0])))) # (!\inst0|yfsm.s7~regout  & (\inst0|yfsm.s8~regout  & ((\inst|Q [0]) # (\inst1|Q [0]))))

	.dataa(\inst0|yfsm.s7~regout ),
	.datab(\inst0|yfsm.s8~regout ),
	.datac(\inst|Q [0]),
	.datad(\inst1|Q [0]),
	.cin(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~0 .lut_mask = 16'h6442;
defparam \inst4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
cycloneii_lcell_comb \inst4|Selector7~1 (
// Equation(s):
// \inst4|Selector7~1_combout  = (!\inst0|yfsm.s1~regout  & (!\inst0|yfsm.s2~regout  & (!\inst0|yfsm.s3~regout  & \inst4|Selector7~0_combout )))

	.dataa(\inst0|yfsm.s1~regout ),
	.datab(\inst0|yfsm.s2~regout ),
	.datac(\inst0|yfsm.s3~regout ),
	.datad(\inst4|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~1 .lut_mask = 16'h0100;
defparam \inst4|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneii_lcell_comb \inst4|Result[0]~feeder (
// Equation(s):
// \inst4|Result[0]~feeder_combout  = \inst4|Selector7~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|Selector7~1_combout ),
	.cin(gnd),
	.combout(\inst4|Result[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Result[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|Result[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N4
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Enable_Decoder~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Enable_Decoder~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enable_Decoder));
// synopsys translate_off
defparam \Enable_Decoder~I .input_async_reset = "none";
defparam \Enable_Decoder~I .input_power_up = "low";
defparam \Enable_Decoder~I .input_register_mode = "none";
defparam \Enable_Decoder~I .input_sync_reset = "none";
defparam \Enable_Decoder~I .oe_async_reset = "none";
defparam \Enable_Decoder~I .oe_power_up = "low";
defparam \Enable_Decoder~I .oe_register_mode = "none";
defparam \Enable_Decoder~I .oe_sync_reset = "none";
defparam \Enable_Decoder~I .operation_mode = "input";
defparam \Enable_Decoder~I .output_async_reset = "none";
defparam \Enable_Decoder~I .output_power_up = "low";
defparam \Enable_Decoder~I .output_register_mode = "none";
defparam \Enable_Decoder~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X28_Y35_N29
cycloneii_lcell_ff \inst4|Result[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Result[0]~feeder_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\Enable_Decoder~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [0]));

// Location: LCCOMB_X28_Y35_N0
cycloneii_lcell_comb \inst12|Mux0~0 (
// Equation(s):
// \inst12|Mux0~0_combout  = (\inst4|Result [2] & (!\inst4|Result [1] & (\inst4|Result [3] $ (!\inst4|Result [0])))) # (!\inst4|Result [2] & (\inst4|Result [0] & (\inst4|Result [1] $ (!\inst4|Result [3]))))

	.dataa(\inst4|Result [1]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [3]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst12|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~0 .lut_mask = 16'h6104;
defparam \inst12|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N26
cycloneii_lcell_comb \inst12|Mux1~0 (
// Equation(s):
// \inst12|Mux1~0_combout  = (\inst4|Result [1] & ((\inst4|Result [0] & ((\inst4|Result [3]))) # (!\inst4|Result [0] & (\inst4|Result [2])))) # (!\inst4|Result [1] & (\inst4|Result [2] & (\inst4|Result [3] $ (\inst4|Result [0]))))

	.dataa(\inst4|Result [1]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [3]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst12|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~0 .lut_mask = 16'hA4C8;
defparam \inst12|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneii_lcell_comb \inst12|Mux2~0 (
// Equation(s):
// \inst12|Mux2~0_combout  = (\inst4|Result [2] & (\inst4|Result [3] & ((\inst4|Result [1]) # (!\inst4|Result [0])))) # (!\inst4|Result [2] & (\inst4|Result [1] & (!\inst4|Result [3] & !\inst4|Result [0])))

	.dataa(\inst4|Result [1]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [3]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst12|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~0 .lut_mask = 16'h80C2;
defparam \inst12|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N18
cycloneii_lcell_comb \inst12|Mux3~0 (
// Equation(s):
// \inst12|Mux3~0_combout  = (\inst4|Result [1] & (\inst4|Result [3] & (\inst4|Result [2] $ (!\inst4|Result [0])))) # (!\inst4|Result [1] & (!\inst4|Result [3] & (\inst4|Result [2] $ (\inst4|Result [0]))))

	.dataa(\inst4|Result [1]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [3]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst12|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~0 .lut_mask = 16'h8124;
defparam \inst12|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N16
cycloneii_lcell_comb \inst12|Mux4~0 (
// Equation(s):
// \inst12|Mux4~0_combout  = (\inst4|Result [2] & (!\inst4|Result [1] & (!\inst4|Result [3]))) # (!\inst4|Result [2] & ((\inst4|Result [3] & (!\inst4|Result [1])) # (!\inst4|Result [3] & ((\inst4|Result [0])))))

	.dataa(\inst4|Result [1]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [3]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst12|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~0 .lut_mask = 16'h1714;
defparam \inst12|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneii_lcell_comb \inst12|Mux5~0 (
// Equation(s):
// \inst12|Mux5~0_combout  = (\inst4|Result [1] & (!\inst4|Result [2] & (!\inst4|Result [3]))) # (!\inst4|Result [1] & (\inst4|Result [0] & (\inst4|Result [2] $ (!\inst4|Result [3]))))

	.dataa(\inst4|Result [1]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [3]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst12|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~0 .lut_mask = 16'h4302;
defparam \inst12|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N24
cycloneii_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (\inst4|Result [1]) # ((\inst4|Result [2] & ((\inst4|Result [0]) # (!\inst4|Result [3]))) # (!\inst4|Result [2] & (\inst4|Result [3])))

	.dataa(\inst4|Result [1]),
	.datab(\inst4|Result [2]),
	.datac(\inst4|Result [3]),
	.datad(\inst4|Result [0]),
	.cin(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~0 .lut_mask = 16'hFEBE;
defparam \inst12|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y35_N31
cycloneii_lcell_ff \inst1|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [7]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [7]));

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y35_N4
cycloneii_lcell_comb \inst|Q[7]~feeder (
// Equation(s):
// \inst|Q[7]~feeder_combout  = \A~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [7]),
	.cin(gnd),
	.combout(\inst|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y35_N5
cycloneii_lcell_ff \inst|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [7]));

// Location: LCCOMB_X20_Y35_N6
cycloneii_lcell_comb \inst4|Selector0~0 (
// Equation(s):
// \inst4|Selector0~0_combout  = (\inst1|Q [7] & ((\inst|Q [7]) # (\inst0|yfsm.s8~regout ))) # (!\inst1|Q [7] & (\inst|Q [7] $ (!\inst0|yfsm.s8~regout )))

	.dataa(vcc),
	.datab(\inst1|Q [7]),
	.datac(\inst|Q [7]),
	.datad(\inst0|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~0 .lut_mask = 16'hFCC3;
defparam \inst4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N7
cycloneii_lcell_ff \inst4|Result[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [7]));

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y35_N16
cycloneii_lcell_comb \inst|Q[5]~feeder (
// Equation(s):
// \inst|Q[5]~feeder_combout  = \A~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [5]),
	.cin(gnd),
	.combout(\inst|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y35_N17
cycloneii_lcell_ff \inst|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_A~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Q [5]));

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N24
cycloneii_lcell_comb \inst1|Q[5]~feeder (
// Equation(s):
// \inst1|Q[5]~feeder_combout  = \B~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [5]),
	.cin(gnd),
	.combout(\inst1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N25
cycloneii_lcell_ff \inst1|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [5]));

// Location: LCCOMB_X20_Y35_N22
cycloneii_lcell_comb \inst4|Selector2~0 (
// Equation(s):
// \inst4|Selector2~0_combout  = (\inst|Q [5] & ((\inst1|Q [5]) # (\inst0|yfsm.s8~regout ))) # (!\inst|Q [5] & (\inst1|Q [5] $ (!\inst0|yfsm.s8~regout )))

	.dataa(vcc),
	.datab(\inst|Q [5]),
	.datac(\inst1|Q [5]),
	.datad(\inst0|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~0 .lut_mask = 16'hFCC3;
defparam \inst4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N23
cycloneii_lcell_ff \inst4|Result[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [5]));

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N26
cycloneii_lcell_comb \inst1|Q[6]~feeder (
// Equation(s):
// \inst1|Q[6]~feeder_combout  = \B~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [6]),
	.cin(gnd),
	.combout(\inst1|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N27
cycloneii_lcell_ff \inst1|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [6]));

// Location: LCCOMB_X20_Y35_N20
cycloneii_lcell_comb \inst4|Selector1~0 (
// Equation(s):
// \inst4|Selector1~0_combout  = (\inst|Q [6] & ((\inst1|Q [6]) # (\inst0|yfsm.s8~regout ))) # (!\inst|Q [6] & (\inst1|Q [6] $ (!\inst0|yfsm.s8~regout )))

	.dataa(\inst|Q [6]),
	.datab(\inst1|Q [6]),
	.datac(vcc),
	.datad(\inst0|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~0 .lut_mask = 16'hEE99;
defparam \inst4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N21
cycloneii_lcell_ff \inst4|Result[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [6]));

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N30
cycloneii_lcell_comb \inst1|Q[4]~feeder (
// Equation(s):
// \inst1|Q[4]~feeder_combout  = \B~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [4]),
	.cin(gnd),
	.combout(\inst1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N31
cycloneii_lcell_ff \inst1|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst1|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [4]));

// Location: LCCOMB_X20_Y35_N28
cycloneii_lcell_comb \inst4|Selector3~0 (
// Equation(s):
// \inst4|Selector3~0_combout  = (\inst|Q [4] & ((\inst1|Q [4]) # (\inst0|yfsm.s8~regout ))) # (!\inst|Q [4] & (\inst1|Q [4] $ (!\inst0|yfsm.s8~regout )))

	.dataa(\inst|Q [4]),
	.datab(\inst1|Q [4]),
	.datac(vcc),
	.datad(\inst0|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~0 .lut_mask = 16'hEE99;
defparam \inst4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N29
cycloneii_lcell_ff \inst4|Result[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst4|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Result [4]));

// Location: LCCOMB_X20_Y35_N12
cycloneii_lcell_comb \inst13|Mux0~0 (
// Equation(s):
// \inst13|Mux0~0_combout  = (\inst4|Result [7] & (\inst4|Result [4] & (\inst4|Result [5] $ (\inst4|Result [6])))) # (!\inst4|Result [7] & (!\inst4|Result [5] & (\inst4|Result [6] $ (\inst4|Result [4]))))

	.dataa(\inst4|Result [7]),
	.datab(\inst4|Result [5]),
	.datac(\inst4|Result [6]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst13|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux0~0 .lut_mask = 16'h2910;
defparam \inst13|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N2
cycloneii_lcell_comb \inst13|Mux1~0 (
// Equation(s):
// \inst13|Mux1~0_combout  = (\inst4|Result [7] & ((\inst4|Result [4] & (\inst4|Result [5])) # (!\inst4|Result [4] & ((\inst4|Result [6]))))) # (!\inst4|Result [7] & (\inst4|Result [6] & (\inst4|Result [5] $ (\inst4|Result [4]))))

	.dataa(\inst4|Result [7]),
	.datab(\inst4|Result [5]),
	.datac(\inst4|Result [6]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst13|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux1~0 .lut_mask = 16'h98E0;
defparam \inst13|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N16
cycloneii_lcell_comb \inst13|Mux2~0 (
// Equation(s):
// \inst13|Mux2~0_combout  = (\inst4|Result [7] & (\inst4|Result [6] & ((\inst4|Result [5]) # (!\inst4|Result [4])))) # (!\inst4|Result [7] & (\inst4|Result [5] & (!\inst4|Result [6] & !\inst4|Result [4])))

	.dataa(\inst4|Result [7]),
	.datab(\inst4|Result [5]),
	.datac(\inst4|Result [6]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst13|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux2~0 .lut_mask = 16'h80A4;
defparam \inst13|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N10
cycloneii_lcell_comb \inst13|Mux3~0 (
// Equation(s):
// \inst13|Mux3~0_combout  = (\inst4|Result [7] & (\inst4|Result [5] & (\inst4|Result [6] $ (!\inst4|Result [4])))) # (!\inst4|Result [7] & (!\inst4|Result [5] & (\inst4|Result [6] $ (\inst4|Result [4]))))

	.dataa(\inst4|Result [7]),
	.datab(\inst4|Result [5]),
	.datac(\inst4|Result [6]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst13|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux3~0 .lut_mask = 16'h8118;
defparam \inst13|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N0
cycloneii_lcell_comb \inst13|Mux4~0 (
// Equation(s):
// \inst13|Mux4~0_combout  = (\inst4|Result [7] & (!\inst4|Result [5] & (!\inst4|Result [6]))) # (!\inst4|Result [7] & ((\inst4|Result [6] & (!\inst4|Result [5])) # (!\inst4|Result [6] & ((\inst4|Result [4])))))

	.dataa(\inst4|Result [7]),
	.datab(\inst4|Result [5]),
	.datac(\inst4|Result [6]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst13|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux4~0 .lut_mask = 16'h1712;
defparam \inst13|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N18
cycloneii_lcell_comb \inst13|Mux5~0 (
// Equation(s):
// \inst13|Mux5~0_combout  = (\inst4|Result [5] & (!\inst4|Result [7] & (!\inst4|Result [6]))) # (!\inst4|Result [5] & (\inst4|Result [4] & (\inst4|Result [7] $ (!\inst4|Result [6]))))

	.dataa(\inst4|Result [7]),
	.datab(\inst4|Result [5]),
	.datac(\inst4|Result [6]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst13|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux5~0 .lut_mask = 16'h2504;
defparam \inst13|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N4
cycloneii_lcell_comb \inst13|Mux6~0 (
// Equation(s):
// \inst13|Mux6~0_combout  = (\inst4|Result [5]) # ((\inst4|Result [7] & ((\inst4|Result [4]) # (!\inst4|Result [6]))) # (!\inst4|Result [7] & (\inst4|Result [6])))

	.dataa(\inst4|Result [7]),
	.datab(\inst4|Result [5]),
	.datac(\inst4|Result [6]),
	.datad(\inst4|Result [4]),
	.cin(gnd),
	.combout(\inst13|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|Mux6~0 .lut_mask = 16'hFEDE;
defparam \inst13|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneii_lcell_comb \inst0|WideOr12~0 (
// Equation(s):
// \inst0|WideOr12~0_combout  = (\inst0|yfsm.s4~regout ) # ((\inst0|yfsm.s6~regout ) # (\inst0|yfsm.s5~regout ))

	.dataa(\inst0|yfsm.s4~regout ),
	.datab(\inst0|yfsm.s6~regout ),
	.datac(\inst0|yfsm.s5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst0|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst0|WideOr12~0 .lut_mask = 16'hFEFE;
defparam \inst0|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneii_lcell_comb \inst0|WideOr13 (
// Equation(s):
// \inst0|WideOr13~combout  = (\inst0|yfsm.s3~regout ) # ((\inst0|yfsm.s4~regout ) # (\inst0|yfsm.s1~regout ))

	.dataa(vcc),
	.datab(\inst0|yfsm.s3~regout ),
	.datac(\inst0|yfsm.s4~regout ),
	.datad(\inst0|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst0|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \inst0|WideOr13 .lut_mask = 16'hFFFC;
defparam \inst0|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneii_lcell_comb \inst0|student_id[1] (
// Equation(s):
// \inst0|student_id [1] = (\inst0|yfsm.s7~regout ) # (\inst0|yfsm.s8~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst0|yfsm.s7~regout ),
	.datad(\inst0|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\inst0|student_id [1]),
	.cout());
// synopsys translate_off
defparam \inst0|student_id[1] .lut_mask = 16'hFFF0;
defparam \inst0|student_id[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
cycloneii_lcell_comb \inst7|Mux0~0 (
// Equation(s):
// \inst7|Mux0~0_combout  = (!\inst0|WideOr13~combout  & (\inst0|yfsm.s0~regout  & (\inst0|WideOr12~0_combout  $ (!\inst0|student_id [1]))))

	.dataa(\inst0|WideOr12~0_combout ),
	.datab(\inst0|WideOr13~combout ),
	.datac(\inst0|student_id [1]),
	.datad(\inst0|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst7|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux0~0 .lut_mask = 16'h2100;
defparam \inst7|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneii_lcell_comb \inst7|Mux1~0 (
// Equation(s):
// \inst7|Mux1~0_combout  = (\inst0|WideOr13~combout ) # ((\inst0|yfsm.s0~regout  & ((!\inst0|student_id [1]) # (!\inst0|WideOr12~0_combout ))))

	.dataa(\inst0|WideOr12~0_combout ),
	.datab(\inst0|WideOr13~combout ),
	.datac(\inst0|student_id [1]),
	.datad(\inst0|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst7|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux1~0 .lut_mask = 16'hDFCC;
defparam \inst7|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
cycloneii_lcell_comb \inst7|Mux3~0 (
// Equation(s):
// \inst7|Mux3~0_combout  = (\inst0|yfsm.s0~regout  & ((\inst0|WideOr12~0_combout  & (\inst0|WideOr13~combout  & \inst0|student_id [1])) # (!\inst0|WideOr12~0_combout  & (!\inst0|WideOr13~combout  & !\inst0|student_id [1]))))

	.dataa(\inst0|WideOr12~0_combout ),
	.datab(\inst0|WideOr13~combout ),
	.datac(\inst0|student_id [1]),
	.datad(\inst0|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst7|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux3~0 .lut_mask = 16'h8100;
defparam \inst7|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneii_lcell_comb \inst7|Mux4~2 (
// Equation(s):
// \inst7|Mux4~2_combout  = (\inst0|WideOr12~0_combout  & ((\inst0|yfsm.s7~regout ) # ((\inst0|yfsm.s8~regout )))) # (!\inst0|WideOr12~0_combout  & (((\inst0|WideOr13~combout ))))

	.dataa(\inst0|yfsm.s7~regout ),
	.datab(\inst0|WideOr13~combout ),
	.datac(\inst0|yfsm.s8~regout ),
	.datad(\inst0|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst7|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux4~2 .lut_mask = 16'hFACC;
defparam \inst7|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneii_lcell_comb \inst7|Mux5~0 (
// Equation(s):
// \inst7|Mux5~0_combout  = (!\inst0|WideOr12~0_combout  & (\inst0|yfsm.s0~regout  & ((\inst0|student_id [1]) # (!\inst0|WideOr13~combout ))))

	.dataa(\inst0|WideOr12~0_combout ),
	.datab(\inst0|WideOr13~combout ),
	.datac(\inst0|student_id [1]),
	.datad(\inst0|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst7|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux5~0 .lut_mask = 16'h5100;
defparam \inst7|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
cycloneii_lcell_comb \inst7|Mux6~2 (
// Equation(s):
// \inst7|Mux6~2_combout  = (!\inst0|WideOr12~0_combout  & (!\inst0|yfsm.s8~regout  & (!\inst0|yfsm.s7~regout  & \inst0|yfsm.s0~regout )))

	.dataa(\inst0|WideOr12~0_combout ),
	.datab(\inst0|yfsm.s8~regout ),
	.datac(\inst0|yfsm.s7~regout ),
	.datad(\inst0|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst7|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux6~2 .lut_mask = 16'h0100;
defparam \inst7|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_firstfour[0]~I (
	.datain(!\inst12|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_firstfour[0]));
// synopsys translate_off
defparam \R_firstfour[0]~I .input_async_reset = "none";
defparam \R_firstfour[0]~I .input_power_up = "low";
defparam \R_firstfour[0]~I .input_register_mode = "none";
defparam \R_firstfour[0]~I .input_sync_reset = "none";
defparam \R_firstfour[0]~I .oe_async_reset = "none";
defparam \R_firstfour[0]~I .oe_power_up = "low";
defparam \R_firstfour[0]~I .oe_register_mode = "none";
defparam \R_firstfour[0]~I .oe_sync_reset = "none";
defparam \R_firstfour[0]~I .operation_mode = "output";
defparam \R_firstfour[0]~I .output_async_reset = "none";
defparam \R_firstfour[0]~I .output_power_up = "low";
defparam \R_firstfour[0]~I .output_register_mode = "none";
defparam \R_firstfour[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_firstfour[1]~I (
	.datain(!\inst12|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_firstfour[1]));
// synopsys translate_off
defparam \R_firstfour[1]~I .input_async_reset = "none";
defparam \R_firstfour[1]~I .input_power_up = "low";
defparam \R_firstfour[1]~I .input_register_mode = "none";
defparam \R_firstfour[1]~I .input_sync_reset = "none";
defparam \R_firstfour[1]~I .oe_async_reset = "none";
defparam \R_firstfour[1]~I .oe_power_up = "low";
defparam \R_firstfour[1]~I .oe_register_mode = "none";
defparam \R_firstfour[1]~I .oe_sync_reset = "none";
defparam \R_firstfour[1]~I .operation_mode = "output";
defparam \R_firstfour[1]~I .output_async_reset = "none";
defparam \R_firstfour[1]~I .output_power_up = "low";
defparam \R_firstfour[1]~I .output_register_mode = "none";
defparam \R_firstfour[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_firstfour[2]~I (
	.datain(!\inst12|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_firstfour[2]));
// synopsys translate_off
defparam \R_firstfour[2]~I .input_async_reset = "none";
defparam \R_firstfour[2]~I .input_power_up = "low";
defparam \R_firstfour[2]~I .input_register_mode = "none";
defparam \R_firstfour[2]~I .input_sync_reset = "none";
defparam \R_firstfour[2]~I .oe_async_reset = "none";
defparam \R_firstfour[2]~I .oe_power_up = "low";
defparam \R_firstfour[2]~I .oe_register_mode = "none";
defparam \R_firstfour[2]~I .oe_sync_reset = "none";
defparam \R_firstfour[2]~I .operation_mode = "output";
defparam \R_firstfour[2]~I .output_async_reset = "none";
defparam \R_firstfour[2]~I .output_power_up = "low";
defparam \R_firstfour[2]~I .output_register_mode = "none";
defparam \R_firstfour[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_firstfour[3]~I (
	.datain(!\inst12|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_firstfour[3]));
// synopsys translate_off
defparam \R_firstfour[3]~I .input_async_reset = "none";
defparam \R_firstfour[3]~I .input_power_up = "low";
defparam \R_firstfour[3]~I .input_register_mode = "none";
defparam \R_firstfour[3]~I .input_sync_reset = "none";
defparam \R_firstfour[3]~I .oe_async_reset = "none";
defparam \R_firstfour[3]~I .oe_power_up = "low";
defparam \R_firstfour[3]~I .oe_register_mode = "none";
defparam \R_firstfour[3]~I .oe_sync_reset = "none";
defparam \R_firstfour[3]~I .operation_mode = "output";
defparam \R_firstfour[3]~I .output_async_reset = "none";
defparam \R_firstfour[3]~I .output_power_up = "low";
defparam \R_firstfour[3]~I .output_register_mode = "none";
defparam \R_firstfour[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_firstfour[4]~I (
	.datain(!\inst12|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_firstfour[4]));
// synopsys translate_off
defparam \R_firstfour[4]~I .input_async_reset = "none";
defparam \R_firstfour[4]~I .input_power_up = "low";
defparam \R_firstfour[4]~I .input_register_mode = "none";
defparam \R_firstfour[4]~I .input_sync_reset = "none";
defparam \R_firstfour[4]~I .oe_async_reset = "none";
defparam \R_firstfour[4]~I .oe_power_up = "low";
defparam \R_firstfour[4]~I .oe_register_mode = "none";
defparam \R_firstfour[4]~I .oe_sync_reset = "none";
defparam \R_firstfour[4]~I .operation_mode = "output";
defparam \R_firstfour[4]~I .output_async_reset = "none";
defparam \R_firstfour[4]~I .output_power_up = "low";
defparam \R_firstfour[4]~I .output_register_mode = "none";
defparam \R_firstfour[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_firstfour[5]~I (
	.datain(!\inst12|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_firstfour[5]));
// synopsys translate_off
defparam \R_firstfour[5]~I .input_async_reset = "none";
defparam \R_firstfour[5]~I .input_power_up = "low";
defparam \R_firstfour[5]~I .input_register_mode = "none";
defparam \R_firstfour[5]~I .input_sync_reset = "none";
defparam \R_firstfour[5]~I .oe_async_reset = "none";
defparam \R_firstfour[5]~I .oe_power_up = "low";
defparam \R_firstfour[5]~I .oe_register_mode = "none";
defparam \R_firstfour[5]~I .oe_sync_reset = "none";
defparam \R_firstfour[5]~I .operation_mode = "output";
defparam \R_firstfour[5]~I .output_async_reset = "none";
defparam \R_firstfour[5]~I .output_power_up = "low";
defparam \R_firstfour[5]~I .output_register_mode = "none";
defparam \R_firstfour[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_firstfour[6]~I (
	.datain(\inst12|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_firstfour[6]));
// synopsys translate_off
defparam \R_firstfour[6]~I .input_async_reset = "none";
defparam \R_firstfour[6]~I .input_power_up = "low";
defparam \R_firstfour[6]~I .input_register_mode = "none";
defparam \R_firstfour[6]~I .input_sync_reset = "none";
defparam \R_firstfour[6]~I .oe_async_reset = "none";
defparam \R_firstfour[6]~I .oe_power_up = "low";
defparam \R_firstfour[6]~I .oe_register_mode = "none";
defparam \R_firstfour[6]~I .oe_sync_reset = "none";
defparam \R_firstfour[6]~I .operation_mode = "output";
defparam \R_firstfour[6]~I .output_async_reset = "none";
defparam \R_firstfour[6]~I .output_power_up = "low";
defparam \R_firstfour[6]~I .output_register_mode = "none";
defparam \R_firstfour[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_lastfour[0]~I (
	.datain(!\inst13|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_lastfour[0]));
// synopsys translate_off
defparam \R_lastfour[0]~I .input_async_reset = "none";
defparam \R_lastfour[0]~I .input_power_up = "low";
defparam \R_lastfour[0]~I .input_register_mode = "none";
defparam \R_lastfour[0]~I .input_sync_reset = "none";
defparam \R_lastfour[0]~I .oe_async_reset = "none";
defparam \R_lastfour[0]~I .oe_power_up = "low";
defparam \R_lastfour[0]~I .oe_register_mode = "none";
defparam \R_lastfour[0]~I .oe_sync_reset = "none";
defparam \R_lastfour[0]~I .operation_mode = "output";
defparam \R_lastfour[0]~I .output_async_reset = "none";
defparam \R_lastfour[0]~I .output_power_up = "low";
defparam \R_lastfour[0]~I .output_register_mode = "none";
defparam \R_lastfour[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_lastfour[1]~I (
	.datain(!\inst13|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_lastfour[1]));
// synopsys translate_off
defparam \R_lastfour[1]~I .input_async_reset = "none";
defparam \R_lastfour[1]~I .input_power_up = "low";
defparam \R_lastfour[1]~I .input_register_mode = "none";
defparam \R_lastfour[1]~I .input_sync_reset = "none";
defparam \R_lastfour[1]~I .oe_async_reset = "none";
defparam \R_lastfour[1]~I .oe_power_up = "low";
defparam \R_lastfour[1]~I .oe_register_mode = "none";
defparam \R_lastfour[1]~I .oe_sync_reset = "none";
defparam \R_lastfour[1]~I .operation_mode = "output";
defparam \R_lastfour[1]~I .output_async_reset = "none";
defparam \R_lastfour[1]~I .output_power_up = "low";
defparam \R_lastfour[1]~I .output_register_mode = "none";
defparam \R_lastfour[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_lastfour[2]~I (
	.datain(!\inst13|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_lastfour[2]));
// synopsys translate_off
defparam \R_lastfour[2]~I .input_async_reset = "none";
defparam \R_lastfour[2]~I .input_power_up = "low";
defparam \R_lastfour[2]~I .input_register_mode = "none";
defparam \R_lastfour[2]~I .input_sync_reset = "none";
defparam \R_lastfour[2]~I .oe_async_reset = "none";
defparam \R_lastfour[2]~I .oe_power_up = "low";
defparam \R_lastfour[2]~I .oe_register_mode = "none";
defparam \R_lastfour[2]~I .oe_sync_reset = "none";
defparam \R_lastfour[2]~I .operation_mode = "output";
defparam \R_lastfour[2]~I .output_async_reset = "none";
defparam \R_lastfour[2]~I .output_power_up = "low";
defparam \R_lastfour[2]~I .output_register_mode = "none";
defparam \R_lastfour[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_lastfour[3]~I (
	.datain(!\inst13|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_lastfour[3]));
// synopsys translate_off
defparam \R_lastfour[3]~I .input_async_reset = "none";
defparam \R_lastfour[3]~I .input_power_up = "low";
defparam \R_lastfour[3]~I .input_register_mode = "none";
defparam \R_lastfour[3]~I .input_sync_reset = "none";
defparam \R_lastfour[3]~I .oe_async_reset = "none";
defparam \R_lastfour[3]~I .oe_power_up = "low";
defparam \R_lastfour[3]~I .oe_register_mode = "none";
defparam \R_lastfour[3]~I .oe_sync_reset = "none";
defparam \R_lastfour[3]~I .operation_mode = "output";
defparam \R_lastfour[3]~I .output_async_reset = "none";
defparam \R_lastfour[3]~I .output_power_up = "low";
defparam \R_lastfour[3]~I .output_register_mode = "none";
defparam \R_lastfour[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_lastfour[4]~I (
	.datain(!\inst13|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_lastfour[4]));
// synopsys translate_off
defparam \R_lastfour[4]~I .input_async_reset = "none";
defparam \R_lastfour[4]~I .input_power_up = "low";
defparam \R_lastfour[4]~I .input_register_mode = "none";
defparam \R_lastfour[4]~I .input_sync_reset = "none";
defparam \R_lastfour[4]~I .oe_async_reset = "none";
defparam \R_lastfour[4]~I .oe_power_up = "low";
defparam \R_lastfour[4]~I .oe_register_mode = "none";
defparam \R_lastfour[4]~I .oe_sync_reset = "none";
defparam \R_lastfour[4]~I .operation_mode = "output";
defparam \R_lastfour[4]~I .output_async_reset = "none";
defparam \R_lastfour[4]~I .output_power_up = "low";
defparam \R_lastfour[4]~I .output_register_mode = "none";
defparam \R_lastfour[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_lastfour[5]~I (
	.datain(!\inst13|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_lastfour[5]));
// synopsys translate_off
defparam \R_lastfour[5]~I .input_async_reset = "none";
defparam \R_lastfour[5]~I .input_power_up = "low";
defparam \R_lastfour[5]~I .input_register_mode = "none";
defparam \R_lastfour[5]~I .input_sync_reset = "none";
defparam \R_lastfour[5]~I .oe_async_reset = "none";
defparam \R_lastfour[5]~I .oe_power_up = "low";
defparam \R_lastfour[5]~I .oe_register_mode = "none";
defparam \R_lastfour[5]~I .oe_sync_reset = "none";
defparam \R_lastfour[5]~I .operation_mode = "output";
defparam \R_lastfour[5]~I .output_async_reset = "none";
defparam \R_lastfour[5]~I .output_power_up = "low";
defparam \R_lastfour[5]~I .output_register_mode = "none";
defparam \R_lastfour[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_lastfour[6]~I (
	.datain(\inst13|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_lastfour[6]));
// synopsys translate_off
defparam \R_lastfour[6]~I .input_async_reset = "none";
defparam \R_lastfour[6]~I .input_power_up = "low";
defparam \R_lastfour[6]~I .input_register_mode = "none";
defparam \R_lastfour[6]~I .input_sync_reset = "none";
defparam \R_lastfour[6]~I .oe_async_reset = "none";
defparam \R_lastfour[6]~I .oe_power_up = "low";
defparam \R_lastfour[6]~I .oe_register_mode = "none";
defparam \R_lastfour[6]~I .oe_sync_reset = "none";
defparam \R_lastfour[6]~I .operation_mode = "output";
defparam \R_lastfour[6]~I .output_async_reset = "none";
defparam \R_lastfour[6]~I .output_power_up = "low";
defparam \R_lastfour[6]~I .output_register_mode = "none";
defparam \R_lastfour[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[0]));
// synopsys translate_off
defparam \Sign[0]~I .input_async_reset = "none";
defparam \Sign[0]~I .input_power_up = "low";
defparam \Sign[0]~I .input_register_mode = "none";
defparam \Sign[0]~I .input_sync_reset = "none";
defparam \Sign[0]~I .oe_async_reset = "none";
defparam \Sign[0]~I .oe_power_up = "low";
defparam \Sign[0]~I .oe_register_mode = "none";
defparam \Sign[0]~I .oe_sync_reset = "none";
defparam \Sign[0]~I .operation_mode = "output";
defparam \Sign[0]~I .output_async_reset = "none";
defparam \Sign[0]~I .output_power_up = "low";
defparam \Sign[0]~I .output_register_mode = "none";
defparam \Sign[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[1]));
// synopsys translate_off
defparam \Sign[1]~I .input_async_reset = "none";
defparam \Sign[1]~I .input_power_up = "low";
defparam \Sign[1]~I .input_register_mode = "none";
defparam \Sign[1]~I .input_sync_reset = "none";
defparam \Sign[1]~I .oe_async_reset = "none";
defparam \Sign[1]~I .oe_power_up = "low";
defparam \Sign[1]~I .oe_register_mode = "none";
defparam \Sign[1]~I .oe_sync_reset = "none";
defparam \Sign[1]~I .operation_mode = "output";
defparam \Sign[1]~I .output_async_reset = "none";
defparam \Sign[1]~I .output_power_up = "low";
defparam \Sign[1]~I .output_register_mode = "none";
defparam \Sign[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[2]));
// synopsys translate_off
defparam \Sign[2]~I .input_async_reset = "none";
defparam \Sign[2]~I .input_power_up = "low";
defparam \Sign[2]~I .input_register_mode = "none";
defparam \Sign[2]~I .input_sync_reset = "none";
defparam \Sign[2]~I .oe_async_reset = "none";
defparam \Sign[2]~I .oe_power_up = "low";
defparam \Sign[2]~I .oe_register_mode = "none";
defparam \Sign[2]~I .oe_sync_reset = "none";
defparam \Sign[2]~I .operation_mode = "output";
defparam \Sign[2]~I .output_async_reset = "none";
defparam \Sign[2]~I .output_power_up = "low";
defparam \Sign[2]~I .output_register_mode = "none";
defparam \Sign[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[3]));
// synopsys translate_off
defparam \Sign[3]~I .input_async_reset = "none";
defparam \Sign[3]~I .input_power_up = "low";
defparam \Sign[3]~I .input_register_mode = "none";
defparam \Sign[3]~I .input_sync_reset = "none";
defparam \Sign[3]~I .oe_async_reset = "none";
defparam \Sign[3]~I .oe_power_up = "low";
defparam \Sign[3]~I .oe_register_mode = "none";
defparam \Sign[3]~I .oe_sync_reset = "none";
defparam \Sign[3]~I .operation_mode = "output";
defparam \Sign[3]~I .output_async_reset = "none";
defparam \Sign[3]~I .output_power_up = "low";
defparam \Sign[3]~I .output_register_mode = "none";
defparam \Sign[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[4]));
// synopsys translate_off
defparam \Sign[4]~I .input_async_reset = "none";
defparam \Sign[4]~I .input_power_up = "low";
defparam \Sign[4]~I .input_register_mode = "none";
defparam \Sign[4]~I .input_sync_reset = "none";
defparam \Sign[4]~I .oe_async_reset = "none";
defparam \Sign[4]~I .oe_power_up = "low";
defparam \Sign[4]~I .oe_register_mode = "none";
defparam \Sign[4]~I .oe_sync_reset = "none";
defparam \Sign[4]~I .operation_mode = "output";
defparam \Sign[4]~I .output_async_reset = "none";
defparam \Sign[4]~I .output_power_up = "low";
defparam \Sign[4]~I .output_register_mode = "none";
defparam \Sign[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[5]));
// synopsys translate_off
defparam \Sign[5]~I .input_async_reset = "none";
defparam \Sign[5]~I .input_power_up = "low";
defparam \Sign[5]~I .input_register_mode = "none";
defparam \Sign[5]~I .input_sync_reset = "none";
defparam \Sign[5]~I .oe_async_reset = "none";
defparam \Sign[5]~I .oe_power_up = "low";
defparam \Sign[5]~I .oe_register_mode = "none";
defparam \Sign[5]~I .oe_sync_reset = "none";
defparam \Sign[5]~I .operation_mode = "output";
defparam \Sign[5]~I .output_async_reset = "none";
defparam \Sign[5]~I .output_power_up = "low";
defparam \Sign[5]~I .output_register_mode = "none";
defparam \Sign[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign[6]));
// synopsys translate_off
defparam \Sign[6]~I .input_async_reset = "none";
defparam \Sign[6]~I .input_power_up = "low";
defparam \Sign[6]~I .input_register_mode = "none";
defparam \Sign[6]~I .input_sync_reset = "none";
defparam \Sign[6]~I .oe_async_reset = "none";
defparam \Sign[6]~I .oe_power_up = "low";
defparam \Sign[6]~I .oe_register_mode = "none";
defparam \Sign[6]~I .oe_sync_reset = "none";
defparam \Sign[6]~I .operation_mode = "output";
defparam \Sign[6]~I .output_async_reset = "none";
defparam \Sign[6]~I .output_power_up = "low";
defparam \Sign[6]~I .output_register_mode = "none";
defparam \Sign[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[6]~I (
	.datain(!\inst7|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[6]));
// synopsys translate_off
defparam \student_id[6]~I .input_async_reset = "none";
defparam \student_id[6]~I .input_power_up = "low";
defparam \student_id[6]~I .input_register_mode = "none";
defparam \student_id[6]~I .input_sync_reset = "none";
defparam \student_id[6]~I .oe_async_reset = "none";
defparam \student_id[6]~I .oe_power_up = "low";
defparam \student_id[6]~I .oe_register_mode = "none";
defparam \student_id[6]~I .oe_sync_reset = "none";
defparam \student_id[6]~I .operation_mode = "output";
defparam \student_id[6]~I .output_async_reset = "none";
defparam \student_id[6]~I .output_power_up = "low";
defparam \student_id[6]~I .output_register_mode = "none";
defparam \student_id[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[5]~I (
	.datain(\inst7|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[5]));
// synopsys translate_off
defparam \student_id[5]~I .input_async_reset = "none";
defparam \student_id[5]~I .input_power_up = "low";
defparam \student_id[5]~I .input_register_mode = "none";
defparam \student_id[5]~I .input_sync_reset = "none";
defparam \student_id[5]~I .oe_async_reset = "none";
defparam \student_id[5]~I .oe_power_up = "low";
defparam \student_id[5]~I .oe_register_mode = "none";
defparam \student_id[5]~I .oe_sync_reset = "none";
defparam \student_id[5]~I .operation_mode = "output";
defparam \student_id[5]~I .output_async_reset = "none";
defparam \student_id[5]~I .output_power_up = "low";
defparam \student_id[5]~I .output_register_mode = "none";
defparam \student_id[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[4]));
// synopsys translate_off
defparam \student_id[4]~I .input_async_reset = "none";
defparam \student_id[4]~I .input_power_up = "low";
defparam \student_id[4]~I .input_register_mode = "none";
defparam \student_id[4]~I .input_sync_reset = "none";
defparam \student_id[4]~I .oe_async_reset = "none";
defparam \student_id[4]~I .oe_power_up = "low";
defparam \student_id[4]~I .oe_register_mode = "none";
defparam \student_id[4]~I .oe_sync_reset = "none";
defparam \student_id[4]~I .operation_mode = "output";
defparam \student_id[4]~I .output_async_reset = "none";
defparam \student_id[4]~I .output_power_up = "low";
defparam \student_id[4]~I .output_register_mode = "none";
defparam \student_id[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[3]~I (
	.datain(!\inst7|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[3]));
// synopsys translate_off
defparam \student_id[3]~I .input_async_reset = "none";
defparam \student_id[3]~I .input_power_up = "low";
defparam \student_id[3]~I .input_register_mode = "none";
defparam \student_id[3]~I .input_sync_reset = "none";
defparam \student_id[3]~I .oe_async_reset = "none";
defparam \student_id[3]~I .oe_power_up = "low";
defparam \student_id[3]~I .oe_register_mode = "none";
defparam \student_id[3]~I .oe_sync_reset = "none";
defparam \student_id[3]~I .operation_mode = "output";
defparam \student_id[3]~I .output_async_reset = "none";
defparam \student_id[3]~I .output_power_up = "low";
defparam \student_id[3]~I .output_register_mode = "none";
defparam \student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[2]~I (
	.datain(\inst7|Mux4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[2]));
// synopsys translate_off
defparam \student_id[2]~I .input_async_reset = "none";
defparam \student_id[2]~I .input_power_up = "low";
defparam \student_id[2]~I .input_register_mode = "none";
defparam \student_id[2]~I .input_sync_reset = "none";
defparam \student_id[2]~I .oe_async_reset = "none";
defparam \student_id[2]~I .oe_power_up = "low";
defparam \student_id[2]~I .oe_register_mode = "none";
defparam \student_id[2]~I .oe_sync_reset = "none";
defparam \student_id[2]~I .operation_mode = "output";
defparam \student_id[2]~I .output_async_reset = "none";
defparam \student_id[2]~I .output_power_up = "low";
defparam \student_id[2]~I .output_register_mode = "none";
defparam \student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[1]~I (
	.datain(!\inst7|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[1]));
// synopsys translate_off
defparam \student_id[1]~I .input_async_reset = "none";
defparam \student_id[1]~I .input_power_up = "low";
defparam \student_id[1]~I .input_register_mode = "none";
defparam \student_id[1]~I .input_sync_reset = "none";
defparam \student_id[1]~I .oe_async_reset = "none";
defparam \student_id[1]~I .oe_power_up = "low";
defparam \student_id[1]~I .oe_register_mode = "none";
defparam \student_id[1]~I .oe_sync_reset = "none";
defparam \student_id[1]~I .operation_mode = "output";
defparam \student_id[1]~I .output_async_reset = "none";
defparam \student_id[1]~I .output_power_up = "low";
defparam \student_id[1]~I .output_register_mode = "none";
defparam \student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[0]~I (
	.datain(!\inst7|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[0]));
// synopsys translate_off
defparam \student_id[0]~I .input_async_reset = "none";
defparam \student_id[0]~I .input_power_up = "low";
defparam \student_id[0]~I .input_register_mode = "none";
defparam \student_id[0]~I .input_sync_reset = "none";
defparam \student_id[0]~I .oe_async_reset = "none";
defparam \student_id[0]~I .oe_power_up = "low";
defparam \student_id[0]~I .oe_register_mode = "none";
defparam \student_id[0]~I .oe_sync_reset = "none";
defparam \student_id[0]~I .operation_mode = "output";
defparam \student_id[0]~I .output_async_reset = "none";
defparam \student_id[0]~I .output_power_up = "low";
defparam \student_id[0]~I .output_register_mode = "none";
defparam \student_id[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
