timestamp 1714558529
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use mux_2x1_ibr mux_2x1_ibr_2 1 0 1058 0 1 1056
use mux_2x1_ibr mux_2x1_ibr_1 1 0 -68 0 1 1056
use mux_2x1_ibr mux_2x1_ibr_0 1 0 -1194 0 1 1056
port "S0" 5 -772 1639 -772 1639 m2
port "I2" 2 914 479 914 479 m1
port "I0" 0 -211 476 -211 476 m1
port "VSS" 8 210 1106 210 1106 m1
port "OUT" 6 2133 1536 2133 1536 m1
port "I3" 3 107 1536 107 1536 m1
port "I1" 1 -1024 1539 -1024 1539 m1
port "S1" 4 1479 1635 1479 1635 m1
port "VDD" 7 198 1991 198 1991 m1
node "S0" 2 518.046 -772 1639 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90414 3212 0 0 0 0 0 0
node "m1_1055_6#" 0 173.035 1055 6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52548 952 0 0 0 0 0 0 0 0
node "m1_n64_6#" 0 175.409 -64 6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52548 952 0 0 0 0 0 0 0 0
node "I2" 0 30.7886 914 479 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "I0" 0 32.9043 -211 476 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "VSS" 0 82.8181 210 1106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10164 410 0 0 0 0 0 0 0 0
node "OUT" 0 34.9401 2133 1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "m1_976_1510#" 0 111.581 976 1510 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11952 594 0 0 0 0 0 0 0 0
node "I3" 0 26.3815 107 1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "m1_n155_1495#" 7 1440.86 -155 1495 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12208 640 227432 7872 0 0 0 0 0 0
node "I1" 0 42.8576 -1024 1539 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2970 218 0 0 0 0 0 0 0 0
node "S1" 0 36.9707 1479 1635 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2024 180 0 0 0 0 0 0 0 0
node "m1_n783_1632#" 0 15.655 -783 1632 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 378 78 0 0 0 0 0 0 0 0
node "VDD" 0 58.3146 198 1991 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10164 410 0 0 0 0 0 0 0 0
node "w_1061_146#" 1974 227.556 1061 146 nw 75852 1166 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n66_146#" 1870 240.327 -66 146 nw 80109 1188 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n166_1954#" 6102 103.572 -166 1954 nw 34524 1062 0 0 130050 3070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "w_n166_1954#" "m1_976_1510#" 3.12868
cap "w_n166_1954#" "VSS" 0.0599699
cap "S0" "m1_n155_1495#" 15.8292
cap "w_1061_146#" "m1_1055_6#" 33.894
cap "w_1061_146#" "I2" 2.24649
cap "OUT" "m1_976_1510#" 2.03485
cap "m1_1055_6#" "w_n66_146#" 0.219432
cap "I2" "w_n66_146#" 0.464619
cap "I0" "w_n66_146#" 2.37008
cap "w_n166_1954#" "I2" 0.0769393
cap "S0" "S1" 0.0379719
cap "I3" "w_n66_146#" 0.397657
cap "m1_n64_6#" "m1_1055_6#" 13.0852
cap "w_n166_1954#" "I3" 0.582995
cap "m1_1055_6#" "m1_976_1510#" 5.77772
cap "m1_n64_6#" "I3" 1.04743
cap "S0" "m1_n783_1632#" 3.32228
cap "w_1061_146#" "m1_n155_1495#" 12.49
cap "I3" "m1_976_1510#" 1.97502
cap "m1_n155_1495#" "w_n66_146#" 16.6308
cap "w_n166_1954#" "m1_n155_1495#" 2.07784
cap "I3" "I1" 0.114333
cap "I0" "I2" 1.67217
cap "m1_n155_1495#" "m1_n64_6#" 74.5969
cap "m1_n155_1495#" "OUT" 0.00956462
cap "m1_n155_1495#" "m1_976_1510#" 0.741526
cap "m1_n155_1495#" "VSS" 4.67606
cap "S0" "VDD" 11.1371
cap "m1_n155_1495#" "I1" 2.29613
cap "m1_n155_1495#" "m1_1055_6#" 64.0212
cap "m1_n155_1495#" "I2" 2.84436
cap "I0" "m1_n155_1495#" 2.23701
cap "m1_n155_1495#" "I3" 18.2088
cap "S0" "w_n66_146#" 1.15386
cap "S0" "w_n166_1954#" 7.35148
cap "S0" "m1_n64_6#" 0.142414
cap "w_n166_1954#" "VDD" 26.6578
cap "S0" "VSS" 1.05638
cap "m1_n155_1495#" "S1" 0.0478204
cap "S0" "I0" 0.0520578
cap "VDD" "VSS" 5.46912
cap "S0" "I3" 0.816833
cap "w_1061_146#" "m1_976_1510#" 1.22293
cap "m1_n64_6#" "w_n66_146#" 35.3417
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_0/OUT" 2.10514
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_0/I0" 0.472214
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/OUT" 57.5395
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 1.71705
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.306807
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 2.25163
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_0/OUT" 140.45
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/OUT" 3.78749
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/I0" 1.87309
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 4.8041
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 6.88446
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_2/VDD" 29.1277
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0379181
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.302599
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 16.3113
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I0" 1.98454
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.446217
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 5.60255
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/OUT" 12.3619
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_2/VSS" 0.222867
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_1/I1" -0.523716
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 265.168
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/I0" 0.278891
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_2/VDD" 10.692
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/I1" 2.71237
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.177063
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_0/OUT" 128.065
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_1/I0" -0.836083
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_2/VDD" 0.32346
cap "mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_0/OUT" 0.149776
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_2/Sel" 4.07783
cap "mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_2x1_ibr_2/I0" 0.564092
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.244007
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.942773
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" -0.0237688
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_2/I1" 30.9093
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_1/Sel" -0.0233991
cap "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/VDD" 1.06657
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/VDD" 1.6653
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/I1" 1.29701
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.820342
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_2/VDD" 4.68886
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.161859
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_1/Sel" -2.24456
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_2/I0" 69.7457
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_2/Sel" 0.415629
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_1/I0" -0.836083
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/VDD" 372.033
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/I1" 2.95642
cap "mux_2x1_ibr_2/Sel" "mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.215167
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_2/VSS" 0.302599
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/VSS" 0.177063
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_2/Sel" 1.79553
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_2/I0" 1.67582
cap "mux_2x1_ibr_2/Sel" "mux_2x1_ibr_2/VDD" 6.38507
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 5.67566
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.254847
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/VDD" 15.0342
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/I0" 14.9413
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_2/I0" 9.04065
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 6.11371
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/Sel" 0.364852
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_1/Sel" 0.0519132
cap "mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_2x1_ibr_2/I1" 0.406747
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_2/VDD" 28.7622
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 11.1916
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_2/Sel" 3.83026
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_1/Sel" 1.75333
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/VSS" 32.4258
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 5.63571
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_2/I0" 0.00878108
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 1.98454
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/Sel" 14.3186
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/I0" 23.4699
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_1/I0" 0.472214
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 1.61869
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_2/VDD" -2.88886
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.103562
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/Sel" 81.9122
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_2/I0" 7.63481
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0379181
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_2/VDD" 1.30096
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/VDD" 0.817212
cap "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/I0" 11.623
cap "mux_2x1_ibr_2/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_2/I0" 0.820342
cap "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/VDD" 1.67108
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/I0" 215.034
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_2/I0" 2.8665
cap "mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_2x1_ibr_2/I0" 48.4999
cap "mux_2x1_ibr_2/OUT" "mux_2x1_ibr_2/I0" 0.378041
cap "mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_2x1_ibr_2/I0" 0.985952
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 1.61869
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.244007
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_2/I0" -0.655851
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/nand2_ibr_2/OUT" -3.30097
cap "mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.0467037
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.226834
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_2/I0" 0.180891
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.01125
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_2/VDD" 1.33144
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/nand2_ibr_1/IN2" -1.42109e-14
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_0/I1" -0.114333
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/Sel" 31.8926
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/I1" -2.29613
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/I0" 0.0275546
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_2/VSS" 1.11022e-16
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_2/VDD" -1.48807
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_2/VDD" 305.98
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_0/OUT" 24.46
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.336856
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_2/VDD" -0.825564
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 10.1519
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_2/VDD" 5.17877
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_2/VDD" 15.5404
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_1/Sel" 7.70478
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_1/Sel" 6.38343
cap "mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_1/Sel" 0.264933
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_0/OUT" 4.71271
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/nand2_ibr_1/IN2" -7.10543e-15
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.950196
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/Sel" 31.9944
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/OUT" 10.584
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_2/VDD" -2.72439
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_2/I1" -0.98751
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I1" 15.6841
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_2/I1" -0.380257
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/OUT" 62.234
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_1/Sel" 1.41091
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_2/VDD" 3.38036
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 26.3237
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/Sel" 2.59442
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_1/Sel" 0.69906
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_2/VDD" 10.6816
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_1/Sel" 8.61468
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/VDD" 14.4284
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_1/Sel" 63.8688
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/Sel" 26.4099
cap "mux_2x1_ibr_2/Sel" "mux_2x1_ibr_1/Sel" 0.221192
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/Sel" 6.75727
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_1/Sel" 0.824825
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" -0.00340123
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_1/Sel" 2.08781
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/Sel" 0.679465
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_2/VSS" 11.8362
cap "mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_2x1_ibr_2/I1" 13.4817
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 4.28911
cap "mux_2x1_ibr_2/OUT" "mux_2x1_ibr_1/Sel" 0.0649558
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/VSS" -5.90233
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/I1" -0.186561
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_1/Sel" 0.347293
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_1/nand2_ibr_1/IN2" -1.42109e-14
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/nand2_ibr_1/IN2" 3.51328
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/VSS" 1.11022e-16
cap "mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_2x1_ibr_2/Sel" -5.68434e-14
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/VDD" 0.0303481
cap "mux_2x1_ibr_2/VSS" "mux_2x1_ibr_1/Sel" 0.179864
cap "mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_2x1_ibr_1/Sel" 0.444859
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/nand2_ibr_1/IN2" 10.5653
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_1/nand2_ibr_1/IN2" -1.48807
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_2/Sel" 1.29777
cap "mux_2x1_ibr_2/Sel" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.00451149
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/I1" 33.9787
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/I0" 0.0977741
cap "mux_2x1_ibr_2/I0" "mux_2x1_ibr_1/Sel" 13.1774
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 30.254
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_2/I1" -0.98751
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_2/Sel" 3.90501
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_1/Sel" 1.48262
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_2/I1" 22.543
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/Sel" 1.00616
cap "mux_2x1_ibr_2/OUT" "mux_2x1_ibr_2/I1" -1.01742
cap "mux_2x1_ibr_1/I1" "mux_2x1_ibr_2/VDD" -0.825564
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.415607
cap "mux_2x1_ibr_2/I1" "mux_2x1_ibr_2/OUT" -1.01742
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/nand2_ibr_1/IN2" 5.68434e-14
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_2/VDD" 0.300124
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/nand2_ibr_2/OUT" -0.0168842
cap "mux_2x1_ibr_2/OUT" "mux_2x1_ibr_2/I0" -0.00443492
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/I1" 0.349117
cap "mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_2x1_ibr_2/I0" 0.0943728
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/I0" 0.0303481
cap "mux_2x1_ibr_2/VDD" "mux_2x1_ibr_2/OUT" 5.68434e-14
merge "mux_2x1_ibr_0/Sel" "m1_n783_1632#" -472.185 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -378 -78 -5092 -406 0 0 0 0 0 0
merge "m1_n783_1632#" "mux_2x1_ibr_1/Sel"
merge "mux_2x1_ibr_1/Sel" "S0"
merge "mux_2x1_ibr_0/a_83_n28#" "mux_2x1_ibr_1/a_83_n28#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/a_83_n28#" "mux_2x1_ibr_2/a_83_n28#"
merge "mux_2x1_ibr_2/a_83_n28#" "VSUBS"
merge "mux_2x1_ibr_2/Sel" "S1" -180.565 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/VDD" "mux_2x1_ibr_1/VDD" -1371.89 -69541 -6456 0 0 -92430 -2594 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16570 -2914 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/VDD" "m1_n64_6#"
merge "m1_n64_6#" "VDD"
merge "VDD" "w_n66_146#"
merge "w_n66_146#" "mux_2x1_ibr_2/VDD"
merge "mux_2x1_ibr_2/VDD" "m1_1055_6#"
merge "m1_1055_6#" "w_1061_146#"
merge "w_1061_146#" "w_n166_1954#"
merge "mux_2x1_ibr_2/I0" "mux_2x1_ibr_0/OUT" -917.725 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7362 -516 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/OUT" "m1_n155_1495#"
merge "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_2/I1" -170.835 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4920 -402 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_2/I1" "m1_976_1510#"
merge "mux_2x1_ibr_2/OUT" "OUT" -34.9401 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/VSS" "mux_2x1_ibr_1/VSS" -396.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10164 -1282 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/VSS" "mux_2x1_ibr_2/VSS"
merge "mux_2x1_ibr_2/VSS" "VSS"
merge "mux_2x1_ibr_0/I0" "I0" -67.7901 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/I1" "I1" -42.8576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2970 -218 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I0" "I2" -65.6744 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I1" "I3" -61.6399 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2024 -180 0 0 0 0 0 0 0 0
