// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_3_address0;
reg    layer_in_V_3_ce0;
reg    layer_in_V_3_we0;
wire   [15:0] layer_in_V_3_q0;
reg   [31:0] sX;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
wire   [8:0] w9_V_address0;
reg    w9_V_ce0;
wire   [382:0] w9_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln316_fu_2091_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [15:0] acc_V_63_0_reg_1173;
reg   [15:0] acc_V_62_0_reg_1186;
reg   [15:0] acc_V_61_0_reg_1199;
reg   [15:0] acc_V_60_0_reg_1212;
reg   [15:0] acc_V_59_0_reg_1225;
reg   [15:0] acc_V_58_0_reg_1238;
reg   [15:0] acc_V_57_0_reg_1251;
reg   [15:0] acc_V_56_0_reg_1264;
reg   [15:0] acc_V_55_0_reg_1277;
reg   [15:0] acc_V_54_0_reg_1290;
reg   [15:0] acc_V_53_0_reg_1303;
reg   [15:0] acc_V_52_0_reg_1316;
reg   [15:0] acc_V_51_0_reg_1329;
reg   [15:0] acc_V_50_0_reg_1342;
reg   [15:0] acc_V_49_0_reg_1355;
reg   [15:0] acc_V_48_0_reg_1368;
reg   [15:0] acc_V_47_0_reg_1381;
reg   [15:0] acc_V_46_0_reg_1394;
reg   [15:0] acc_V_45_0_reg_1407;
reg   [15:0] acc_V_44_0_reg_1420;
reg   [15:0] acc_V_43_0_reg_1433;
reg   [15:0] acc_V_42_0_reg_1446;
reg   [15:0] acc_V_41_0_reg_1459;
reg   [15:0] acc_V_40_0_reg_1472;
reg   [15:0] acc_V_39_0_reg_1485;
reg   [15:0] acc_V_38_0_reg_1498;
reg   [15:0] acc_V_37_0_reg_1511;
reg   [15:0] acc_V_36_0_reg_1524;
reg   [15:0] acc_V_35_0_reg_1537;
reg   [15:0] acc_V_34_0_reg_1550;
reg   [15:0] acc_V_33_0_reg_1563;
reg   [15:0] acc_V_32_0_reg_1576;
reg   [15:0] acc_V_31_0_reg_1589;
reg   [15:0] acc_V_30_0_reg_1602;
reg   [15:0] acc_V_29_0_reg_1615;
reg   [15:0] acc_V_28_0_reg_1628;
reg   [15:0] acc_V_27_0_reg_1641;
reg   [15:0] acc_V_26_0_reg_1654;
reg   [15:0] acc_V_25_0_reg_1667;
reg   [15:0] acc_V_24_0_reg_1680;
reg   [15:0] acc_V_23_0_reg_1693;
reg   [15:0] acc_V_22_0_reg_1706;
reg   [15:0] acc_V_21_0_reg_1719;
reg   [15:0] acc_V_20_0_reg_1732;
reg   [15:0] acc_V_19_0_reg_1745;
reg   [15:0] acc_V_18_0_reg_1758;
reg   [15:0] acc_V_17_0_reg_1771;
reg   [15:0] acc_V_16_0_reg_1784;
reg   [15:0] acc_V_15_0_reg_1797;
reg   [15:0] acc_V_14_0_reg_1810;
reg   [15:0] acc_V_13_0_reg_1823;
reg   [15:0] acc_V_12_0_reg_1836;
reg   [15:0] acc_V_11_0_reg_1849;
reg   [15:0] acc_V_10_0_reg_1862;
reg   [15:0] acc_V_9_0_reg_1875;
reg   [15:0] acc_V_8_0_reg_1888;
reg   [15:0] acc_V_7_0_reg_1901;
reg   [15:0] acc_V_6_0_reg_1914;
reg   [15:0] acc_V_5_0_reg_1927;
reg   [15:0] acc_V_4_0_reg_1940;
reg   [15:0] acc_V_3_0_reg_1953;
reg   [15:0] acc_V_2_0_reg_1966;
reg   [15:0] acc_V_1_0_reg_1979;
reg   [15:0] acc_V_0_0_reg_1992;
reg   [8:0] in_index_reg_2005;
reg    ap_block_state1;
wire   [8:0] i_fu_2085_p2;
reg   [8:0] i_reg_4932;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_2097_p2;
reg    ap_block_state3;
reg   [31:0] sX_load_reg_4945;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done;
wire   [0:0] icmp_ln327_fu_2112_p2;
reg   [0:0] icmp_ln327_reg_4950;
reg   [31:0] sY_load_reg_4955;
wire   [0:0] icmp_ln327_1_fu_2122_p2;
reg   [0:0] icmp_ln327_1_reg_4960;
reg   [31:0] pY_load_reg_4965;
reg   [31:0] pX_load_reg_4971;
wire   [0:0] and_ln327_2_fu_2180_p2;
reg   [0:0] and_ln327_2_reg_4977;
wire   [0:0] icmp_ln324_fu_2186_p2;
reg   [0:0] icmp_ln324_reg_4981;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] ir_fu_2192_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [15:0] acc_0_V_fu_3681_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] acc_1_V_fu_3687_p2;
wire   [15:0] acc_2_V_fu_3693_p2;
wire   [15:0] acc_3_V_fu_3699_p2;
wire   [15:0] acc_4_V_fu_3705_p2;
wire   [15:0] acc_5_V_fu_3711_p2;
wire   [15:0] acc_6_V_fu_3717_p2;
wire   [15:0] acc_7_V_fu_3723_p2;
wire   [15:0] acc_8_V_fu_3729_p2;
wire   [15:0] acc_9_V_fu_3735_p2;
wire   [15:0] acc_10_V_fu_3741_p2;
wire   [15:0] acc_11_V_fu_3747_p2;
wire   [15:0] acc_12_V_fu_3753_p2;
wire   [15:0] acc_13_V_fu_3759_p2;
wire   [15:0] acc_14_V_fu_3765_p2;
wire   [15:0] acc_15_V_fu_3771_p2;
wire   [15:0] acc_16_V_fu_3777_p2;
wire   [15:0] acc_17_V_fu_3783_p2;
wire   [15:0] acc_18_V_fu_3789_p2;
wire   [15:0] acc_19_V_fu_3795_p2;
wire   [15:0] acc_20_V_fu_3801_p2;
wire   [15:0] acc_21_V_fu_3807_p2;
wire   [15:0] acc_22_V_fu_3813_p2;
wire   [15:0] acc_23_V_fu_3819_p2;
wire   [15:0] acc_24_V_fu_3825_p2;
wire   [15:0] acc_25_V_fu_3831_p2;
wire   [15:0] acc_26_V_fu_3837_p2;
wire   [15:0] acc_27_V_fu_3843_p2;
wire   [15:0] acc_28_V_fu_3849_p2;
wire   [15:0] acc_29_V_fu_3855_p2;
wire   [15:0] acc_30_V_fu_3861_p2;
wire   [15:0] acc_31_V_fu_3867_p2;
wire   [15:0] acc_32_V_fu_3873_p2;
wire   [15:0] acc_33_V_fu_3879_p2;
wire   [15:0] acc_34_V_fu_3885_p2;
wire   [15:0] acc_35_V_fu_3891_p2;
wire   [15:0] acc_36_V_fu_3897_p2;
wire   [15:0] acc_37_V_fu_3903_p2;
wire   [15:0] acc_38_V_fu_3909_p2;
wire   [15:0] acc_39_V_fu_3915_p2;
wire   [15:0] acc_40_V_fu_3921_p2;
wire   [15:0] acc_41_V_fu_3927_p2;
wire   [15:0] acc_42_V_fu_3933_p2;
wire   [15:0] acc_43_V_fu_3939_p2;
wire   [15:0] acc_44_V_fu_3945_p2;
wire   [15:0] acc_45_V_fu_3951_p2;
wire   [15:0] acc_46_V_fu_3957_p2;
wire   [15:0] acc_47_V_fu_3963_p2;
wire   [15:0] acc_48_V_fu_3969_p2;
wire   [15:0] acc_49_V_fu_3975_p2;
wire   [15:0] acc_50_V_fu_3981_p2;
wire   [15:0] acc_51_V_fu_3987_p2;
wire   [15:0] acc_52_V_fu_3993_p2;
wire   [15:0] acc_53_V_fu_3999_p2;
wire   [15:0] acc_54_V_fu_4005_p2;
wire   [15:0] acc_55_V_fu_4011_p2;
wire   [15:0] acc_56_V_fu_4017_p2;
wire   [15:0] acc_57_V_fu_4023_p2;
wire   [15:0] acc_58_V_fu_4029_p2;
wire   [15:0] acc_59_V_fu_4035_p2;
wire   [15:0] acc_60_V_fu_4041_p2;
wire   [15:0] acc_61_V_fu_4047_p2;
wire   [15:0] acc_62_V_fu_4053_p2;
wire   [15:0] acc_63_V_fu_4059_p2;
wire   [6:0] i_ic_fu_4071_p2;
reg   [6:0] i_ic_reg_5323;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln339_fu_4065_p2;
wire   [0:0] icmp_ln347_fu_4082_p2;
reg   [0:0] icmp_ln347_reg_5333;
wire   [31:0] select_ln357_fu_4149_p3;
wire   [0:0] icmp_ln351_fu_4128_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_idle;
wire   [4:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_d0;
reg   [8:0] i_0_i_reg_1151;
wire    ap_CS_fsm_state41;
reg   [5:0] i1_0_i_reg_1162;
wire   [0:0] icmp_ln313_fu_2079_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_2016;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_2027;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln318_fu_2103_p1;
wire   [63:0] zext_ln332_fu_2198_p1;
wire   [63:0] zext_ln341_fu_4077_p1;
wire   [31:0] select_ln362_fu_4103_p3;
wire   [31:0] add_ln355_fu_4133_p2;
wire   [31:0] add_ln360_fu_4087_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_3_fu_2132_p4;
wire   [30:0] tmp_4_fu_2152_p4;
wire   [0:0] icmp_ln327_2_fu_2142_p2;
wire   [0:0] icmp_ln327_3_fu_2162_p2;
wire   [0:0] and_ln327_1_fu_2174_p2;
wire   [0:0] and_ln327_fu_2168_p2;
wire  signed [5:0] trunc_ln332_fu_2204_p1;
wire  signed [20:0] mul_ln1118_fu_4168_p2;
wire  signed [5:0] tmp_16_fu_2225_p4;
wire  signed [20:0] mul_ln1118_5_fu_4175_p2;
wire  signed [5:0] tmp_17_fu_2248_p4;
wire  signed [20:0] mul_ln1118_6_fu_4182_p2;
wire  signed [5:0] tmp_18_fu_2271_p4;
wire  signed [20:0] mul_ln1118_7_fu_4189_p2;
wire  signed [5:0] tmp_19_fu_2294_p4;
wire  signed [20:0] mul_ln1118_8_fu_4196_p2;
wire  signed [5:0] tmp_20_fu_2317_p4;
wire  signed [20:0] mul_ln1118_9_fu_4203_p2;
wire  signed [5:0] tmp_21_fu_2340_p4;
wire  signed [20:0] mul_ln1118_10_fu_4210_p2;
wire  signed [5:0] tmp_22_fu_2363_p4;
wire  signed [20:0] mul_ln1118_11_fu_4217_p2;
wire  signed [5:0] tmp_23_fu_2386_p4;
wire  signed [20:0] mul_ln1118_12_fu_4224_p2;
wire  signed [5:0] tmp_24_fu_2409_p4;
wire  signed [20:0] mul_ln1118_13_fu_4231_p2;
wire  signed [5:0] tmp_25_fu_2432_p4;
wire  signed [20:0] mul_ln1118_14_fu_4238_p2;
wire  signed [5:0] tmp_26_fu_2455_p4;
wire  signed [20:0] mul_ln1118_15_fu_4245_p2;
wire  signed [5:0] tmp_27_fu_2478_p4;
wire  signed [20:0] mul_ln1118_16_fu_4252_p2;
wire  signed [5:0] tmp_28_fu_2501_p4;
wire  signed [20:0] mul_ln1118_17_fu_4259_p2;
wire  signed [5:0] tmp_29_fu_2524_p4;
wire  signed [20:0] mul_ln1118_18_fu_4266_p2;
wire  signed [5:0] tmp_30_fu_2547_p4;
wire  signed [20:0] mul_ln1118_19_fu_4273_p2;
wire  signed [5:0] tmp_31_fu_2570_p4;
wire  signed [20:0] mul_ln1118_20_fu_4280_p2;
wire  signed [5:0] tmp_32_fu_2593_p4;
wire  signed [20:0] mul_ln1118_21_fu_4287_p2;
wire  signed [5:0] tmp_33_fu_2616_p4;
wire  signed [20:0] mul_ln1118_22_fu_4294_p2;
wire  signed [5:0] tmp_34_fu_2639_p4;
wire  signed [20:0] mul_ln1118_23_fu_4301_p2;
wire  signed [5:0] tmp_35_fu_2662_p4;
wire  signed [20:0] mul_ln1118_24_fu_4308_p2;
wire  signed [5:0] tmp_36_fu_2685_p4;
wire  signed [20:0] mul_ln1118_25_fu_4315_p2;
wire  signed [5:0] tmp_37_fu_2708_p4;
wire  signed [20:0] mul_ln1118_26_fu_4322_p2;
wire  signed [5:0] tmp_38_fu_2731_p4;
wire  signed [20:0] mul_ln1118_27_fu_4329_p2;
wire  signed [5:0] tmp_39_fu_2754_p4;
wire  signed [20:0] mul_ln1118_28_fu_4336_p2;
wire  signed [5:0] tmp_40_fu_2777_p4;
wire  signed [20:0] mul_ln1118_29_fu_4343_p2;
wire  signed [5:0] tmp_41_fu_2800_p4;
wire  signed [20:0] mul_ln1118_30_fu_4350_p2;
wire  signed [5:0] tmp_42_fu_2823_p4;
wire  signed [20:0] mul_ln1118_31_fu_4357_p2;
wire  signed [5:0] tmp_43_fu_2846_p4;
wire  signed [20:0] mul_ln1118_32_fu_4364_p2;
wire  signed [5:0] tmp_44_fu_2869_p4;
wire  signed [20:0] mul_ln1118_33_fu_4371_p2;
wire  signed [5:0] tmp_45_fu_2892_p4;
wire  signed [20:0] mul_ln1118_34_fu_4378_p2;
wire  signed [5:0] tmp_46_fu_2915_p4;
wire  signed [20:0] mul_ln1118_35_fu_4385_p2;
wire  signed [5:0] tmp_47_fu_2938_p4;
wire  signed [20:0] mul_ln1118_36_fu_4392_p2;
wire  signed [5:0] tmp_48_fu_2961_p4;
wire  signed [20:0] mul_ln1118_37_fu_4399_p2;
wire  signed [5:0] tmp_49_fu_2984_p4;
wire  signed [20:0] mul_ln1118_38_fu_4406_p2;
wire  signed [5:0] tmp_50_fu_3007_p4;
wire  signed [20:0] mul_ln1118_39_fu_4413_p2;
wire  signed [5:0] tmp_51_fu_3030_p4;
wire  signed [20:0] mul_ln1118_40_fu_4420_p2;
wire  signed [5:0] tmp_52_fu_3053_p4;
wire  signed [20:0] mul_ln1118_41_fu_4427_p2;
wire  signed [5:0] tmp_53_fu_3076_p4;
wire  signed [20:0] mul_ln1118_42_fu_4434_p2;
wire  signed [5:0] tmp_54_fu_3099_p4;
wire  signed [20:0] mul_ln1118_43_fu_4441_p2;
wire  signed [5:0] tmp_55_fu_3122_p4;
wire  signed [20:0] mul_ln1118_44_fu_4448_p2;
wire  signed [5:0] tmp_56_fu_3145_p4;
wire  signed [20:0] mul_ln1118_45_fu_4455_p2;
wire  signed [5:0] tmp_57_fu_3168_p4;
wire  signed [20:0] mul_ln1118_46_fu_4462_p2;
wire  signed [5:0] tmp_58_fu_3191_p4;
wire  signed [20:0] mul_ln1118_47_fu_4469_p2;
wire  signed [5:0] tmp_59_fu_3214_p4;
wire  signed [20:0] mul_ln1118_48_fu_4476_p2;
wire  signed [5:0] tmp_60_fu_3237_p4;
wire  signed [20:0] mul_ln1118_49_fu_4483_p2;
wire  signed [5:0] tmp_61_fu_3260_p4;
wire  signed [20:0] mul_ln1118_50_fu_4490_p2;
wire  signed [5:0] tmp_62_fu_3283_p4;
wire  signed [20:0] mul_ln1118_51_fu_4497_p2;
wire  signed [5:0] tmp_63_fu_3306_p4;
wire  signed [20:0] mul_ln1118_52_fu_4504_p2;
wire  signed [5:0] tmp_64_fu_3329_p4;
wire  signed [20:0] mul_ln1118_53_fu_4511_p2;
wire  signed [5:0] tmp_65_fu_3352_p4;
wire  signed [20:0] mul_ln1118_54_fu_4518_p2;
wire  signed [5:0] tmp_66_fu_3375_p4;
wire  signed [20:0] mul_ln1118_55_fu_4525_p2;
wire  signed [5:0] tmp_67_fu_3398_p4;
wire  signed [20:0] mul_ln1118_56_fu_4532_p2;
wire  signed [5:0] tmp_68_fu_3421_p4;
wire  signed [20:0] mul_ln1118_57_fu_4539_p2;
wire  signed [5:0] tmp_69_fu_3444_p4;
wire  signed [20:0] mul_ln1118_58_fu_4546_p2;
wire  signed [5:0] tmp_70_fu_3467_p4;
wire  signed [20:0] mul_ln1118_59_fu_4553_p2;
wire  signed [5:0] tmp_71_fu_3490_p4;
wire  signed [20:0] mul_ln1118_60_fu_4560_p2;
wire  signed [5:0] tmp_72_fu_3513_p4;
wire  signed [20:0] mul_ln1118_61_fu_4567_p2;
wire  signed [5:0] tmp_73_fu_3536_p4;
wire  signed [20:0] mul_ln1118_62_fu_4574_p2;
wire  signed [5:0] tmp_74_fu_3559_p4;
wire  signed [20:0] mul_ln1118_63_fu_4581_p2;
wire  signed [5:0] tmp_75_fu_3582_p4;
wire  signed [20:0] mul_ln1118_64_fu_4588_p2;
wire  signed [5:0] tmp_76_fu_3605_p4;
wire  signed [20:0] mul_ln1118_65_fu_4595_p2;
wire  signed [5:0] tmp_77_fu_3628_p4;
wire  signed [20:0] mul_ln1118_66_fu_4602_p2;
wire   [4:0] tmp_2_fu_3651_p4;
wire  signed [4:0] mul_ln1118_67_fu_3665_p0;
wire  signed [15:0] mul_ln1118_67_fu_3665_p1;
wire  signed [20:0] sext_ln1116_cast_fu_2208_p1;
wire   [20:0] mul_ln1118_67_fu_3665_p2;
wire   [15:0] trunc_ln_fu_2216_p4;
wire   [15:0] trunc_ln708_1_fu_2239_p4;
wire   [15:0] trunc_ln708_2_fu_2262_p4;
wire   [15:0] trunc_ln708_3_fu_2285_p4;
wire   [15:0] trunc_ln708_4_fu_2308_p4;
wire   [15:0] trunc_ln708_5_fu_2331_p4;
wire   [15:0] trunc_ln708_6_fu_2354_p4;
wire   [15:0] trunc_ln708_7_fu_2377_p4;
wire   [15:0] trunc_ln708_8_fu_2400_p4;
wire   [15:0] trunc_ln708_9_fu_2423_p4;
wire   [15:0] trunc_ln708_s_fu_2446_p4;
wire   [15:0] trunc_ln708_10_fu_2469_p4;
wire   [15:0] trunc_ln708_11_fu_2492_p4;
wire   [15:0] trunc_ln708_12_fu_2515_p4;
wire   [15:0] trunc_ln708_13_fu_2538_p4;
wire   [15:0] trunc_ln708_14_fu_2561_p4;
wire   [15:0] trunc_ln708_15_fu_2584_p4;
wire   [15:0] trunc_ln708_16_fu_2607_p4;
wire   [15:0] trunc_ln708_17_fu_2630_p4;
wire   [15:0] trunc_ln708_18_fu_2653_p4;
wire   [15:0] trunc_ln708_19_fu_2676_p4;
wire   [15:0] trunc_ln708_20_fu_2699_p4;
wire   [15:0] trunc_ln708_21_fu_2722_p4;
wire   [15:0] trunc_ln708_22_fu_2745_p4;
wire   [15:0] trunc_ln708_23_fu_2768_p4;
wire   [15:0] trunc_ln708_24_fu_2791_p4;
wire   [15:0] trunc_ln708_25_fu_2814_p4;
wire   [15:0] trunc_ln708_26_fu_2837_p4;
wire   [15:0] trunc_ln708_27_fu_2860_p4;
wire   [15:0] trunc_ln708_28_fu_2883_p4;
wire   [15:0] trunc_ln708_29_fu_2906_p4;
wire   [15:0] trunc_ln708_30_fu_2929_p4;
wire   [15:0] trunc_ln708_31_fu_2952_p4;
wire   [15:0] trunc_ln708_32_fu_2975_p4;
wire   [15:0] trunc_ln708_33_fu_2998_p4;
wire   [15:0] trunc_ln708_34_fu_3021_p4;
wire   [15:0] trunc_ln708_35_fu_3044_p4;
wire   [15:0] trunc_ln708_36_fu_3067_p4;
wire   [15:0] trunc_ln708_37_fu_3090_p4;
wire   [15:0] trunc_ln708_38_fu_3113_p4;
wire   [15:0] trunc_ln708_39_fu_3136_p4;
wire   [15:0] trunc_ln708_40_fu_3159_p4;
wire   [15:0] trunc_ln708_41_fu_3182_p4;
wire   [15:0] trunc_ln708_42_fu_3205_p4;
wire   [15:0] trunc_ln708_43_fu_3228_p4;
wire   [15:0] trunc_ln708_44_fu_3251_p4;
wire   [15:0] trunc_ln708_45_fu_3274_p4;
wire   [15:0] trunc_ln708_46_fu_3297_p4;
wire   [15:0] trunc_ln708_47_fu_3320_p4;
wire   [15:0] trunc_ln708_48_fu_3343_p4;
wire   [15:0] trunc_ln708_49_fu_3366_p4;
wire   [15:0] trunc_ln708_50_fu_3389_p4;
wire   [15:0] trunc_ln708_51_fu_3412_p4;
wire   [15:0] trunc_ln708_52_fu_3435_p4;
wire   [15:0] trunc_ln708_53_fu_3458_p4;
wire   [15:0] trunc_ln708_54_fu_3481_p4;
wire   [15:0] trunc_ln708_55_fu_3504_p4;
wire   [15:0] trunc_ln708_56_fu_3527_p4;
wire   [15:0] trunc_ln708_57_fu_3550_p4;
wire   [15:0] trunc_ln708_58_fu_3573_p4;
wire   [15:0] trunc_ln708_59_fu_3596_p4;
wire   [15:0] trunc_ln708_60_fu_3619_p4;
wire   [15:0] trunc_ln708_61_fu_3642_p4;
wire   [15:0] trunc_ln708_62_fu_3671_p4;
wire   [31:0] add_ln362_fu_4098_p2;
wire   [31:0] add_ln357_fu_4144_p2;
wire  signed [15:0] mul_ln1118_fu_4168_p1;
wire  signed [15:0] mul_ln1118_5_fu_4175_p1;
wire  signed [15:0] mul_ln1118_6_fu_4182_p1;
wire  signed [15:0] mul_ln1118_7_fu_4189_p1;
wire  signed [15:0] mul_ln1118_8_fu_4196_p1;
wire  signed [15:0] mul_ln1118_9_fu_4203_p1;
wire  signed [15:0] mul_ln1118_10_fu_4210_p1;
wire  signed [15:0] mul_ln1118_11_fu_4217_p1;
wire  signed [15:0] mul_ln1118_12_fu_4224_p1;
wire  signed [15:0] mul_ln1118_13_fu_4231_p1;
wire  signed [15:0] mul_ln1118_14_fu_4238_p1;
wire  signed [15:0] mul_ln1118_15_fu_4245_p1;
wire  signed [15:0] mul_ln1118_16_fu_4252_p1;
wire  signed [15:0] mul_ln1118_17_fu_4259_p1;
wire  signed [15:0] mul_ln1118_18_fu_4266_p1;
wire  signed [15:0] mul_ln1118_19_fu_4273_p1;
wire  signed [15:0] mul_ln1118_20_fu_4280_p1;
wire  signed [15:0] mul_ln1118_21_fu_4287_p1;
wire  signed [15:0] mul_ln1118_22_fu_4294_p1;
wire  signed [15:0] mul_ln1118_23_fu_4301_p1;
wire  signed [15:0] mul_ln1118_24_fu_4308_p1;
wire  signed [15:0] mul_ln1118_25_fu_4315_p1;
wire  signed [15:0] mul_ln1118_26_fu_4322_p1;
wire  signed [15:0] mul_ln1118_27_fu_4329_p1;
wire  signed [15:0] mul_ln1118_28_fu_4336_p1;
wire  signed [15:0] mul_ln1118_29_fu_4343_p1;
wire  signed [15:0] mul_ln1118_30_fu_4350_p1;
wire  signed [15:0] mul_ln1118_31_fu_4357_p1;
wire  signed [15:0] mul_ln1118_32_fu_4364_p1;
wire  signed [15:0] mul_ln1118_33_fu_4371_p1;
wire  signed [15:0] mul_ln1118_34_fu_4378_p1;
wire  signed [15:0] mul_ln1118_35_fu_4385_p1;
wire  signed [15:0] mul_ln1118_36_fu_4392_p1;
wire  signed [15:0] mul_ln1118_37_fu_4399_p1;
wire  signed [15:0] mul_ln1118_38_fu_4406_p1;
wire  signed [15:0] mul_ln1118_39_fu_4413_p1;
wire  signed [15:0] mul_ln1118_40_fu_4420_p1;
wire  signed [15:0] mul_ln1118_41_fu_4427_p1;
wire  signed [15:0] mul_ln1118_42_fu_4434_p1;
wire  signed [15:0] mul_ln1118_43_fu_4441_p1;
wire  signed [15:0] mul_ln1118_44_fu_4448_p1;
wire  signed [15:0] mul_ln1118_45_fu_4455_p1;
wire  signed [15:0] mul_ln1118_46_fu_4462_p1;
wire  signed [15:0] mul_ln1118_47_fu_4469_p1;
wire  signed [15:0] mul_ln1118_48_fu_4476_p1;
wire  signed [15:0] mul_ln1118_49_fu_4483_p1;
wire  signed [15:0] mul_ln1118_50_fu_4490_p1;
wire  signed [15:0] mul_ln1118_51_fu_4497_p1;
wire  signed [15:0] mul_ln1118_52_fu_4504_p1;
wire  signed [15:0] mul_ln1118_53_fu_4511_p1;
wire  signed [15:0] mul_ln1118_54_fu_4518_p1;
wire  signed [15:0] mul_ln1118_55_fu_4525_p1;
wire  signed [15:0] mul_ln1118_56_fu_4532_p1;
wire  signed [15:0] mul_ln1118_57_fu_4539_p1;
wire  signed [15:0] mul_ln1118_58_fu_4546_p1;
wire  signed [15:0] mul_ln1118_59_fu_4553_p1;
wire  signed [15:0] mul_ln1118_60_fu_4560_p1;
wire  signed [15:0] mul_ln1118_61_fu_4567_p1;
wire  signed [15:0] mul_ln1118_62_fu_4574_p1;
wire  signed [15:0] mul_ln1118_63_fu_4581_p1;
wire  signed [15:0] mul_ln1118_64_fu_4588_p1;
wire  signed [15:0] mul_ln1118_65_fu_4595_p1;
wire  signed [15:0] mul_ln1118_66_fu_4602_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1079;
reg    ap_condition_1081;
reg    ap_condition_613;
reg    ap_condition_777;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX = 32'd0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebkl #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_3_address0),
    .ce0(layer_in_V_3_ce0),
    .we0(layer_in_V_3_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_d0),
    .q0(layer_in_V_3_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V #(
    .DataWidth( 383 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w9_V_address0),
    .ce0(w9_V_ce0),
    .q0(w9_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbll #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layebKp #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_d0),
    .output_V_q0(layer_in_V_3_q0)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U97(
    .din0(trunc_ln332_fu_2204_p1),
    .din1(mul_ln1118_fu_4168_p1),
    .dout(mul_ln1118_fu_4168_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U98(
    .din0(tmp_16_fu_2225_p4),
    .din1(mul_ln1118_5_fu_4175_p1),
    .dout(mul_ln1118_5_fu_4175_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U99(
    .din0(tmp_17_fu_2248_p4),
    .din1(mul_ln1118_6_fu_4182_p1),
    .dout(mul_ln1118_6_fu_4182_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U100(
    .din0(tmp_18_fu_2271_p4),
    .din1(mul_ln1118_7_fu_4189_p1),
    .dout(mul_ln1118_7_fu_4189_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U101(
    .din0(tmp_19_fu_2294_p4),
    .din1(mul_ln1118_8_fu_4196_p1),
    .dout(mul_ln1118_8_fu_4196_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U102(
    .din0(tmp_20_fu_2317_p4),
    .din1(mul_ln1118_9_fu_4203_p1),
    .dout(mul_ln1118_9_fu_4203_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U103(
    .din0(tmp_21_fu_2340_p4),
    .din1(mul_ln1118_10_fu_4210_p1),
    .dout(mul_ln1118_10_fu_4210_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U104(
    .din0(tmp_22_fu_2363_p4),
    .din1(mul_ln1118_11_fu_4217_p1),
    .dout(mul_ln1118_11_fu_4217_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U105(
    .din0(tmp_23_fu_2386_p4),
    .din1(mul_ln1118_12_fu_4224_p1),
    .dout(mul_ln1118_12_fu_4224_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U106(
    .din0(tmp_24_fu_2409_p4),
    .din1(mul_ln1118_13_fu_4231_p1),
    .dout(mul_ln1118_13_fu_4231_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U107(
    .din0(tmp_25_fu_2432_p4),
    .din1(mul_ln1118_14_fu_4238_p1),
    .dout(mul_ln1118_14_fu_4238_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U108(
    .din0(tmp_26_fu_2455_p4),
    .din1(mul_ln1118_15_fu_4245_p1),
    .dout(mul_ln1118_15_fu_4245_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U109(
    .din0(tmp_27_fu_2478_p4),
    .din1(mul_ln1118_16_fu_4252_p1),
    .dout(mul_ln1118_16_fu_4252_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U110(
    .din0(tmp_28_fu_2501_p4),
    .din1(mul_ln1118_17_fu_4259_p1),
    .dout(mul_ln1118_17_fu_4259_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U111(
    .din0(tmp_29_fu_2524_p4),
    .din1(mul_ln1118_18_fu_4266_p1),
    .dout(mul_ln1118_18_fu_4266_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U112(
    .din0(tmp_30_fu_2547_p4),
    .din1(mul_ln1118_19_fu_4273_p1),
    .dout(mul_ln1118_19_fu_4273_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U113(
    .din0(tmp_31_fu_2570_p4),
    .din1(mul_ln1118_20_fu_4280_p1),
    .dout(mul_ln1118_20_fu_4280_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U114(
    .din0(tmp_32_fu_2593_p4),
    .din1(mul_ln1118_21_fu_4287_p1),
    .dout(mul_ln1118_21_fu_4287_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U115(
    .din0(tmp_33_fu_2616_p4),
    .din1(mul_ln1118_22_fu_4294_p1),
    .dout(mul_ln1118_22_fu_4294_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U116(
    .din0(tmp_34_fu_2639_p4),
    .din1(mul_ln1118_23_fu_4301_p1),
    .dout(mul_ln1118_23_fu_4301_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U117(
    .din0(tmp_35_fu_2662_p4),
    .din1(mul_ln1118_24_fu_4308_p1),
    .dout(mul_ln1118_24_fu_4308_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U118(
    .din0(tmp_36_fu_2685_p4),
    .din1(mul_ln1118_25_fu_4315_p1),
    .dout(mul_ln1118_25_fu_4315_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U119(
    .din0(tmp_37_fu_2708_p4),
    .din1(mul_ln1118_26_fu_4322_p1),
    .dout(mul_ln1118_26_fu_4322_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U120(
    .din0(tmp_38_fu_2731_p4),
    .din1(mul_ln1118_27_fu_4329_p1),
    .dout(mul_ln1118_27_fu_4329_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U121(
    .din0(tmp_39_fu_2754_p4),
    .din1(mul_ln1118_28_fu_4336_p1),
    .dout(mul_ln1118_28_fu_4336_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U122(
    .din0(tmp_40_fu_2777_p4),
    .din1(mul_ln1118_29_fu_4343_p1),
    .dout(mul_ln1118_29_fu_4343_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U123(
    .din0(tmp_41_fu_2800_p4),
    .din1(mul_ln1118_30_fu_4350_p1),
    .dout(mul_ln1118_30_fu_4350_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U124(
    .din0(tmp_42_fu_2823_p4),
    .din1(mul_ln1118_31_fu_4357_p1),
    .dout(mul_ln1118_31_fu_4357_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U125(
    .din0(tmp_43_fu_2846_p4),
    .din1(mul_ln1118_32_fu_4364_p1),
    .dout(mul_ln1118_32_fu_4364_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U126(
    .din0(tmp_44_fu_2869_p4),
    .din1(mul_ln1118_33_fu_4371_p1),
    .dout(mul_ln1118_33_fu_4371_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U127(
    .din0(tmp_45_fu_2892_p4),
    .din1(mul_ln1118_34_fu_4378_p1),
    .dout(mul_ln1118_34_fu_4378_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U128(
    .din0(tmp_46_fu_2915_p4),
    .din1(mul_ln1118_35_fu_4385_p1),
    .dout(mul_ln1118_35_fu_4385_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U129(
    .din0(tmp_47_fu_2938_p4),
    .din1(mul_ln1118_36_fu_4392_p1),
    .dout(mul_ln1118_36_fu_4392_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U130(
    .din0(tmp_48_fu_2961_p4),
    .din1(mul_ln1118_37_fu_4399_p1),
    .dout(mul_ln1118_37_fu_4399_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U131(
    .din0(tmp_49_fu_2984_p4),
    .din1(mul_ln1118_38_fu_4406_p1),
    .dout(mul_ln1118_38_fu_4406_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U132(
    .din0(tmp_50_fu_3007_p4),
    .din1(mul_ln1118_39_fu_4413_p1),
    .dout(mul_ln1118_39_fu_4413_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U133(
    .din0(tmp_51_fu_3030_p4),
    .din1(mul_ln1118_40_fu_4420_p1),
    .dout(mul_ln1118_40_fu_4420_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U134(
    .din0(tmp_52_fu_3053_p4),
    .din1(mul_ln1118_41_fu_4427_p1),
    .dout(mul_ln1118_41_fu_4427_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U135(
    .din0(tmp_53_fu_3076_p4),
    .din1(mul_ln1118_42_fu_4434_p1),
    .dout(mul_ln1118_42_fu_4434_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U136(
    .din0(tmp_54_fu_3099_p4),
    .din1(mul_ln1118_43_fu_4441_p1),
    .dout(mul_ln1118_43_fu_4441_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U137(
    .din0(tmp_55_fu_3122_p4),
    .din1(mul_ln1118_44_fu_4448_p1),
    .dout(mul_ln1118_44_fu_4448_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U138(
    .din0(tmp_56_fu_3145_p4),
    .din1(mul_ln1118_45_fu_4455_p1),
    .dout(mul_ln1118_45_fu_4455_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U139(
    .din0(tmp_57_fu_3168_p4),
    .din1(mul_ln1118_46_fu_4462_p1),
    .dout(mul_ln1118_46_fu_4462_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U140(
    .din0(tmp_58_fu_3191_p4),
    .din1(mul_ln1118_47_fu_4469_p1),
    .dout(mul_ln1118_47_fu_4469_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U141(
    .din0(tmp_59_fu_3214_p4),
    .din1(mul_ln1118_48_fu_4476_p1),
    .dout(mul_ln1118_48_fu_4476_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U142(
    .din0(tmp_60_fu_3237_p4),
    .din1(mul_ln1118_49_fu_4483_p1),
    .dout(mul_ln1118_49_fu_4483_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U143(
    .din0(tmp_61_fu_3260_p4),
    .din1(mul_ln1118_50_fu_4490_p1),
    .dout(mul_ln1118_50_fu_4490_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U144(
    .din0(tmp_62_fu_3283_p4),
    .din1(mul_ln1118_51_fu_4497_p1),
    .dout(mul_ln1118_51_fu_4497_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U145(
    .din0(tmp_63_fu_3306_p4),
    .din1(mul_ln1118_52_fu_4504_p1),
    .dout(mul_ln1118_52_fu_4504_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U146(
    .din0(tmp_64_fu_3329_p4),
    .din1(mul_ln1118_53_fu_4511_p1),
    .dout(mul_ln1118_53_fu_4511_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U147(
    .din0(tmp_65_fu_3352_p4),
    .din1(mul_ln1118_54_fu_4518_p1),
    .dout(mul_ln1118_54_fu_4518_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U148(
    .din0(tmp_66_fu_3375_p4),
    .din1(mul_ln1118_55_fu_4525_p1),
    .dout(mul_ln1118_55_fu_4525_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U149(
    .din0(tmp_67_fu_3398_p4),
    .din1(mul_ln1118_56_fu_4532_p1),
    .dout(mul_ln1118_56_fu_4532_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U150(
    .din0(tmp_68_fu_3421_p4),
    .din1(mul_ln1118_57_fu_4539_p1),
    .dout(mul_ln1118_57_fu_4539_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U151(
    .din0(tmp_69_fu_3444_p4),
    .din1(mul_ln1118_58_fu_4546_p1),
    .dout(mul_ln1118_58_fu_4546_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U152(
    .din0(tmp_70_fu_3467_p4),
    .din1(mul_ln1118_59_fu_4553_p1),
    .dout(mul_ln1118_59_fu_4553_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U153(
    .din0(tmp_71_fu_3490_p4),
    .din1(mul_ln1118_60_fu_4560_p1),
    .dout(mul_ln1118_60_fu_4560_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U154(
    .din0(tmp_72_fu_3513_p4),
    .din1(mul_ln1118_61_fu_4567_p1),
    .dout(mul_ln1118_61_fu_4567_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U155(
    .din0(tmp_73_fu_3536_p4),
    .din1(mul_ln1118_62_fu_4574_p1),
    .dout(mul_ln1118_62_fu_4574_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U156(
    .din0(tmp_74_fu_3559_p4),
    .din1(mul_ln1118_63_fu_4581_p1),
    .dout(mul_ln1118_63_fu_4581_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U157(
    .din0(tmp_75_fu_3582_p4),
    .din1(mul_ln1118_64_fu_4588_p1),
    .dout(mul_ln1118_64_fu_4588_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U158(
    .din0(tmp_76_fu_3605_p4),
    .din1(mul_ln1118_65_fu_4595_p1),
    .dout(mul_ln1118_65_fu_4595_p2)
);

myproject_mul_mul_6s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6s_16s_21_1_1_U159(
    .din0(tmp_77_fu_3628_p4),
    .din1(mul_ln1118_66_fu_4602_p1),
    .dout(mul_ln1118_66_fu_4602_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_2079_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_0_0_reg_1992 <= acc_0_V_fu_3681_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1992 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_10_0_reg_1862 <= acc_10_V_fu_3741_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1862 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_11_0_reg_1849 <= acc_11_V_fu_3747_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1849 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_12_0_reg_1836 <= acc_12_V_fu_3753_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1836 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_13_0_reg_1823 <= acc_13_V_fu_3759_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1823 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_14_0_reg_1810 <= acc_14_V_fu_3765_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1810 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_15_0_reg_1797 <= acc_15_V_fu_3771_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1797 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_16_0_reg_1784 <= acc_16_V_fu_3777_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1784 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_17_0_reg_1771 <= acc_17_V_fu_3783_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1771 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_18_0_reg_1758 <= acc_18_V_fu_3789_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1758 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_19_0_reg_1745 <= acc_19_V_fu_3795_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1745 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_1_0_reg_1979 <= acc_1_V_fu_3687_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1979 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_20_0_reg_1732 <= acc_20_V_fu_3801_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1732 <= 16'd64896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_21_0_reg_1719 <= acc_21_V_fu_3807_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1719 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_22_0_reg_1706 <= acc_22_V_fu_3813_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1706 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_23_0_reg_1693 <= acc_23_V_fu_3819_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1693 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_24_0_reg_1680 <= acc_24_V_fu_3825_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1680 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_25_0_reg_1667 <= acc_25_V_fu_3831_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1667 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_26_0_reg_1654 <= acc_26_V_fu_3837_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1654 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_27_0_reg_1641 <= acc_27_V_fu_3843_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1641 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_28_0_reg_1628 <= acc_28_V_fu_3849_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1628 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_29_0_reg_1615 <= acc_29_V_fu_3855_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1615 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_2_0_reg_1966 <= acc_2_V_fu_3693_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1966 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_30_0_reg_1602 <= acc_30_V_fu_3861_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1602 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_31_0_reg_1589 <= acc_31_V_fu_3867_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1589 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_32_0_reg_1576 <= acc_32_V_fu_3873_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1576 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_33_0_reg_1563 <= acc_33_V_fu_3879_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1563 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_34_0_reg_1550 <= acc_34_V_fu_3885_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1550 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_35_0_reg_1537 <= acc_35_V_fu_3891_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1537 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_36_0_reg_1524 <= acc_36_V_fu_3897_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1524 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_37_0_reg_1511 <= acc_37_V_fu_3903_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1511 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_38_0_reg_1498 <= acc_38_V_fu_3909_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1498 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_39_0_reg_1485 <= acc_39_V_fu_3915_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1485 <= 16'd640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_3_0_reg_1953 <= acc_3_V_fu_3699_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1953 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_40_0_reg_1472 <= acc_40_V_fu_3921_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1472 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_41_0_reg_1459 <= acc_41_V_fu_3927_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1459 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_42_0_reg_1446 <= acc_42_V_fu_3933_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1446 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_43_0_reg_1433 <= acc_43_V_fu_3939_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1433 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_44_0_reg_1420 <= acc_44_V_fu_3945_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1420 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_45_0_reg_1407 <= acc_45_V_fu_3951_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1407 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_46_0_reg_1394 <= acc_46_V_fu_3957_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1394 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_47_0_reg_1381 <= acc_47_V_fu_3963_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1381 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_48_0_reg_1368 <= acc_48_V_fu_3969_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1368 <= 16'd64896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_49_0_reg_1355 <= acc_49_V_fu_3975_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1355 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_4_0_reg_1940 <= acc_4_V_fu_3705_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1940 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_50_0_reg_1342 <= acc_50_V_fu_3981_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1342 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_51_0_reg_1329 <= acc_51_V_fu_3987_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1329 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_52_0_reg_1316 <= acc_52_V_fu_3993_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1316 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_53_0_reg_1303 <= acc_53_V_fu_3999_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1303 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_54_0_reg_1290 <= acc_54_V_fu_4005_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1290 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_55_0_reg_1277 <= acc_55_V_fu_4011_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1277 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_56_0_reg_1264 <= acc_56_V_fu_4017_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1264 <= 16'd64640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_57_0_reg_1251 <= acc_57_V_fu_4023_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1251 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_58_0_reg_1238 <= acc_58_V_fu_4029_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1238 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_59_0_reg_1225 <= acc_59_V_fu_4035_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1225 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_5_0_reg_1927 <= acc_5_V_fu_3711_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1927 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_60_0_reg_1212 <= acc_60_V_fu_4041_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1212 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_61_0_reg_1199 <= acc_61_V_fu_4047_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1199 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_62_0_reg_1186 <= acc_62_V_fu_4053_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1186 <= 16'd768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_63_0_reg_1173 <= acc_63_V_fu_4059_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1173 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_6_0_reg_1914 <= acc_6_V_fu_3717_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1914 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_7_0_reg_1901 <= acc_7_V_fu_3723_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1901 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_8_0_reg_1888 <= acc_8_V_fu_3729_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1888 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4981 == 1'd0))) begin
        acc_V_9_0_reg_1875 <= acc_9_V_fu_3735_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1875 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd0))) begin
        i1_0_i_reg_1162 <= i1_fu_2097_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_2079_p2 == 1'd0))) begin
        i1_0_i_reg_1162 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1151 <= i_reg_4932;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1151 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_2016 <= i_ic_reg_5323;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_2016 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2186_p2 == 1'd0))) begin
        in_index_reg_2005 <= ir_fu_2192_p2;
    end else if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_2005 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_1081)) begin
            pX <= 32'd0;
        end else if ((1'b1 == ap_condition_1079)) begin
            pX <= add_ln360_fu_4087_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_777)) begin
            pY <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            pY <= add_ln355_fu_4133_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_1081)) begin
            sX <= 32'd0;
        end else if ((1'b1 == ap_condition_1079)) begin
            sX <= select_ln362_fu_4103_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_777)) begin
            storemerge_i_reg_2027 <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            storemerge_i_reg_2027 <= select_ln357_fu_4149_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln327_2_reg_4977 <= and_ln327_2_fu_2180_p2;
        icmp_ln327_1_reg_4960 <= icmp_ln327_1_fu_2122_p2;
        icmp_ln327_reg_4950 <= icmp_ln327_fu_2112_p2;
        pX_load_reg_4971 <= pX;
        pY_load_reg_4965 <= pY;
        sX_load_reg_4945 <= sX;
        sY_load_reg_4955 <= sY;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln327_2_reg_4977) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5323 <= i_ic_fu_4071_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4932 <= i_fu_2085_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_4981 <= icmp_ln324_fu_2186_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln339_fu_4065_p2 == 1'd1) | (1'd0 == and_ln327_2_reg_4977)))) begin
        icmp_ln347_reg_5333 <= icmp_ln347_fu_4082_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln347_reg_5333 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY <= storemerge_i_reg_2027;
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2186_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2079_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2079_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_3_address0 = zext_ln332_fu_2198_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_3_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_address0;
    end else begin
        layer_in_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_3_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_ce0;
    end else begin
        layer_in_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_3_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_output_V_we0;
    end else begin
        layer_in_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln341_fu_4077_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1186;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1212;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1238;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1264;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1290;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1316;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1342;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1368;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1394;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1420;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1446;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1472;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1498;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1524;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1550;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1576;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1602;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1628;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1654;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1680;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1706;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1732;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1758;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1784;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1810;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1836;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1862;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1888;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1914;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1940;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1966;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1992;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1173;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1199;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1225;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1251;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1277;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1303;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1329;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1355;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1381;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1407;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1433;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1459;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1485;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1511;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1537;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1563;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1589;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1615;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1641;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1667;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1693;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1719;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1745;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1771;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1797;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1823;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1849;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1875;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1901;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1927;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1953;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1979;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln318_fu_2103_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w9_V_ce0 = 1'b1;
    end else begin
        w9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_2079_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln316_fu_2091_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln327_2_fu_2180_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln327_2_fu_2180_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2186_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2186_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln339_fu_4065_p2 == 1'd1) | (1'd0 == and_ln327_2_reg_4977)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3681_p2 = (acc_V_0_0_reg_1992 + trunc_ln_fu_2216_p4);

assign acc_10_V_fu_3741_p2 = (acc_V_10_0_reg_1862 + trunc_ln708_s_fu_2446_p4);

assign acc_11_V_fu_3747_p2 = (acc_V_11_0_reg_1849 + trunc_ln708_10_fu_2469_p4);

assign acc_12_V_fu_3753_p2 = (acc_V_12_0_reg_1836 + trunc_ln708_11_fu_2492_p4);

assign acc_13_V_fu_3759_p2 = (acc_V_13_0_reg_1823 + trunc_ln708_12_fu_2515_p4);

assign acc_14_V_fu_3765_p2 = (acc_V_14_0_reg_1810 + trunc_ln708_13_fu_2538_p4);

assign acc_15_V_fu_3771_p2 = (acc_V_15_0_reg_1797 + trunc_ln708_14_fu_2561_p4);

assign acc_16_V_fu_3777_p2 = (acc_V_16_0_reg_1784 + trunc_ln708_15_fu_2584_p4);

assign acc_17_V_fu_3783_p2 = (acc_V_17_0_reg_1771 + trunc_ln708_16_fu_2607_p4);

assign acc_18_V_fu_3789_p2 = (acc_V_18_0_reg_1758 + trunc_ln708_17_fu_2630_p4);

assign acc_19_V_fu_3795_p2 = (acc_V_19_0_reg_1745 + trunc_ln708_18_fu_2653_p4);

assign acc_1_V_fu_3687_p2 = (acc_V_1_0_reg_1979 + trunc_ln708_1_fu_2239_p4);

assign acc_20_V_fu_3801_p2 = (acc_V_20_0_reg_1732 + trunc_ln708_19_fu_2676_p4);

assign acc_21_V_fu_3807_p2 = (acc_V_21_0_reg_1719 + trunc_ln708_20_fu_2699_p4);

assign acc_22_V_fu_3813_p2 = (acc_V_22_0_reg_1706 + trunc_ln708_21_fu_2722_p4);

assign acc_23_V_fu_3819_p2 = (acc_V_23_0_reg_1693 + trunc_ln708_22_fu_2745_p4);

assign acc_24_V_fu_3825_p2 = (acc_V_24_0_reg_1680 + trunc_ln708_23_fu_2768_p4);

assign acc_25_V_fu_3831_p2 = (acc_V_25_0_reg_1667 + trunc_ln708_24_fu_2791_p4);

assign acc_26_V_fu_3837_p2 = (acc_V_26_0_reg_1654 + trunc_ln708_25_fu_2814_p4);

assign acc_27_V_fu_3843_p2 = (acc_V_27_0_reg_1641 + trunc_ln708_26_fu_2837_p4);

assign acc_28_V_fu_3849_p2 = (acc_V_28_0_reg_1628 + trunc_ln708_27_fu_2860_p4);

assign acc_29_V_fu_3855_p2 = (acc_V_29_0_reg_1615 + trunc_ln708_28_fu_2883_p4);

assign acc_2_V_fu_3693_p2 = (acc_V_2_0_reg_1966 + trunc_ln708_2_fu_2262_p4);

assign acc_30_V_fu_3861_p2 = (acc_V_30_0_reg_1602 + trunc_ln708_29_fu_2906_p4);

assign acc_31_V_fu_3867_p2 = (acc_V_31_0_reg_1589 + trunc_ln708_30_fu_2929_p4);

assign acc_32_V_fu_3873_p2 = (acc_V_32_0_reg_1576 + trunc_ln708_31_fu_2952_p4);

assign acc_33_V_fu_3879_p2 = (acc_V_33_0_reg_1563 + trunc_ln708_32_fu_2975_p4);

assign acc_34_V_fu_3885_p2 = (acc_V_34_0_reg_1550 + trunc_ln708_33_fu_2998_p4);

assign acc_35_V_fu_3891_p2 = (acc_V_35_0_reg_1537 + trunc_ln708_34_fu_3021_p4);

assign acc_36_V_fu_3897_p2 = (acc_V_36_0_reg_1524 + trunc_ln708_35_fu_3044_p4);

assign acc_37_V_fu_3903_p2 = (acc_V_37_0_reg_1511 + trunc_ln708_36_fu_3067_p4);

assign acc_38_V_fu_3909_p2 = (acc_V_38_0_reg_1498 + trunc_ln708_37_fu_3090_p4);

assign acc_39_V_fu_3915_p2 = (acc_V_39_0_reg_1485 + trunc_ln708_38_fu_3113_p4);

assign acc_3_V_fu_3699_p2 = (acc_V_3_0_reg_1953 + trunc_ln708_3_fu_2285_p4);

assign acc_40_V_fu_3921_p2 = (acc_V_40_0_reg_1472 + trunc_ln708_39_fu_3136_p4);

assign acc_41_V_fu_3927_p2 = (acc_V_41_0_reg_1459 + trunc_ln708_40_fu_3159_p4);

assign acc_42_V_fu_3933_p2 = (acc_V_42_0_reg_1446 + trunc_ln708_41_fu_3182_p4);

assign acc_43_V_fu_3939_p2 = (acc_V_43_0_reg_1433 + trunc_ln708_42_fu_3205_p4);

assign acc_44_V_fu_3945_p2 = (acc_V_44_0_reg_1420 + trunc_ln708_43_fu_3228_p4);

assign acc_45_V_fu_3951_p2 = (acc_V_45_0_reg_1407 + trunc_ln708_44_fu_3251_p4);

assign acc_46_V_fu_3957_p2 = (acc_V_46_0_reg_1394 + trunc_ln708_45_fu_3274_p4);

assign acc_47_V_fu_3963_p2 = (acc_V_47_0_reg_1381 + trunc_ln708_46_fu_3297_p4);

assign acc_48_V_fu_3969_p2 = (acc_V_48_0_reg_1368 + trunc_ln708_47_fu_3320_p4);

assign acc_49_V_fu_3975_p2 = (acc_V_49_0_reg_1355 + trunc_ln708_48_fu_3343_p4);

assign acc_4_V_fu_3705_p2 = (acc_V_4_0_reg_1940 + trunc_ln708_4_fu_2308_p4);

assign acc_50_V_fu_3981_p2 = (acc_V_50_0_reg_1342 + trunc_ln708_49_fu_3366_p4);

assign acc_51_V_fu_3987_p2 = (acc_V_51_0_reg_1329 + trunc_ln708_50_fu_3389_p4);

assign acc_52_V_fu_3993_p2 = (acc_V_52_0_reg_1316 + trunc_ln708_51_fu_3412_p4);

assign acc_53_V_fu_3999_p2 = (acc_V_53_0_reg_1303 + trunc_ln708_52_fu_3435_p4);

assign acc_54_V_fu_4005_p2 = (acc_V_54_0_reg_1290 + trunc_ln708_53_fu_3458_p4);

assign acc_55_V_fu_4011_p2 = (acc_V_55_0_reg_1277 + trunc_ln708_54_fu_3481_p4);

assign acc_56_V_fu_4017_p2 = (acc_V_56_0_reg_1264 + trunc_ln708_55_fu_3504_p4);

assign acc_57_V_fu_4023_p2 = (acc_V_57_0_reg_1251 + trunc_ln708_56_fu_3527_p4);

assign acc_58_V_fu_4029_p2 = (acc_V_58_0_reg_1238 + trunc_ln708_57_fu_3550_p4);

assign acc_59_V_fu_4035_p2 = (acc_V_59_0_reg_1225 + trunc_ln708_58_fu_3573_p4);

assign acc_5_V_fu_3711_p2 = (acc_V_5_0_reg_1927 + trunc_ln708_5_fu_2331_p4);

assign acc_60_V_fu_4041_p2 = (acc_V_60_0_reg_1212 + trunc_ln708_59_fu_3596_p4);

assign acc_61_V_fu_4047_p2 = (acc_V_61_0_reg_1199 + trunc_ln708_60_fu_3619_p4);

assign acc_62_V_fu_4053_p2 = (acc_V_62_0_reg_1186 + trunc_ln708_61_fu_3642_p4);

assign acc_63_V_fu_4059_p2 = (acc_V_63_0_reg_1173 + trunc_ln708_62_fu_3671_p4);

assign acc_6_V_fu_3717_p2 = (acc_V_6_0_reg_1914 + trunc_ln708_6_fu_2354_p4);

assign acc_7_V_fu_3723_p2 = (acc_V_7_0_reg_1901 + trunc_ln708_7_fu_2377_p4);

assign acc_8_V_fu_3729_p2 = (acc_V_8_0_reg_1888 + trunc_ln708_8_fu_2400_p4);

assign acc_9_V_fu_3735_p2 = (acc_V_9_0_reg_1875 + trunc_ln708_9_fu_2423_p4);

assign add_ln355_fu_4133_p2 = (pY_load_reg_4965 + 32'd1);

assign add_ln357_fu_4144_p2 = (sY_load_reg_4955 + 32'd1);

assign add_ln360_fu_4087_p2 = (pX_load_reg_4971 + 32'd1);

assign add_ln362_fu_4098_p2 = (sX_load_reg_4945 + 32'd1);

assign and_ln327_1_fu_2174_p2 = (icmp_ln327_3_fu_2162_p2 & icmp_ln327_2_fu_2142_p2);

assign and_ln327_2_fu_2180_p2 = (and_ln327_fu_2168_p2 & and_ln327_1_fu_2174_p2);

assign and_ln327_fu_2168_p2 = (icmp_ln327_fu_2112_p2 & icmp_ln327_1_fu_2122_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln316_fu_2091_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1079 = (((icmp_ln347_fu_4082_p2 == 1'd0) & (1'd0 == and_ln327_2_reg_4977)) | ((icmp_ln339_fu_4065_p2 == 1'd1) & (icmp_ln347_fu_4082_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1081 = (((icmp_ln347_fu_4082_p2 == 1'd1) & (1'd0 == and_ln327_2_reg_4977)) | ((icmp_ln347_fu_4082_p2 == 1'd1) & (icmp_ln339_fu_4065_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_613 = (((icmp_ln347_fu_4082_p2 == 1'd1) & (icmp_ln351_fu_4128_p2 == 1'd0) & (1'd0 == and_ln327_2_reg_4977)) | ((icmp_ln347_fu_4082_p2 == 1'd1) & (icmp_ln339_fu_4065_p2 == 1'd1) & (icmp_ln351_fu_4128_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_777 = (((icmp_ln351_fu_4128_p2 == 1'd1) & (icmp_ln347_fu_4082_p2 == 1'd1) & (1'd0 == and_ln327_2_reg_4977)) | ((icmp_ln351_fu_4128_p2 == 1'd1) & (icmp_ln347_fu_4082_p2 == 1'd1) & (icmp_ln339_fu_4065_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start_reg;

assign i1_fu_2097_p2 = (i1_0_i_reg_1162 + 6'd1);

assign i_fu_2085_p2 = (i_0_i_reg_1151 + 9'd1);

assign i_ic_fu_4071_p2 = (i_ic_0_i_reg_2016 + 7'd1);

assign icmp_ln313_fu_2079_p2 = ((i_0_i_reg_1151 == 9'd289) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_2091_p2 = ((i1_0_i_reg_1162 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2186_p2 = ((in_index_reg_2005 == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln327_1_fu_2122_p2 = ((sY == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln327_2_fu_2142_p2 = (($signed(tmp_3_fu_2132_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln327_3_fu_2162_p2 = (($signed(tmp_4_fu_2152_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln327_fu_2112_p2 = ((sX == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln339_fu_4065_p2 = ((i_ic_0_i_reg_2016 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln347_fu_4082_p2 = ((pX_load_reg_4971 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln351_fu_4128_p2 = ((pY_load_reg_4965 == 32'd16) ? 1'b1 : 1'b0);

assign ir_fu_2192_p2 = (in_index_reg_2005 + 9'd1);

assign mul_ln1118_10_fu_4210_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_11_fu_4217_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_12_fu_4224_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_13_fu_4231_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_14_fu_4238_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_15_fu_4245_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_16_fu_4252_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_17_fu_4259_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_18_fu_4266_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_19_fu_4273_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_20_fu_4280_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_21_fu_4287_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_22_fu_4294_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_23_fu_4301_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_24_fu_4308_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_25_fu_4315_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_26_fu_4322_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_27_fu_4329_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_28_fu_4336_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_29_fu_4343_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_30_fu_4350_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_31_fu_4357_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_32_fu_4364_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_33_fu_4371_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_34_fu_4378_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_35_fu_4385_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_36_fu_4392_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_37_fu_4399_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_38_fu_4406_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_39_fu_4413_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_40_fu_4420_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_41_fu_4427_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_42_fu_4434_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_43_fu_4441_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_44_fu_4448_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_45_fu_4455_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_46_fu_4462_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_47_fu_4469_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_48_fu_4476_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_49_fu_4483_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_50_fu_4490_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_51_fu_4497_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_52_fu_4504_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_53_fu_4511_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_54_fu_4518_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_55_fu_4525_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_56_fu_4532_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_57_fu_4539_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_58_fu_4546_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_59_fu_4553_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_5_fu_4175_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_60_fu_4560_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_61_fu_4567_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_62_fu_4574_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_63_fu_4581_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_64_fu_4588_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_65_fu_4595_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_66_fu_4602_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_67_fu_3665_p0 = tmp_2_fu_3651_p4;

assign mul_ln1118_67_fu_3665_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_67_fu_3665_p2 = ($signed(mul_ln1118_67_fu_3665_p0) * $signed(mul_ln1118_67_fu_3665_p1));

assign mul_ln1118_6_fu_4182_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_7_fu_4189_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_8_fu_4196_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_9_fu_4203_p1 = sext_ln1116_cast_fu_2208_p1;

assign mul_ln1118_fu_4168_p1 = sext_ln1116_cast_fu_2208_p1;

assign res_V_V_din = layer_out_i_q0;

assign select_ln357_fu_4149_p3 = ((icmp_ln327_1_reg_4960[0:0] === 1'b1) ? 32'd2 : add_ln357_fu_4144_p2);

assign select_ln362_fu_4103_p3 = ((icmp_ln327_reg_4950[0:0] === 1'b1) ? 32'd2 : add_ln362_fu_4098_p2);

assign sext_ln1116_cast_fu_2208_p1 = $signed(layer_in_V_3_q0);

assign start_out = real_start;

assign tmp_16_fu_2225_p4 = {{w9_V_q0[11:6]}};

assign tmp_17_fu_2248_p4 = {{w9_V_q0[17:12]}};

assign tmp_18_fu_2271_p4 = {{w9_V_q0[23:18]}};

assign tmp_19_fu_2294_p4 = {{w9_V_q0[29:24]}};

assign tmp_20_fu_2317_p4 = {{w9_V_q0[35:30]}};

assign tmp_21_fu_2340_p4 = {{w9_V_q0[41:36]}};

assign tmp_22_fu_2363_p4 = {{w9_V_q0[47:42]}};

assign tmp_23_fu_2386_p4 = {{w9_V_q0[53:48]}};

assign tmp_24_fu_2409_p4 = {{w9_V_q0[59:54]}};

assign tmp_25_fu_2432_p4 = {{w9_V_q0[65:60]}};

assign tmp_26_fu_2455_p4 = {{w9_V_q0[71:66]}};

assign tmp_27_fu_2478_p4 = {{w9_V_q0[77:72]}};

assign tmp_28_fu_2501_p4 = {{w9_V_q0[83:78]}};

assign tmp_29_fu_2524_p4 = {{w9_V_q0[89:84]}};

assign tmp_2_fu_3651_p4 = {{w9_V_q0[382:378]}};

assign tmp_30_fu_2547_p4 = {{w9_V_q0[95:90]}};

assign tmp_31_fu_2570_p4 = {{w9_V_q0[101:96]}};

assign tmp_32_fu_2593_p4 = {{w9_V_q0[107:102]}};

assign tmp_33_fu_2616_p4 = {{w9_V_q0[113:108]}};

assign tmp_34_fu_2639_p4 = {{w9_V_q0[119:114]}};

assign tmp_35_fu_2662_p4 = {{w9_V_q0[125:120]}};

assign tmp_36_fu_2685_p4 = {{w9_V_q0[131:126]}};

assign tmp_37_fu_2708_p4 = {{w9_V_q0[137:132]}};

assign tmp_38_fu_2731_p4 = {{w9_V_q0[143:138]}};

assign tmp_39_fu_2754_p4 = {{w9_V_q0[149:144]}};

assign tmp_3_fu_2132_p4 = {{pY[31:1]}};

assign tmp_40_fu_2777_p4 = {{w9_V_q0[155:150]}};

assign tmp_41_fu_2800_p4 = {{w9_V_q0[161:156]}};

assign tmp_42_fu_2823_p4 = {{w9_V_q0[167:162]}};

assign tmp_43_fu_2846_p4 = {{w9_V_q0[173:168]}};

assign tmp_44_fu_2869_p4 = {{w9_V_q0[179:174]}};

assign tmp_45_fu_2892_p4 = {{w9_V_q0[185:180]}};

assign tmp_46_fu_2915_p4 = {{w9_V_q0[191:186]}};

assign tmp_47_fu_2938_p4 = {{w9_V_q0[197:192]}};

assign tmp_48_fu_2961_p4 = {{w9_V_q0[203:198]}};

assign tmp_49_fu_2984_p4 = {{w9_V_q0[209:204]}};

assign tmp_4_fu_2152_p4 = {{pX[31:1]}};

assign tmp_50_fu_3007_p4 = {{w9_V_q0[215:210]}};

assign tmp_51_fu_3030_p4 = {{w9_V_q0[221:216]}};

assign tmp_52_fu_3053_p4 = {{w9_V_q0[227:222]}};

assign tmp_53_fu_3076_p4 = {{w9_V_q0[233:228]}};

assign tmp_54_fu_3099_p4 = {{w9_V_q0[239:234]}};

assign tmp_55_fu_3122_p4 = {{w9_V_q0[245:240]}};

assign tmp_56_fu_3145_p4 = {{w9_V_q0[251:246]}};

assign tmp_57_fu_3168_p4 = {{w9_V_q0[257:252]}};

assign tmp_58_fu_3191_p4 = {{w9_V_q0[263:258]}};

assign tmp_59_fu_3214_p4 = {{w9_V_q0[269:264]}};

assign tmp_60_fu_3237_p4 = {{w9_V_q0[275:270]}};

assign tmp_61_fu_3260_p4 = {{w9_V_q0[281:276]}};

assign tmp_62_fu_3283_p4 = {{w9_V_q0[287:282]}};

assign tmp_63_fu_3306_p4 = {{w9_V_q0[293:288]}};

assign tmp_64_fu_3329_p4 = {{w9_V_q0[299:294]}};

assign tmp_65_fu_3352_p4 = {{w9_V_q0[305:300]}};

assign tmp_66_fu_3375_p4 = {{w9_V_q0[311:306]}};

assign tmp_67_fu_3398_p4 = {{w9_V_q0[317:312]}};

assign tmp_68_fu_3421_p4 = {{w9_V_q0[323:318]}};

assign tmp_69_fu_3444_p4 = {{w9_V_q0[329:324]}};

assign tmp_70_fu_3467_p4 = {{w9_V_q0[335:330]}};

assign tmp_71_fu_3490_p4 = {{w9_V_q0[341:336]}};

assign tmp_72_fu_3513_p4 = {{w9_V_q0[347:342]}};

assign tmp_73_fu_3536_p4 = {{w9_V_q0[353:348]}};

assign tmp_74_fu_3559_p4 = {{w9_V_q0[359:354]}};

assign tmp_75_fu_3582_p4 = {{w9_V_q0[365:360]}};

assign tmp_76_fu_3605_p4 = {{w9_V_q0[371:366]}};

assign tmp_77_fu_3628_p4 = {{w9_V_q0[377:372]}};

assign trunc_ln332_fu_2204_p1 = w9_V_q0[5:0];

assign trunc_ln708_10_fu_2469_p4 = {{mul_ln1118_15_fu_4245_p2[20:5]}};

assign trunc_ln708_11_fu_2492_p4 = {{mul_ln1118_16_fu_4252_p2[20:5]}};

assign trunc_ln708_12_fu_2515_p4 = {{mul_ln1118_17_fu_4259_p2[20:5]}};

assign trunc_ln708_13_fu_2538_p4 = {{mul_ln1118_18_fu_4266_p2[20:5]}};

assign trunc_ln708_14_fu_2561_p4 = {{mul_ln1118_19_fu_4273_p2[20:5]}};

assign trunc_ln708_15_fu_2584_p4 = {{mul_ln1118_20_fu_4280_p2[20:5]}};

assign trunc_ln708_16_fu_2607_p4 = {{mul_ln1118_21_fu_4287_p2[20:5]}};

assign trunc_ln708_17_fu_2630_p4 = {{mul_ln1118_22_fu_4294_p2[20:5]}};

assign trunc_ln708_18_fu_2653_p4 = {{mul_ln1118_23_fu_4301_p2[20:5]}};

assign trunc_ln708_19_fu_2676_p4 = {{mul_ln1118_24_fu_4308_p2[20:5]}};

assign trunc_ln708_1_fu_2239_p4 = {{mul_ln1118_5_fu_4175_p2[20:5]}};

assign trunc_ln708_20_fu_2699_p4 = {{mul_ln1118_25_fu_4315_p2[20:5]}};

assign trunc_ln708_21_fu_2722_p4 = {{mul_ln1118_26_fu_4322_p2[20:5]}};

assign trunc_ln708_22_fu_2745_p4 = {{mul_ln1118_27_fu_4329_p2[20:5]}};

assign trunc_ln708_23_fu_2768_p4 = {{mul_ln1118_28_fu_4336_p2[20:5]}};

assign trunc_ln708_24_fu_2791_p4 = {{mul_ln1118_29_fu_4343_p2[20:5]}};

assign trunc_ln708_25_fu_2814_p4 = {{mul_ln1118_30_fu_4350_p2[20:5]}};

assign trunc_ln708_26_fu_2837_p4 = {{mul_ln1118_31_fu_4357_p2[20:5]}};

assign trunc_ln708_27_fu_2860_p4 = {{mul_ln1118_32_fu_4364_p2[20:5]}};

assign trunc_ln708_28_fu_2883_p4 = {{mul_ln1118_33_fu_4371_p2[20:5]}};

assign trunc_ln708_29_fu_2906_p4 = {{mul_ln1118_34_fu_4378_p2[20:5]}};

assign trunc_ln708_2_fu_2262_p4 = {{mul_ln1118_6_fu_4182_p2[20:5]}};

assign trunc_ln708_30_fu_2929_p4 = {{mul_ln1118_35_fu_4385_p2[20:5]}};

assign trunc_ln708_31_fu_2952_p4 = {{mul_ln1118_36_fu_4392_p2[20:5]}};

assign trunc_ln708_32_fu_2975_p4 = {{mul_ln1118_37_fu_4399_p2[20:5]}};

assign trunc_ln708_33_fu_2998_p4 = {{mul_ln1118_38_fu_4406_p2[20:5]}};

assign trunc_ln708_34_fu_3021_p4 = {{mul_ln1118_39_fu_4413_p2[20:5]}};

assign trunc_ln708_35_fu_3044_p4 = {{mul_ln1118_40_fu_4420_p2[20:5]}};

assign trunc_ln708_36_fu_3067_p4 = {{mul_ln1118_41_fu_4427_p2[20:5]}};

assign trunc_ln708_37_fu_3090_p4 = {{mul_ln1118_42_fu_4434_p2[20:5]}};

assign trunc_ln708_38_fu_3113_p4 = {{mul_ln1118_43_fu_4441_p2[20:5]}};

assign trunc_ln708_39_fu_3136_p4 = {{mul_ln1118_44_fu_4448_p2[20:5]}};

assign trunc_ln708_3_fu_2285_p4 = {{mul_ln1118_7_fu_4189_p2[20:5]}};

assign trunc_ln708_40_fu_3159_p4 = {{mul_ln1118_45_fu_4455_p2[20:5]}};

assign trunc_ln708_41_fu_3182_p4 = {{mul_ln1118_46_fu_4462_p2[20:5]}};

assign trunc_ln708_42_fu_3205_p4 = {{mul_ln1118_47_fu_4469_p2[20:5]}};

assign trunc_ln708_43_fu_3228_p4 = {{mul_ln1118_48_fu_4476_p2[20:5]}};

assign trunc_ln708_44_fu_3251_p4 = {{mul_ln1118_49_fu_4483_p2[20:5]}};

assign trunc_ln708_45_fu_3274_p4 = {{mul_ln1118_50_fu_4490_p2[20:5]}};

assign trunc_ln708_46_fu_3297_p4 = {{mul_ln1118_51_fu_4497_p2[20:5]}};

assign trunc_ln708_47_fu_3320_p4 = {{mul_ln1118_52_fu_4504_p2[20:5]}};

assign trunc_ln708_48_fu_3343_p4 = {{mul_ln1118_53_fu_4511_p2[20:5]}};

assign trunc_ln708_49_fu_3366_p4 = {{mul_ln1118_54_fu_4518_p2[20:5]}};

assign trunc_ln708_4_fu_2308_p4 = {{mul_ln1118_8_fu_4196_p2[20:5]}};

assign trunc_ln708_50_fu_3389_p4 = {{mul_ln1118_55_fu_4525_p2[20:5]}};

assign trunc_ln708_51_fu_3412_p4 = {{mul_ln1118_56_fu_4532_p2[20:5]}};

assign trunc_ln708_52_fu_3435_p4 = {{mul_ln1118_57_fu_4539_p2[20:5]}};

assign trunc_ln708_53_fu_3458_p4 = {{mul_ln1118_58_fu_4546_p2[20:5]}};

assign trunc_ln708_54_fu_3481_p4 = {{mul_ln1118_59_fu_4553_p2[20:5]}};

assign trunc_ln708_55_fu_3504_p4 = {{mul_ln1118_60_fu_4560_p2[20:5]}};

assign trunc_ln708_56_fu_3527_p4 = {{mul_ln1118_61_fu_4567_p2[20:5]}};

assign trunc_ln708_57_fu_3550_p4 = {{mul_ln1118_62_fu_4574_p2[20:5]}};

assign trunc_ln708_58_fu_3573_p4 = {{mul_ln1118_63_fu_4581_p2[20:5]}};

assign trunc_ln708_59_fu_3596_p4 = {{mul_ln1118_64_fu_4588_p2[20:5]}};

assign trunc_ln708_5_fu_2331_p4 = {{mul_ln1118_9_fu_4203_p2[20:5]}};

assign trunc_ln708_60_fu_3619_p4 = {{mul_ln1118_65_fu_4595_p2[20:5]}};

assign trunc_ln708_61_fu_3642_p4 = {{mul_ln1118_66_fu_4602_p2[20:5]}};

assign trunc_ln708_62_fu_3671_p4 = {{mul_ln1118_67_fu_3665_p2[20:5]}};

assign trunc_ln708_6_fu_2354_p4 = {{mul_ln1118_10_fu_4210_p2[20:5]}};

assign trunc_ln708_7_fu_2377_p4 = {{mul_ln1118_11_fu_4217_p2[20:5]}};

assign trunc_ln708_8_fu_2400_p4 = {{mul_ln1118_12_fu_4224_p2[20:5]}};

assign trunc_ln708_9_fu_2423_p4 = {{mul_ln1118_13_fu_4231_p2[20:5]}};

assign trunc_ln708_s_fu_2446_p4 = {{mul_ln1118_14_fu_4238_p2[20:5]}};

assign trunc_ln_fu_2216_p4 = {{mul_ln1118_fu_4168_p2[20:5]}};

assign w9_V_address0 = zext_ln332_fu_2198_p1;

assign zext_ln318_fu_2103_p1 = i1_0_i_reg_1162;

assign zext_ln332_fu_2198_p1 = in_index_reg_2005;

assign zext_ln341_fu_4077_p1 = i_ic_0_i_reg_2016;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s
