Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/kcv/fpga/690_class/full_adder/full_adder_tb_isim_beh.exe -prj /home/kcv/fpga/690_class/full_adder/full_adder_tb_beh.prj work.full_adder_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/kcv/fpga/690_class/full_adder/full_adder.vhd" into library work
Parsing VHDL file "/home/kcv/fpga/690_class/full_adder/full_adder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95852 KB
Fuse CPU Usage: 1960 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture gate_level of entity full_adder [full_adder_default]
Compiling architecture behavior of entity full_adder_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/kcv/fpga/690_class/full_adder/full_adder_tb_isim_beh.exe
Fuse Memory Usage: 399424 KB
Fuse CPU Usage: 2020 ms
GCC CPU Usage: 750 ms
