
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.114961                       # Number of seconds simulated
sim_ticks                                114961258000                       # Number of ticks simulated
final_tick                               743855187000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32012                       # Simulator instruction rate (inst/s)
host_op_rate                                    54843                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36801153                       # Simulator tick rate (ticks/s)
host_mem_usage                                2350444                       # Number of bytes of host memory used
host_seconds                                  3123.85                       # Real time elapsed on the host
sim_insts                                   100000009                       # Number of instructions simulated
sim_ops                                     171319828                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        12352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      5094272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5106816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        12352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           12480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2179712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2179712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst          193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        79598                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79794                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34058                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34058                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       107445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     44312946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                 1113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                  557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44422061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       107445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            1113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             108558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18960405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18960405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18960405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       107445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     44312946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                1113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                 557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               63382466                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                114961249                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         26498251                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     26498251                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1214539                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      19619600                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         18842520                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     13602416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              149111344                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            26498251                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     18842520                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              45371161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10369613                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       46657814                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12970010                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        217403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    114777484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.218375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.248516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         69576794     60.62%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1804153      1.57%     62.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         11363895      9.90%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2440687      2.13%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           514448      0.45%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2141329      1.87%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1745805      1.52%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1996761      1.74%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         23193612     20.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    114777484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.230497                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.297057                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         23369012                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      37854726                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          34890163                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9517482                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9146093                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      250078301                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        9146093                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         30224849                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6404692                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          34846445                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      34155398                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      245471605                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         62340                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       24903804                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1676221                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents       210840                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    295788579                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     613168525                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    613166055                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2470                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     208218321                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         87570141                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          62516371                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     34232837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     17550315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      8935237                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8171524                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          239062778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         187944039                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     17726609                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     67377397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    137914316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    114777484                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.637464                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.746663                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     18731821     16.32%     16.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4147287      3.61%     19.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     91898376     80.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    114777484                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        52865      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     148790625     79.17%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           12      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     25583796     13.61%     92.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     13516741      7.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      187944039                       # Type of FU issued
system.switch_cpus.iq.rate                   1.634847                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    508392126                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    306440636                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    186693881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           44                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         1108                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           13                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      187891157                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              17                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       815845                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     10859975                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1575                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4880914                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         8540                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9146093                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          403154                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         40231                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    239062778                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        19677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      34232837                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     17550315                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          21391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1575                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       839346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       464181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1303527                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     187301225                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      25225013                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       642813                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             38578918                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         18891351                       # Number of branches executed
system.switch_cpus.iew.exec_stores           13353905                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.629255                       # Inst execution rate
system.switch_cpus.iew.wb_sent              186909926                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             186693894                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         148854334                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         254083649                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.623972                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.585848                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     67743013                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      1214539                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    105631391                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.621865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.821727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     36278174     34.34%     34.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     25747209     24.37%     58.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     15258337     14.44%     73.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     16500194     15.62%     88.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4273739      4.05%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3483600      3.30%     96.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       537465      0.51%     96.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       603774      0.57%     97.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2948899      2.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    105631391                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps      171319821                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               36042248                       # Number of memory references committed
system.switch_cpus.commit.loads              23372847                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17736778                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         171277709                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2948899                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            341745326                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           487296302                       # The number of ROB writes
system.switch_cpus.timesIdled                    8497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  183765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             171319821                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.149612                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.149612                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.869858                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.869858                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        383859054                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       227321854                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                15                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               61                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        77353416                       # number of misc regfile reads
system.l2.replacements                          46888                       # number of replacements
system.l2.tagsinuse                      30590.030404                       # Cycle average of tags in use
system.l2.total_refs                           910644                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79649                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.433213                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   672181373000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         12047.684177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      25.654958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data   18516.196746                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.348997                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.145526                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.367666                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000783                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.565069                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000004                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.933534                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       681749                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  681749                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           254400                       # number of Writeback hits
system.l2.Writeback_hits::total                254400                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       153809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                153809                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        835558                       # number of demand (read+write) hits
system.l2.demand_hits::total                   835558                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       835558                       # number of overall hits
system.l2.overall_hits::total                  835558                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        53955                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54151                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        25643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25643                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        79598                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79794                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          193                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        79598                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  1                       # number of overall misses
system.l2.overall_misses::total                 79794                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     10129000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2815818500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2825947500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1334429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1334429000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     10129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4150247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4160376500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     10129000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4150247500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4160376500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       735704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              735900                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       254400                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            254400                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       179452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            179452                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          193                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       915156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               915352                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          193                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       915156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              915352                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073585                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.142896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.142896                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.086978                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087173                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.086978                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087173                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52481.865285                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52188.277268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52186.432384                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52038.724018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52038.724018                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52481.865285                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52140.097741                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52138.964083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52481.865285                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52140.097741                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52138.964083                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34058                       # number of writebacks
system.l2.writebacks::total                     34058                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        53955                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54148                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        25643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25643                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        79598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79791                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        79598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79791                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      7810500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2168236500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2176047000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1026525500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1026525500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      7810500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   3194762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3202572500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      7810500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   3194762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3202572500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073581                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.142896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142896                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.086978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.086978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087170                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40468.911917                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40186.016125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40187.024452                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40031.412081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40031.412081                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40468.911917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40136.209452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40137.014200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40468.911917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40136.209452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40137.014200                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  20                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  9                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 89.677113                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12969773                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    195                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               66511.656410                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    87.677113                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.171244                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.175151                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12969767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            6                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12969773                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12969767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             6                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12969773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12969767                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            6                       # number of overall hits
system.cpu.icache.overall_hits::total        12969773                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           245                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     12628000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12628000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     12628000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12628000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     12628000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12628000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12970010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12970018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12970010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            8                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12970018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12970010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            8                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12970018                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 51967.078189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51542.857143                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 51967.078189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51542.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 51967.078189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51542.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          193                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          193                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          193                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          193                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          193                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     10518000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10518000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     10518000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10518000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     10518000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10518000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54497.409326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54497.409326                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54497.409326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54497.409326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54497.409326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54497.409326                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 914133                       # number of replacements
system.cpu.dcache.tagsinuse               1022.280608                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35967797                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 915157                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  39.302324                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           629576320000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1022.279713                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.000894                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.998320                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998321                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     23477900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23477900                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12489896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12489897                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     35967796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35967797                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     35967796                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::total        35967797                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       923050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        923051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       179503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179503                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1102553                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1102554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1102553                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total       1102554                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  17924912500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17924912500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3772091483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3772091483                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  21697003983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21697003983                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  21697003983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21697003983                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     24400950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24400951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12669399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12669400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     37070349                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37070351                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     37070349                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37070351                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.037828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037828                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014168                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.029742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.029742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029742                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 19419.221602                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19419.200564                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 21014.086021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21014.086021                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19678.876193                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19678.858344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19678.876193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19678.858344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        59883                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.374601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       254400                       # number of writebacks
system.cpu.dcache.writebacks::total            254400                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       187344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       187344                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       187397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       187397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       187397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       187397                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       735706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       735706                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       179450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179450                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       915156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       915156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       915156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       915156                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11109829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11109829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3233320483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3233320483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  14343149483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14343149483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  14343149483                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14343149483                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.024687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.024687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024687                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15100.908515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15100.908515                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 18017.946408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18017.946408                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15672.901104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15672.901104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15672.901104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15672.901104                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
