
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: HAMAS

Implementation : synthesis

# Written on Thu Jul 25 02:28:26 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_SmartDesign\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       clk                                                                 100.0 MHz     10.000        declared     default_clkgroup          5    
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     21   
                                                                                                                                                      
0 -       clockDivider|N_1_inferred_clock                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     4    
======================================================================================================================================================


Clock Load Summary
******************

                                                                    Clock     Source                                           Clock Pin                    Non-clock Pin                   Non-clock Pin                           
Clock                                                               Load      Pin                                              Seq Example                  Seq Example                     Comb Example                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                                                                 5         clk(port)                                        slaveAXI_0.ready.C           -                               I_1.A(CLKINT)                           
                                                                                                                                                                                                                                    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     21        PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)     clockDivider_0.clk_out.C     -                               PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)
                                                                                                                                                                                                                                    
clockDivider|N_1_inferred_clock                                     4         clockDivider_0.clk_out.Q[0](dffe)                slaveAXI_0.outBit1.C         clockDivider_0.clk_out.D[0]     clockDivider_0.clk_out_2.I[0](inv)      
====================================================================================================================================================================================================================================
