// Seed: 3848526824
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2
    , id_5,
    input wor id_3
);
  assign id_5 = id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1
    , id_12,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6,
    output tri1 id_7,
    output wor id_8,
    input uwire id_9,
    input supply0 id_10
);
  logic id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_4
  );
  logic [1 : -1] id_14;
  ;
endmodule
