{
  "module_name": "perf_event_p4.h",
  "hash_id": "01f3fedaf168411a21cf7aa218289b3eb06e8fdcea1f22b7337e7af93bbc2da9",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/perf_event_p4.h",
  "human_readable_source": " \n \n\n#ifndef PERF_EVENT_P4_H\n#define PERF_EVENT_P4_H\n\n#include <linux/cpu.h>\n#include <linux/bitops.h>\n\n \n#define ARCH_P4_TOTAL_ESCR\t(46)\n#define ARCH_P4_RESERVED_ESCR\t(2)  \n#define ARCH_P4_MAX_ESCR\t(ARCH_P4_TOTAL_ESCR - ARCH_P4_RESERVED_ESCR)\n#define ARCH_P4_MAX_CCCR\t(18)\n\n#define ARCH_P4_CNTRVAL_BITS\t(40)\n#define ARCH_P4_CNTRVAL_MASK\t((1ULL << ARCH_P4_CNTRVAL_BITS) - 1)\n#define ARCH_P4_UNFLAGGED_BIT\t((1ULL) << (ARCH_P4_CNTRVAL_BITS - 1))\n\n#define P4_ESCR_EVENT_MASK\t0x7e000000ULL\n#define P4_ESCR_EVENT_SHIFT\t25\n#define P4_ESCR_EVENTMASK_MASK\t0x01fffe00ULL\n#define P4_ESCR_EVENTMASK_SHIFT\t9\n#define P4_ESCR_TAG_MASK\t0x000001e0ULL\n#define P4_ESCR_TAG_SHIFT\t5\n#define P4_ESCR_TAG_ENABLE\t0x00000010ULL\n#define P4_ESCR_T0_OS\t\t0x00000008ULL\n#define P4_ESCR_T0_USR\t\t0x00000004ULL\n#define P4_ESCR_T1_OS\t\t0x00000002ULL\n#define P4_ESCR_T1_USR\t\t0x00000001ULL\n\n#define P4_ESCR_EVENT(v)\t((v) << P4_ESCR_EVENT_SHIFT)\n#define P4_ESCR_EMASK(v)\t((v) << P4_ESCR_EVENTMASK_SHIFT)\n#define P4_ESCR_TAG(v)\t\t((v) << P4_ESCR_TAG_SHIFT)\n\n#define P4_CCCR_OVF\t\t\t0x80000000ULL\n#define P4_CCCR_CASCADE\t\t\t0x40000000ULL\n#define P4_CCCR_OVF_PMI_T0\t\t0x04000000ULL\n#define P4_CCCR_OVF_PMI_T1\t\t0x08000000ULL\n#define P4_CCCR_FORCE_OVF\t\t0x02000000ULL\n#define P4_CCCR_EDGE\t\t\t0x01000000ULL\n#define P4_CCCR_THRESHOLD_MASK\t\t0x00f00000ULL\n#define P4_CCCR_THRESHOLD_SHIFT\t\t20\n#define P4_CCCR_COMPLEMENT\t\t0x00080000ULL\n#define P4_CCCR_COMPARE\t\t\t0x00040000ULL\n#define P4_CCCR_ESCR_SELECT_MASK\t0x0000e000ULL\n#define P4_CCCR_ESCR_SELECT_SHIFT\t13\n#define P4_CCCR_ENABLE\t\t\t0x00001000ULL\n#define P4_CCCR_THREAD_SINGLE\t\t0x00010000ULL\n#define P4_CCCR_THREAD_BOTH\t\t0x00020000ULL\n#define P4_CCCR_THREAD_ANY\t\t0x00030000ULL\n#define P4_CCCR_RESERVED\t\t0x00000fffULL\n\n#define P4_CCCR_THRESHOLD(v)\t\t((v) << P4_CCCR_THRESHOLD_SHIFT)\n#define P4_CCCR_ESEL(v)\t\t\t((v) << P4_CCCR_ESCR_SELECT_SHIFT)\n\n#define P4_GEN_ESCR_EMASK(class, name, bit)\t\\\n\tclass##__##name = ((1ULL << bit) << P4_ESCR_EVENTMASK_SHIFT)\n#define P4_ESCR_EMASK_BIT(class, name)\t\tclass##__##name\n\n \n#define p4_config_pack_escr(v)\t\t(((u64)(v)) << 32)\n#define p4_config_pack_cccr(v)\t\t(((u64)(v)) & 0xffffffffULL)\n#define p4_config_unpack_escr(v)\t(((u64)(v)) >> 32)\n#define p4_config_unpack_cccr(v)\t(((u64)(v)) & 0xffffffffULL)\n\n#define p4_config_unpack_emask(v)\t\t\t\\\n\t({\t\t\t\t\t\t\\\n\t\tu32 t = p4_config_unpack_escr((v));\t\\\n\t\tt = t &  P4_ESCR_EVENTMASK_MASK;\t\\\n\t\tt = t >> P4_ESCR_EVENTMASK_SHIFT;\t\\\n\t\tt;\t\t\t\t\t\\\n\t})\n\n#define p4_config_unpack_event(v)\t\t\t\\\n\t({\t\t\t\t\t\t\\\n\t\tu32 t = p4_config_unpack_escr((v));\t\\\n\t\tt = t &  P4_ESCR_EVENT_MASK;\t\t\\\n\t\tt = t >> P4_ESCR_EVENT_SHIFT;\t\t\\\n\t\tt;\t\t\t\t\t\\\n\t})\n\n#define P4_CONFIG_HT_SHIFT\t\t63\n#define P4_CONFIG_HT\t\t\t(1ULL << P4_CONFIG_HT_SHIFT)\n\n \n#define P4_CONFIG_ALIASABLE\t\t(1ULL << 9)\n\n \n#define P4_CONFIG_MASK_ESCR\t\t\\\n\tP4_ESCR_EVENT_MASK\t|\t\\\n\tP4_ESCR_EVENTMASK_MASK\t|\t\\\n\tP4_ESCR_TAG_MASK\t|\t\\\n\tP4_ESCR_TAG_ENABLE\n\n#define P4_CONFIG_MASK_CCCR\t\t\\\n\tP4_CCCR_EDGE\t\t|\t\\\n\tP4_CCCR_THRESHOLD_MASK\t|\t\\\n\tP4_CCCR_COMPLEMENT\t|\t\\\n\tP4_CCCR_COMPARE\t\t|\t\\\n\tP4_CCCR_THREAD_ANY\t|\t\\\n\tP4_CCCR_RESERVED\n\n \n#define P4_CONFIG_MASK\t\t\t\t  \t  \\\n\t(p4_config_pack_escr(P4_CONFIG_MASK_ESCR))\t| \\\n\t(p4_config_pack_cccr(P4_CONFIG_MASK_CCCR))\n\n \n#define P4_CONFIG_EVENT_ALIAS_MASK\t\t\t  \\\n\t(p4_config_pack_escr(P4_CONFIG_MASK_ESCR)\t| \\\n\t p4_config_pack_cccr(P4_CCCR_EDGE\t\t| \\\n\t\t\t     P4_CCCR_THRESHOLD_MASK\t| \\\n\t\t\t     P4_CCCR_COMPLEMENT\t\t| \\\n\t\t\t     P4_CCCR_COMPARE))\n\n#define  P4_CONFIG_EVENT_ALIAS_IMMUTABLE_BITS\t\t  \\\n\t((P4_CONFIG_HT)\t\t\t\t\t| \\\n\t p4_config_pack_escr(P4_ESCR_T0_OS\t\t| \\\n\t\t\t     P4_ESCR_T0_USR\t\t| \\\n\t\t\t     P4_ESCR_T1_OS\t\t| \\\n\t\t\t     P4_ESCR_T1_USR)\t\t| \\\n\t p4_config_pack_cccr(P4_CCCR_OVF\t\t| \\\n\t\t\t     P4_CCCR_CASCADE\t\t| \\\n\t\t\t     P4_CCCR_FORCE_OVF\t\t| \\\n\t\t\t     P4_CCCR_THREAD_ANY\t\t| \\\n\t\t\t     P4_CCCR_OVF_PMI_T0\t\t| \\\n\t\t\t     P4_CCCR_OVF_PMI_T1\t\t| \\\n\t\t\t     P4_CONFIG_ALIASABLE))\n\nstatic inline bool p4_is_event_cascaded(u64 config)\n{\n\tu32 cccr = p4_config_unpack_cccr(config);\n\treturn !!(cccr & P4_CCCR_CASCADE);\n}\n\nstatic inline int p4_ht_config_thread(u64 config)\n{\n\treturn !!(config & P4_CONFIG_HT);\n}\n\nstatic inline u64 p4_set_ht_bit(u64 config)\n{\n\treturn config | P4_CONFIG_HT;\n}\n\nstatic inline u64 p4_clear_ht_bit(u64 config)\n{\n\treturn config & ~P4_CONFIG_HT;\n}\n\nstatic inline int p4_ht_active(void)\n{\n#ifdef CONFIG_SMP\n\treturn smp_num_siblings > 1;\n#endif\n\treturn 0;\n}\n\nstatic inline int p4_ht_thread(int cpu)\n{\n#ifdef CONFIG_SMP\n\tif (smp_num_siblings == 2)\n\t\treturn cpu != cpumask_first(this_cpu_cpumask_var_ptr(cpu_sibling_map));\n#endif\n\treturn 0;\n}\n\nstatic inline int p4_should_swap_ts(u64 config, int cpu)\n{\n\treturn p4_ht_config_thread(config) ^ p4_ht_thread(cpu);\n}\n\nstatic inline u32 p4_default_cccr_conf(int cpu)\n{\n\t \n\tu32 cccr = P4_CCCR_THREAD_ANY;\n\n\tif (!p4_ht_thread(cpu))\n\t\tcccr |= P4_CCCR_OVF_PMI_T0;\n\telse\n\t\tcccr |= P4_CCCR_OVF_PMI_T1;\n\n\treturn cccr;\n}\n\nstatic inline u32 p4_default_escr_conf(int cpu, int exclude_os, int exclude_usr)\n{\n\tu32 escr = 0;\n\n\tif (!p4_ht_thread(cpu)) {\n\t\tif (!exclude_os)\n\t\t\tescr |= P4_ESCR_T0_OS;\n\t\tif (!exclude_usr)\n\t\t\tescr |= P4_ESCR_T0_USR;\n\t} else {\n\t\tif (!exclude_os)\n\t\t\tescr |= P4_ESCR_T1_OS;\n\t\tif (!exclude_usr)\n\t\t\tescr |= P4_ESCR_T1_USR;\n\t}\n\n\treturn escr;\n}\n\n \nenum P4_EVENTS {\n\tP4_EVENT_TC_DELIVER_MODE,\n\tP4_EVENT_BPU_FETCH_REQUEST,\n\tP4_EVENT_ITLB_REFERENCE,\n\tP4_EVENT_MEMORY_CANCEL,\n\tP4_EVENT_MEMORY_COMPLETE,\n\tP4_EVENT_LOAD_PORT_REPLAY,\n\tP4_EVENT_STORE_PORT_REPLAY,\n\tP4_EVENT_MOB_LOAD_REPLAY,\n\tP4_EVENT_PAGE_WALK_TYPE,\n\tP4_EVENT_BSQ_CACHE_REFERENCE,\n\tP4_EVENT_IOQ_ALLOCATION,\n\tP4_EVENT_IOQ_ACTIVE_ENTRIES,\n\tP4_EVENT_FSB_DATA_ACTIVITY,\n\tP4_EVENT_BSQ_ALLOCATION,\n\tP4_EVENT_BSQ_ACTIVE_ENTRIES,\n\tP4_EVENT_SSE_INPUT_ASSIST,\n\tP4_EVENT_PACKED_SP_UOP,\n\tP4_EVENT_PACKED_DP_UOP,\n\tP4_EVENT_SCALAR_SP_UOP,\n\tP4_EVENT_SCALAR_DP_UOP,\n\tP4_EVENT_64BIT_MMX_UOP,\n\tP4_EVENT_128BIT_MMX_UOP,\n\tP4_EVENT_X87_FP_UOP,\n\tP4_EVENT_TC_MISC,\n\tP4_EVENT_GLOBAL_POWER_EVENTS,\n\tP4_EVENT_TC_MS_XFER,\n\tP4_EVENT_UOP_QUEUE_WRITES,\n\tP4_EVENT_RETIRED_MISPRED_BRANCH_TYPE,\n\tP4_EVENT_RETIRED_BRANCH_TYPE,\n\tP4_EVENT_RESOURCE_STALL,\n\tP4_EVENT_WC_BUFFER,\n\tP4_EVENT_B2B_CYCLES,\n\tP4_EVENT_BNR,\n\tP4_EVENT_SNOOP,\n\tP4_EVENT_RESPONSE,\n\tP4_EVENT_FRONT_END_EVENT,\n\tP4_EVENT_EXECUTION_EVENT,\n\tP4_EVENT_REPLAY_EVENT,\n\tP4_EVENT_INSTR_RETIRED,\n\tP4_EVENT_UOPS_RETIRED,\n\tP4_EVENT_UOP_TYPE,\n\tP4_EVENT_BRANCH_RETIRED,\n\tP4_EVENT_MISPRED_BRANCH_RETIRED,\n\tP4_EVENT_X87_ASSIST,\n\tP4_EVENT_MACHINE_CLEAR,\n\tP4_EVENT_INSTR_COMPLETED,\n};\n\n#define P4_OPCODE(event)\t\tevent##_OPCODE\n#define P4_OPCODE_ESEL(opcode)\t\t((opcode & 0x00ff) >> 0)\n#define P4_OPCODE_EVNT(opcode)\t\t((opcode & 0xff00) >> 8)\n#define P4_OPCODE_PACK(event, sel)\t(((event) << 8) | sel)\n\n \nenum P4_EVENT_OPCODES {\n\tP4_OPCODE(P4_EVENT_TC_DELIVER_MODE)\t\t= P4_OPCODE_PACK(0x01, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_BPU_FETCH_REQUEST)\t\t= P4_OPCODE_PACK(0x03, 0x00),\n\t \n\n\tP4_OPCODE(P4_EVENT_ITLB_REFERENCE)\t\t= P4_OPCODE_PACK(0x18, 0x03),\n\t \n\n\tP4_OPCODE(P4_EVENT_MEMORY_CANCEL)\t\t= P4_OPCODE_PACK(0x02, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_MEMORY_COMPLETE)\t\t= P4_OPCODE_PACK(0x08, 0x02),\n\t \n\n\tP4_OPCODE(P4_EVENT_LOAD_PORT_REPLAY)\t\t= P4_OPCODE_PACK(0x04, 0x02),\n\t \n\n\tP4_OPCODE(P4_EVENT_STORE_PORT_REPLAY)\t\t= P4_OPCODE_PACK(0x05, 0x02),\n\t \n\n\tP4_OPCODE(P4_EVENT_MOB_LOAD_REPLAY)\t\t= P4_OPCODE_PACK(0x03, 0x02),\n\t \n\n\tP4_OPCODE(P4_EVENT_PAGE_WALK_TYPE)\t\t= P4_OPCODE_PACK(0x01, 0x04),\n\t \n\n\tP4_OPCODE(P4_EVENT_BSQ_CACHE_REFERENCE)\t\t= P4_OPCODE_PACK(0x0c, 0x07),\n\t \n\n\tP4_OPCODE(P4_EVENT_IOQ_ALLOCATION)\t\t= P4_OPCODE_PACK(0x03, 0x06),\n\t \n\n\tP4_OPCODE(P4_EVENT_IOQ_ACTIVE_ENTRIES)\t\t= P4_OPCODE_PACK(0x1a, 0x06),\n\t \n\n\tP4_OPCODE(P4_EVENT_FSB_DATA_ACTIVITY)\t\t= P4_OPCODE_PACK(0x17, 0x06),\n\t \n\n\tP4_OPCODE(P4_EVENT_BSQ_ALLOCATION)\t\t= P4_OPCODE_PACK(0x05, 0x07),\n\t \n\n\tP4_OPCODE(P4_EVENT_BSQ_ACTIVE_ENTRIES)\t\t= P4_OPCODE_PACK(0x06, 0x07),\n\t \n\n\tP4_OPCODE(P4_EVENT_SSE_INPUT_ASSIST)\t\t= P4_OPCODE_PACK(0x34, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_PACKED_SP_UOP)\t\t= P4_OPCODE_PACK(0x08, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_PACKED_DP_UOP)\t\t= P4_OPCODE_PACK(0x0c, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_SCALAR_SP_UOP)\t\t= P4_OPCODE_PACK(0x0a, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_SCALAR_DP_UOP)\t\t= P4_OPCODE_PACK(0x0e, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_64BIT_MMX_UOP)\t\t= P4_OPCODE_PACK(0x02, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_128BIT_MMX_UOP)\t\t= P4_OPCODE_PACK(0x1a, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_X87_FP_UOP)\t\t\t= P4_OPCODE_PACK(0x04, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_TC_MISC)\t\t\t= P4_OPCODE_PACK(0x06, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_GLOBAL_POWER_EVENTS)\t\t= P4_OPCODE_PACK(0x13, 0x06),\n\t \n\n\tP4_OPCODE(P4_EVENT_TC_MS_XFER)\t\t\t= P4_OPCODE_PACK(0x05, 0x00),\n\t \n\n\tP4_OPCODE(P4_EVENT_UOP_QUEUE_WRITES)\t\t= P4_OPCODE_PACK(0x09, 0x00),\n\t \n\n\tP4_OPCODE(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE)\t= P4_OPCODE_PACK(0x05, 0x02),\n\t \n\n\tP4_OPCODE(P4_EVENT_RETIRED_BRANCH_TYPE)\t\t= P4_OPCODE_PACK(0x04, 0x02),\n\t \n\n\tP4_OPCODE(P4_EVENT_RESOURCE_STALL)\t\t= P4_OPCODE_PACK(0x01, 0x01),\n\t \n\n\tP4_OPCODE(P4_EVENT_WC_BUFFER)\t\t\t= P4_OPCODE_PACK(0x05, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_B2B_CYCLES)\t\t\t= P4_OPCODE_PACK(0x16, 0x03),\n\t \n\n\tP4_OPCODE(P4_EVENT_BNR)\t\t\t\t= P4_OPCODE_PACK(0x08, 0x03),\n\t \n\n\tP4_OPCODE(P4_EVENT_SNOOP)\t\t\t= P4_OPCODE_PACK(0x06, 0x03),\n\t \n\n\tP4_OPCODE(P4_EVENT_RESPONSE)\t\t\t= P4_OPCODE_PACK(0x04, 0x03),\n\t \n\n\tP4_OPCODE(P4_EVENT_FRONT_END_EVENT)\t\t= P4_OPCODE_PACK(0x08, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_EXECUTION_EVENT)\t\t= P4_OPCODE_PACK(0x0c, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_REPLAY_EVENT)\t\t= P4_OPCODE_PACK(0x09, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_INSTR_RETIRED)\t\t= P4_OPCODE_PACK(0x02, 0x04),\n\t \n\n\tP4_OPCODE(P4_EVENT_UOPS_RETIRED)\t\t= P4_OPCODE_PACK(0x01, 0x04),\n\t \n\n\tP4_OPCODE(P4_EVENT_UOP_TYPE)\t\t\t= P4_OPCODE_PACK(0x02, 0x02),\n\t \n\n\tP4_OPCODE(P4_EVENT_BRANCH_RETIRED)\t\t= P4_OPCODE_PACK(0x06, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_MISPRED_BRANCH_RETIRED)\t= P4_OPCODE_PACK(0x03, 0x04),\n\t \n\n\tP4_OPCODE(P4_EVENT_X87_ASSIST)\t\t\t= P4_OPCODE_PACK(0x03, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_MACHINE_CLEAR)\t\t= P4_OPCODE_PACK(0x02, 0x05),\n\t \n\n\tP4_OPCODE(P4_EVENT_INSTR_COMPLETED)\t\t= P4_OPCODE_PACK(0x07, 0x04),\n\t \n};\n\n \nenum P4_ESCR_EMASKS {\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DD, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DB, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, DI, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BD, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BB, 4),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, BI, 5),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_DELIVER_MODE, ID, 6),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BPU_FETCH_REQUEST, TCMISS, 0),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, MISS, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_ITLB_REFERENCE, HIT_UK, 2),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, ST_RB_FULL, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_CANCEL, 64K_CONF, 3),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, LSC, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MEMORY_COMPLETE, SSC, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_LOAD_PORT_REPLAY, SPLIT_LD, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_STORE_PORT_REPLAY, SPLIT_ST, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STA, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, NO_STD, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, PARTIAL_DATA, 4),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MOB_LOAD_REPLAY, UNALGN_ADDR, 5),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, DTMISS, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_PAGE_WALK_TYPE, ITMISS, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITS, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITE, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITM, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITS, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITE, 4),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITM, 5),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_MISS, 8),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_MISS, 9),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_CACHE_REFERENCE, WR_2ndL_MISS, 10),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, DEFAULT, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_READ, 5),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, ALL_WRITE, 6),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_UC, 7),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WC, 8),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WT, 9),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WP, 10),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, MEM_WB, 11),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OWN, 13),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, OTHER, 14),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ALLOCATION, PREFETCH, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, DEFAULT, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_READ, 5),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_WRITE, 6),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_UC, 7),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WC, 8),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WT, 9),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WP, 10),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WB, 11),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OWN, 13),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, OTHER, 14),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_IOQ_ACTIVE_ENTRIES, PREFETCH, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_DRV, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OWN, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OTHER, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_DRV, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OWN, 4),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OTHER, 5),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE0, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE1, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN0, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LEN1, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_IO_TYPE, 5),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_LOCK_TYPE, 6),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_CACHE_TYPE, 7),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_SPLIT_TYPE, 8),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_DEM_TYPE, 9),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, REQ_ORD_TYPE, 10),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE0, 11),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE1, 12),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE2, 13),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE0, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE1, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN0, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN1, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_IO_TYPE, 5),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LOCK_TYPE, 6),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_CACHE_TYPE, 7),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_SPLIT_TYPE, 8),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_DEM_TYPE, 9),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_ORD_TYPE, 10),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE0, 11),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE1, 12),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE2, 13),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_SSE_INPUT_ASSIST, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_PACKED_SP_UOP, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_PACKED_DP_UOP, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_SP_UOP, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_SCALAR_DP_UOP, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_64BIT_MMX_UOP, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_128BIT_MMX_UOP, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_X87_FP_UOP, ALL, 15),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_MISC, FLUSH, 4),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_GLOBAL_POWER_EVENTS, RUNNING, 0),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_TC_MS_XFER, CISC, 0),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_BUILD, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_DELIVER, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_UOP_QUEUE_WRITES, FROM_ROM, 2),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CONDITIONAL, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CALL, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, RETURN, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, INDIRECT, 4),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CONDITIONAL, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CALL, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, RETURN, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, INDIRECT, 4),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_RESOURCE_STALL, SBFULL, 5),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_EVICTS, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_WC_BUFFER, WCB_FULL_EVICTS, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, NBOGUS, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_FRONT_END_EVENT, BOGUS, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS0, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS1, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS2, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, NBOGUS3, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS0, 4),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS1, 5),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS2, 6),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_EXECUTION_EVENT, BOGUS3, 7),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, NBOGUS, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_REPLAY_EVENT, BOGUS, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSNTAG, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, NBOGUSTAG, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSNTAG, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_INSTR_RETIRED, BOGUSTAG, 3),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, NBOGUS, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_UOPS_RETIRED, BOGUS, 1),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGLOADS, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_UOP_TYPE, TAGSTORES, 2),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNP, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMNM, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTP, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_BRANCH_RETIRED, MMTM, 3),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MISPRED_BRANCH_RETIRED, NBOGUS, 0),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSU, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, FPSO, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAO, 2),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, POAU, 3),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_X87_ASSIST, PREA, 4),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, CLEAR, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, MOCLEAR, 1),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_MACHINE_CLEAR, SMCLEAR, 2),\n\n\tP4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, NBOGUS, 0),\n\tP4_GEN_ESCR_EMASK(P4_EVENT_INSTR_COMPLETED, BOGUS, 1),\n};\n\n \n#define P4_PEBS_CONFIG_ENABLE\t\t(1ULL << 7)\n#define P4_PEBS_CONFIG_UOP_TAG\t\t(1ULL << 8)\n#define P4_PEBS_CONFIG_METRIC_MASK\t0x3FLL\n#define P4_PEBS_CONFIG_MASK\t\t0xFFLL\n\n \n#define P4_PEBS_ENABLE\t\t\t0x02000000ULL\n#define P4_PEBS_ENABLE_UOP_TAG\t\t0x01000000ULL\n\n#define p4_config_unpack_metric(v)\t(((u64)(v)) & P4_PEBS_CONFIG_METRIC_MASK)\n#define p4_config_unpack_pebs(v)\t(((u64)(v)) & P4_PEBS_CONFIG_MASK)\n\n#define p4_config_pebs_has(v, mask)\t(p4_config_unpack_pebs(v) & (mask))\n\nenum P4_PEBS_METRIC {\n\tP4_PEBS_METRIC__none,\n\n\tP4_PEBS_METRIC__1stl_cache_load_miss_retired,\n\tP4_PEBS_METRIC__2ndl_cache_load_miss_retired,\n\tP4_PEBS_METRIC__dtlb_load_miss_retired,\n\tP4_PEBS_METRIC__dtlb_store_miss_retired,\n\tP4_PEBS_METRIC__dtlb_all_miss_retired,\n\tP4_PEBS_METRIC__tagged_mispred_branch,\n\tP4_PEBS_METRIC__mob_load_replay_retired,\n\tP4_PEBS_METRIC__split_load_retired,\n\tP4_PEBS_METRIC__split_store_retired,\n\n\tP4_PEBS_METRIC__max\n};\n\n \n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}