
srprojekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055c4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  0800574c  0800574c  0000674c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005794  08005794  000070d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005794  08005794  000070d4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005794  08005794  000070d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005794  08005794  00006794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005798  08005798  00006798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  0800579c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200000d4  08005870  000070d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08005870  000072a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012572  00000000  00000000  00007104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd7  00000000  00000000  00019676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  0001c450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e0c  00000000  00000000  0001d670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027809  00000000  00000000  0001e47c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017538  00000000  00000000  00045c85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1d35  00000000  00000000  0005d1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014eef2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a88  00000000  00000000  0014ef38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001539c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000d4 	.word	0x200000d4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005734 	.word	0x08005734

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000d8 	.word	0x200000d8
 80001c4:	08005734 	.word	0x08005734

080001c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80001ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000200 <MX_DMA_Init+0x38>)
 80001d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80001d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000200 <MX_DMA_Init+0x38>)
 80001d4:	f043 0302 	orr.w	r3, r3, #2
 80001d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80001da:	4b09      	ldr	r3, [pc, #36]	@ (8000200 <MX_DMA_Init+0x38>)
 80001dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80001de:	f003 0302 	and.w	r3, r3, #2
 80001e2:	607b      	str	r3, [r7, #4]
 80001e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80001e6:	2200      	movs	r2, #0
 80001e8:	2100      	movs	r1, #0
 80001ea:	2038      	movs	r0, #56	@ 0x38
 80001ec:	f000 fea5 	bl	8000f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80001f0:	2038      	movs	r0, #56	@ 0x38
 80001f2:	f000 febe 	bl	8000f72 <HAL_NVIC_EnableIRQ>

}
 80001f6:	bf00      	nop
 80001f8:	3708      	adds	r7, #8
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	40021000 	.word	0x40021000

08000204 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b08c      	sub	sp, #48	@ 0x30
 8000208:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800020a:	f107 031c 	add.w	r3, r7, #28
 800020e:	2200      	movs	r2, #0
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	605a      	str	r2, [r3, #4]
 8000214:	609a      	str	r2, [r3, #8]
 8000216:	60da      	str	r2, [r3, #12]
 8000218:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800021a:	4b3f      	ldr	r3, [pc, #252]	@ (8000318 <MX_GPIO_Init+0x114>)
 800021c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800021e:	4a3e      	ldr	r2, [pc, #248]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000220:	f043 0310 	orr.w	r3, r3, #16
 8000224:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000226:	4b3c      	ldr	r3, [pc, #240]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800022a:	f003 0310 	and.w	r3, r3, #16
 800022e:	61bb      	str	r3, [r7, #24]
 8000230:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000232:	4b39      	ldr	r3, [pc, #228]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000236:	4a38      	ldr	r2, [pc, #224]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000238:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800023c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800023e:	4b36      	ldr	r3, [pc, #216]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000246:	617b      	str	r3, [r7, #20]
 8000248:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800024a:	4b33      	ldr	r3, [pc, #204]	@ (8000318 <MX_GPIO_Init+0x114>)
 800024c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800024e:	4a32      	ldr	r2, [pc, #200]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000250:	f043 0304 	orr.w	r3, r3, #4
 8000254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000256:	4b30      	ldr	r3, [pc, #192]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800025a:	f003 0304 	and.w	r3, r3, #4
 800025e:	613b      	str	r3, [r7, #16]
 8000260:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000262:	4b2d      	ldr	r3, [pc, #180]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000266:	4a2c      	ldr	r2, [pc, #176]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000268:	f043 0301 	orr.w	r3, r3, #1
 800026c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800026e:	4b2a      	ldr	r3, [pc, #168]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000272:	f003 0301 	and.w	r3, r3, #1
 8000276:	60fb      	str	r3, [r7, #12]
 8000278:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800027a:	4b27      	ldr	r3, [pc, #156]	@ (8000318 <MX_GPIO_Init+0x114>)
 800027c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800027e:	4a26      	ldr	r2, [pc, #152]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000280:	f043 0302 	orr.w	r3, r3, #2
 8000284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000286:	4b24      	ldr	r3, [pc, #144]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800028a:	f003 0302 	and.w	r3, r3, #2
 800028e:	60bb      	str	r3, [r7, #8]
 8000290:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000292:	4b21      	ldr	r3, [pc, #132]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000296:	4a20      	ldr	r2, [pc, #128]	@ (8000318 <MX_GPIO_Init+0x114>)
 8000298:	f043 0308 	orr.w	r3, r3, #8
 800029c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800029e:	4b1e      	ldr	r3, [pc, #120]	@ (8000318 <MX_GPIO_Init+0x114>)
 80002a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002a2:	f003 0308 	and.w	r3, r3, #8
 80002a6:	607b      	str	r3, [r7, #4]
 80002a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80002aa:	2200      	movs	r2, #0
 80002ac:	2108      	movs	r1, #8
 80002ae:	481b      	ldr	r0, [pc, #108]	@ (800031c <MX_GPIO_Init+0x118>)
 80002b0:	f001 fa1c 	bl	80016ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2104      	movs	r1, #4
 80002b8:	4819      	ldr	r0, [pc, #100]	@ (8000320 <MX_GPIO_Init+0x11c>)
 80002ba:	f001 fa17 	bl	80016ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80002be:	2308      	movs	r3, #8
 80002c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002c2:	2301      	movs	r3, #1
 80002c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c6:	2300      	movs	r3, #0
 80002c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ca:	2300      	movs	r3, #0
 80002cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80002ce:	f107 031c 	add.w	r3, r7, #28
 80002d2:	4619      	mov	r1, r3
 80002d4:	4811      	ldr	r0, [pc, #68]	@ (800031c <MX_GPIO_Init+0x118>)
 80002d6:	f001 f85f 	bl	8001398 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_Center_Pin JOY_Left_Pin JOY_Right_Pin JOY_Up_Pin
                           JOY_Down_Pin */
  GPIO_InitStruct.Pin = JOY_Center_Pin|JOY_Left_Pin|JOY_Right_Pin|JOY_Up_Pin
 80002da:	232f      	movs	r3, #47	@ 0x2f
 80002dc:	61fb      	str	r3, [r7, #28]
                          |JOY_Down_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002de:	2300      	movs	r3, #0
 80002e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80002e2:	2302      	movs	r3, #2
 80002e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e6:	f107 031c 	add.w	r3, r7, #28
 80002ea:	4619      	mov	r1, r3
 80002ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002f0:	f001 f852 	bl	8001398 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 80002f4:	2304      	movs	r3, #4
 80002f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000300:	2302      	movs	r3, #2
 8000302:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8000304:	f107 031c 	add.w	r3, r7, #28
 8000308:	4619      	mov	r1, r3
 800030a:	4805      	ldr	r0, [pc, #20]	@ (8000320 <MX_GPIO_Init+0x11c>)
 800030c:	f001 f844 	bl	8001398 <HAL_GPIO_Init>

}
 8000310:	bf00      	nop
 8000312:	3730      	adds	r7, #48	@ 0x30
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}
 8000318:	40021000 	.word	0x40021000
 800031c:	48001000 	.word	0x48001000
 8000320:	48000c00 	.word	0x48000c00

08000324 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000328:	4b1b      	ldr	r3, [pc, #108]	@ (8000398 <MX_I2C1_Init+0x74>)
 800032a:	4a1c      	ldr	r2, [pc, #112]	@ (800039c <MX_I2C1_Init+0x78>)
 800032c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800032e:	4b1a      	ldr	r3, [pc, #104]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000330:	4a1b      	ldr	r2, [pc, #108]	@ (80003a0 <MX_I2C1_Init+0x7c>)
 8000332:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000334:	4b18      	ldr	r3, [pc, #96]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000336:	2200      	movs	r2, #0
 8000338:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800033a:	4b17      	ldr	r3, [pc, #92]	@ (8000398 <MX_I2C1_Init+0x74>)
 800033c:	2201      	movs	r2, #1
 800033e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000340:	4b15      	ldr	r3, [pc, #84]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000342:	2200      	movs	r2, #0
 8000344:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000346:	4b14      	ldr	r3, [pc, #80]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000348:	2200      	movs	r2, #0
 800034a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800034c:	4b12      	ldr	r3, [pc, #72]	@ (8000398 <MX_I2C1_Init+0x74>)
 800034e:	2200      	movs	r2, #0
 8000350:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000352:	4b11      	ldr	r3, [pc, #68]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000358:	4b0f      	ldr	r3, [pc, #60]	@ (8000398 <MX_I2C1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800035e:	480e      	ldr	r0, [pc, #56]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000360:	f001 f9dc 	bl	800171c <HAL_I2C_Init>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800036a:	f000 fa52 	bl	8000812 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800036e:	2100      	movs	r1, #0
 8000370:	4809      	ldr	r0, [pc, #36]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000372:	f001 fda1 	bl	8001eb8 <HAL_I2CEx_ConfigAnalogFilter>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800037c:	f000 fa49 	bl	8000812 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000380:	2100      	movs	r1, #0
 8000382:	4805      	ldr	r0, [pc, #20]	@ (8000398 <MX_I2C1_Init+0x74>)
 8000384:	f001 fde3 	bl	8001f4e <HAL_I2CEx_ConfigDigitalFilter>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800038e:	f000 fa40 	bl	8000812 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000392:	bf00      	nop
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	200000f0 	.word	0x200000f0
 800039c:	40005400 	.word	0x40005400
 80003a0:	10d19ce4 	.word	0x10d19ce4

080003a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b0ac      	sub	sp, #176	@ 0xb0
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003bc:	f107 0314 	add.w	r3, r7, #20
 80003c0:	2288      	movs	r2, #136	@ 0x88
 80003c2:	2100      	movs	r1, #0
 80003c4:	4618      	mov	r0, r3
 80003c6:	f005 f989 	bl	80056dc <memset>
  if(i2cHandle->Instance==I2C1)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4a21      	ldr	r2, [pc, #132]	@ (8000454 <HAL_I2C_MspInit+0xb0>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d13a      	bne.n	800044a <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80003d4:	2340      	movs	r3, #64	@ 0x40
 80003d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80003d8:	2300      	movs	r3, #0
 80003da:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003dc:	f107 0314 	add.w	r3, r7, #20
 80003e0:	4618      	mov	r0, r3
 80003e2:	f002 fd47 	bl	8002e74 <HAL_RCCEx_PeriphCLKConfig>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80003ec:	f000 fa11 	bl	8000812 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f0:	4b19      	ldr	r3, [pc, #100]	@ (8000458 <HAL_I2C_MspInit+0xb4>)
 80003f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003f4:	4a18      	ldr	r2, [pc, #96]	@ (8000458 <HAL_I2C_MspInit+0xb4>)
 80003f6:	f043 0302 	orr.w	r3, r3, #2
 80003fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003fc:	4b16      	ldr	r3, [pc, #88]	@ (8000458 <HAL_I2C_MspInit+0xb4>)
 80003fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000400:	f003 0302 	and.w	r3, r3, #2
 8000404:	613b      	str	r3, [r7, #16]
 8000406:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000408:	23c0      	movs	r3, #192	@ 0xc0
 800040a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800040e:	2312      	movs	r3, #18
 8000410:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000414:	2300      	movs	r3, #0
 8000416:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800041a:	2303      	movs	r3, #3
 800041c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000420:	2304      	movs	r3, #4
 8000422:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000426:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800042a:	4619      	mov	r1, r3
 800042c:	480b      	ldr	r0, [pc, #44]	@ (800045c <HAL_I2C_MspInit+0xb8>)
 800042e:	f000 ffb3 	bl	8001398 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000432:	4b09      	ldr	r3, [pc, #36]	@ (8000458 <HAL_I2C_MspInit+0xb4>)
 8000434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000436:	4a08      	ldr	r2, [pc, #32]	@ (8000458 <HAL_I2C_MspInit+0xb4>)
 8000438:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800043c:	6593      	str	r3, [r2, #88]	@ 0x58
 800043e:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <HAL_I2C_MspInit+0xb4>)
 8000440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000442:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000446:	60fb      	str	r3, [r7, #12]
 8000448:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800044a:	bf00      	nop
 800044c:	37b0      	adds	r7, #176	@ 0xb0
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	40005400 	.word	0x40005400
 8000458:	40021000 	.word	0x40021000
 800045c:	48000400 	.word	0x48000400

08000460 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000464:	4b19      	ldr	r3, [pc, #100]	@ (80004cc <MX_LCD_Init+0x6c>)
 8000466:	4a1a      	ldr	r2, [pc, #104]	@ (80004d0 <MX_LCD_Init+0x70>)
 8000468:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_16;
 800046a:	4b18      	ldr	r3, [pc, #96]	@ (80004cc <MX_LCD_Init+0x6c>)
 800046c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000470:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_17;
 8000472:	4b16      	ldr	r3, [pc, #88]	@ (80004cc <MX_LCD_Init+0x6c>)
 8000474:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000478:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800047a:	4b14      	ldr	r3, [pc, #80]	@ (80004cc <MX_LCD_Init+0x6c>)
 800047c:	220c      	movs	r2, #12
 800047e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000480:	4b12      	ldr	r3, [pc, #72]	@ (80004cc <MX_LCD_Init+0x6c>)
 8000482:	2200      	movs	r2, #0
 8000484:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000486:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <MX_LCD_Init+0x6c>)
 8000488:	2200      	movs	r2, #0
 800048a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 800048c:	4b0f      	ldr	r3, [pc, #60]	@ (80004cc <MX_LCD_Init+0x6c>)
 800048e:	2200      	movs	r2, #0
 8000490:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000492:	4b0e      	ldr	r3, [pc, #56]	@ (80004cc <MX_LCD_Init+0x6c>)
 8000494:	2200      	movs	r2, #0
 8000496:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000498:	4b0c      	ldr	r3, [pc, #48]	@ (80004cc <MX_LCD_Init+0x6c>)
 800049a:	2200      	movs	r2, #0
 800049c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_ENABLE;
 800049e:	4b0b      	ldr	r3, [pc, #44]	@ (80004cc <MX_LCD_Init+0x6c>)
 80004a0:	2280      	movs	r2, #128	@ 0x80
 80004a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80004a4:	4b09      	ldr	r3, [pc, #36]	@ (80004cc <MX_LCD_Init+0x6c>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80004aa:	4b08      	ldr	r3, [pc, #32]	@ (80004cc <MX_LCD_Init+0x6c>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80004b0:	4b06      	ldr	r3, [pc, #24]	@ (80004cc <MX_LCD_Init+0x6c>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80004b6:	4805      	ldr	r0, [pc, #20]	@ (80004cc <MX_LCD_Init+0x6c>)
 80004b8:	f001 fd96 	bl	8001fe8 <HAL_LCD_Init>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_LCD_Init+0x66>
  {
    Error_Handler();
 80004c2:	f000 f9a6 	bl	8000812 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000144 	.word	0x20000144
 80004d0:	40002400 	.word	0x40002400

080004d4 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b0ae      	sub	sp, #184	@ 0xb8
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004dc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]
 80004e4:	605a      	str	r2, [r3, #4]
 80004e6:	609a      	str	r2, [r3, #8]
 80004e8:	60da      	str	r2, [r3, #12]
 80004ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ec:	f107 031c 	add.w	r3, r7, #28
 80004f0:	2288      	movs	r2, #136	@ 0x88
 80004f2:	2100      	movs	r1, #0
 80004f4:	4618      	mov	r0, r3
 80004f6:	f005 f8f1 	bl	80056dc <memset>
  if(lcdHandle->Instance==LCD)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4a57      	ldr	r2, [pc, #348]	@ (800065c <HAL_LCD_MspInit+0x188>)
 8000500:	4293      	cmp	r3, r2
 8000502:	f040 80a6 	bne.w	8000652 <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000506:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800050a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800050c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000510:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000514:	f107 031c 	add.w	r3, r7, #28
 8000518:	4618      	mov	r0, r3
 800051a:	f002 fcab 	bl	8002e74 <HAL_RCCEx_PeriphCLKConfig>
 800051e:	4603      	mov	r3, r0
 8000520:	2b00      	cmp	r3, #0
 8000522:	d001      	beq.n	8000528 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8000524:	f000 f975 	bl	8000812 <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000528:	4b4d      	ldr	r3, [pc, #308]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800052a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800052c:	4a4c      	ldr	r2, [pc, #304]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800052e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000532:	6593      	str	r3, [r2, #88]	@ 0x58
 8000534:	4b4a      	ldr	r3, [pc, #296]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 8000536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000538:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800053c:	61bb      	str	r3, [r7, #24]
 800053e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000540:	4b47      	ldr	r3, [pc, #284]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 8000542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000544:	4a46      	ldr	r2, [pc, #280]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 8000546:	f043 0304 	orr.w	r3, r3, #4
 800054a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800054c:	4b44      	ldr	r3, [pc, #272]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800054e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000550:	f003 0304 	and.w	r3, r3, #4
 8000554:	617b      	str	r3, [r7, #20]
 8000556:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000558:	4b41      	ldr	r3, [pc, #260]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800055a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055c:	4a40      	ldr	r2, [pc, #256]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800055e:	f043 0301 	orr.w	r3, r3, #1
 8000562:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000564:	4b3e      	ldr	r3, [pc, #248]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 8000566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000568:	f003 0301 	and.w	r3, r3, #1
 800056c:	613b      	str	r3, [r7, #16]
 800056e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000570:	4b3b      	ldr	r3, [pc, #236]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 8000572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000574:	4a3a      	ldr	r2, [pc, #232]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 8000576:	f043 0302 	orr.w	r3, r3, #2
 800057a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800057c:	4b38      	ldr	r3, [pc, #224]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800057e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000580:	f003 0302 	and.w	r3, r3, #2
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000588:	4b35      	ldr	r3, [pc, #212]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800058a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800058c:	4a34      	ldr	r2, [pc, #208]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 800058e:	f043 0308 	orr.w	r3, r3, #8
 8000592:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000594:	4b32      	ldr	r3, [pc, #200]	@ (8000660 <HAL_LCD_MspInit+0x18c>)
 8000596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000598:	f003 0308 	and.w	r3, r3, #8
 800059c:	60bb      	str	r3, [r7, #8]
 800059e:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80005a0:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 80005a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a8:	2302      	movs	r3, #2
 80005aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ae:	2300      	movs	r3, #0
 80005b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005b4:	2300      	movs	r3, #0
 80005b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80005ba:	230b      	movs	r3, #11
 80005bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005c4:	4619      	mov	r1, r3
 80005c6:	4827      	ldr	r0, [pc, #156]	@ (8000664 <HAL_LCD_MspInit+0x190>)
 80005c8:	f000 fee6 	bl	8001398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80005cc:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 80005d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_10|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d4:	2302      	movs	r3, #2
 80005d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005da:	2300      	movs	r3, #0
 80005dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e0:	2300      	movs	r3, #0
 80005e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80005e6:	230b      	movs	r3, #11
 80005e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005f0:	4619      	mov	r1, r3
 80005f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005f6:	f000 fecf 	bl	8001398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13
 80005fa:	f24f 2333 	movw	r3, #62003	@ 0xf233
 80005fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000602:	2302      	movs	r3, #2
 8000604:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	2300      	movs	r3, #0
 8000610:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000614:	230b      	movs	r3, #11
 8000616:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800061a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800061e:	4619      	mov	r1, r3
 8000620:	4811      	ldr	r0, [pc, #68]	@ (8000668 <HAL_LCD_MspInit+0x194>)
 8000622:	f000 feb9 	bl	8001398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000626:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800062a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062e:	2302      	movs	r3, #2
 8000630:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063a:	2300      	movs	r3, #0
 800063c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000640:	230b      	movs	r3, #11
 8000642:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000646:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800064a:	4619      	mov	r1, r3
 800064c:	4807      	ldr	r0, [pc, #28]	@ (800066c <HAL_LCD_MspInit+0x198>)
 800064e:	f000 fea3 	bl	8001398 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000652:	bf00      	nop
 8000654:	37b8      	adds	r7, #184	@ 0xb8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40002400 	.word	0x40002400
 8000660:	40021000 	.word	0x40021000
 8000664:	48000800 	.word	0x48000800
 8000668:	48000400 	.word	0x48000400
 800066c:	48000c00 	.word	0x48000c00

08000670 <CS43L22_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void CS43L22_Init(I2C_HandleTypeDef *hi2c) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b086      	sub	sp, #24
 8000674:	af02      	add	r7, sp, #8
 8000676:	6078      	str	r0, [r7, #4]
    // 1. OBUDZENIE UKŁADU (HARDWARE RESET)
    // Pin PE3 musi być w stanie WYSOKIM, żeby układ działał.
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8000678:	2201      	movs	r2, #1
 800067a:	2108      	movs	r1, #8
 800067c:	4827      	ldr	r0, [pc, #156]	@ (800071c <CS43L22_Init+0xac>)
 800067e:	f001 f835 	bl	80016ec <HAL_GPIO_WritePin>
    HAL_Delay(50); // Czekamy aż układ wstanie
 8000682:	2032      	movs	r0, #50	@ 0x32
 8000684:	f000 fb5a 	bl	8000d3c <HAL_Delay>

    uint8_t txData[2];

    // 2. POWER ON (Rejestr 0x02 -> 0x9E)
    txData[0] = 0x02;
 8000688:	2302      	movs	r3, #2
 800068a:	733b      	strb	r3, [r7, #12]
    txData[1] = 0x9E;
 800068c:	239e      	movs	r3, #158	@ 0x9e
 800068e:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, CS43L22_I2C_ADDR, txData, 2, HAL_MAX_DELAY);
 8000690:	f107 020c 	add.w	r2, r7, #12
 8000694:	f04f 33ff 	mov.w	r3, #4294967295
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2302      	movs	r3, #2
 800069c:	2194      	movs	r1, #148	@ 0x94
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	f001 f8d8 	bl	8001854 <HAL_I2C_Master_Transmit>

    // 3. WŁĄCZENIE WYJŚCIA SŁUCHAWKOWEGO I SYGNAŁU (Rejestr 0x04 -> 0xAF)
    txData[0] = 0x04;
 80006a4:	2304      	movs	r3, #4
 80006a6:	733b      	strb	r3, [r7, #12]
    txData[1] = 0xAF;
 80006a8:	23af      	movs	r3, #175	@ 0xaf
 80006aa:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, CS43L22_I2C_ADDR, txData, 2, HAL_MAX_DELAY);
 80006ac:	f107 020c 	add.w	r2, r7, #12
 80006b0:	f04f 33ff 	mov.w	r3, #4294967295
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	2302      	movs	r3, #2
 80006b8:	2194      	movs	r1, #148	@ 0x94
 80006ba:	6878      	ldr	r0, [r7, #4]
 80006bc:	f001 f8ca 	bl	8001854 <HAL_I2C_Master_Transmit>

    // 4. KONFIGURACJA ZEGARA (AUTO-DETECT) (Rejestr 0x05 -> 0x81)
    txData[0] = 0x05;
 80006c0:	2305      	movs	r3, #5
 80006c2:	733b      	strb	r3, [r7, #12]
    txData[1] = 0x81;
 80006c4:	2381      	movs	r3, #129	@ 0x81
 80006c6:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, CS43L22_I2C_ADDR, txData, 2, HAL_MAX_DELAY);
 80006c8:	f107 020c 	add.w	r2, r7, #12
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	2302      	movs	r3, #2
 80006d4:	2194      	movs	r1, #148	@ 0x94
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f001 f8bc 	bl	8001854 <HAL_I2C_Master_Transmit>

    // 5. USTAWIENIE GŁOŚNOŚCI (Rejestr 0x20 i 0x21 -> 0x18)
    // Wartość 0x18 to przyzwoita głośność testowa. Max to 0x00 (+12dB), Min to 0xFF.
    txData[0] = 0x20; txData[1] = 0x18; // Kanał A
 80006dc:	2320      	movs	r3, #32
 80006de:	733b      	strb	r3, [r7, #12]
 80006e0:	2318      	movs	r3, #24
 80006e2:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, CS43L22_I2C_ADDR, txData, 2, HAL_MAX_DELAY);
 80006e4:	f107 020c 	add.w	r2, r7, #12
 80006e8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	2302      	movs	r3, #2
 80006f0:	2194      	movs	r1, #148	@ 0x94
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f001 f8ae 	bl	8001854 <HAL_I2C_Master_Transmit>

    txData[0] = 0x21; txData[1] = 0x18; // Kanał B
 80006f8:	2321      	movs	r3, #33	@ 0x21
 80006fa:	733b      	strb	r3, [r7, #12]
 80006fc:	2318      	movs	r3, #24
 80006fe:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, CS43L22_I2C_ADDR, txData, 2, HAL_MAX_DELAY);
 8000700:	f107 020c 	add.w	r2, r7, #12
 8000704:	f04f 33ff 	mov.w	r3, #4294967295
 8000708:	9300      	str	r3, [sp, #0]
 800070a:	2302      	movs	r3, #2
 800070c:	2194      	movs	r1, #148	@ 0x94
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f001 f8a0 	bl	8001854 <HAL_I2C_Master_Transmit>
}
 8000714:	bf00      	nop
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	48001000 	.word	0x48001000

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000724:	f000 fa95 	bl	8000c52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000728:	f000 f822 	bl	8000770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072c:	f7ff fd6a 	bl	8000204 <MX_GPIO_Init>
  MX_DMA_Init();
 8000730:	f7ff fd4a 	bl	80001c8 <MX_DMA_Init>
  MX_I2C1_Init();
 8000734:	f7ff fdf6 	bl	8000324 <MX_I2C1_Init>
  MX_SAI1_Init();
 8000738:	f000 f872 	bl	8000820 <MX_SAI1_Init>
  MX_TIM1_Init();
 800073c:	f000 f9ba 	bl	8000ab4 <MX_TIM1_Init>
  MX_LCD_Init();
 8000740:	f7ff fe8e 	bl	8000460 <MX_LCD_Init>
  /* USER CODE BEGIN 2 */
  // Inicjalizujemy kodek audio (włączamy zasilanie na PE3 i konfigurujemy przez I2C)
    CS43L22_Init(&hi2c1);
 8000744:	4807      	ldr	r0, [pc, #28]	@ (8000764 <main+0x44>)
 8000746:	f7ff ff93 	bl	8000670 <CS43L22_Init>

    // Uruchamiamy wysyłanie danych sinusoidy przez SAI (DMA) w pętli (Circular)
    // "sine_wave" to nasze dane, "100" to liczba próbek w tablicy
    if(HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t*)sine_wave, 100) != HAL_OK)
 800074a:	2264      	movs	r2, #100	@ 0x64
 800074c:	4906      	ldr	r1, [pc, #24]	@ (8000768 <main+0x48>)
 800074e:	4807      	ldr	r0, [pc, #28]	@ (800076c <main+0x4c>)
 8000750:	f004 f84e 	bl	80047f0 <HAL_SAI_Transmit_DMA>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d002      	beq.n	8000760 <main+0x40>
    {
        Error_Handler(); // Jeśli tu wejdzie, coś jest nie tak z zegarami SAI lub DMA
 800075a:	f000 f85a 	bl	8000812 <Error_Handler>
    }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800075e:	bf00      	nop
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <main+0x40>
 8000764:	200000f0 	.word	0x200000f0
 8000768:	20000000 	.word	0x20000000
 800076c:	20000180 	.word	0x20000180

08000770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b096      	sub	sp, #88	@ 0x58
 8000774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	2244      	movs	r2, #68	@ 0x44
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f004 ffac 	bl	80056dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000784:	463b      	mov	r3, r7
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000792:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000796:	f001 fd17 	bl	80021c8 <HAL_PWREx_ControlVoltageScaling>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007a0:	f000 f837 	bl	8000812 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80007a4:	2309      	movs	r3, #9
 80007a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007ae:	2301      	movs	r3, #1
 80007b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b2:	2302      	movs	r3, #2
 80007b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007b6:	2303      	movs	r3, #3
 80007b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007ba:	2301      	movs	r3, #1
 80007bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80007be:	2314      	movs	r3, #20
 80007c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007c2:	2307      	movs	r3, #7
 80007c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007c6:	2302      	movs	r3, #2
 80007c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007ca:	2302      	movs	r3, #2
 80007cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	4618      	mov	r0, r3
 80007d4:	f001 fd4e 	bl	8002274 <HAL_RCC_OscConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007de:	f000 f818 	bl	8000812 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e2:	230f      	movs	r3, #15
 80007e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e6:	2303      	movs	r3, #3
 80007e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007f6:	463b      	mov	r3, r7
 80007f8:	2104      	movs	r1, #4
 80007fa:	4618      	mov	r0, r3
 80007fc:	f002 f916 	bl	8002a2c <HAL_RCC_ClockConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000806:	f000 f804 	bl	8000812 <Error_Handler>
  }
}
 800080a:	bf00      	nop
 800080c:	3758      	adds	r7, #88	@ 0x58
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000812:	b480      	push	{r7}
 8000814:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000816:	b672      	cpsid	i
}
 8000818:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800081a:	bf00      	nop
 800081c:	e7fd      	b.n	800081a <Error_Handler+0x8>
	...

08000820 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8000824:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000826:	4a18      	ldr	r2, [pc, #96]	@ (8000888 <MX_SAI1_Init+0x68>)
 8000828:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800082a:	4b16      	ldr	r3, [pc, #88]	@ (8000884 <MX_SAI1_Init+0x64>)
 800082c:	2200      	movs	r2, #0
 800082e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000830:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000836:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800083c:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <MX_SAI1_Init+0x64>)
 800083e:	2200      	movs	r2, #0
 8000840:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000842:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000848:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_SAI1_Init+0x64>)
 800084a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800084e:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000858:	2200      	movs	r2, #0
 800085a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_SAI1_Init+0x64>)
 800085e:	2200      	movs	r2, #0
 8000860:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000864:	2200      	movs	r2, #0
 8000866:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000868:	2302      	movs	r3, #2
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_SAI1_Init+0x64>)
 8000870:	f003 fe1a 	bl	80044a8 <HAL_SAI_InitProtocol>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
 800087a:	f7ff ffca 	bl	8000812 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000180 	.word	0x20000180
 8000888:	40015404 	.word	0x40015404

0800088c <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b0aa      	sub	sp, #168	@ 0xa8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	2288      	movs	r2, #136	@ 0x88
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f004 ff1d 	bl	80056dc <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a40      	ldr	r2, [pc, #256]	@ (80009a8 <HAL_SAI_MspInit+0x11c>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d179      	bne.n	80009a0 <HAL_SAI_MspInit+0x114>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80008ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80008b0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80008b6:	2303      	movs	r3, #3
 80008b8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80008ba:	2301      	movs	r3, #1
 80008bc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80008be:	2308      	movs	r3, #8
 80008c0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80008c2:	2307      	movs	r3, #7
 80008c4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80008c6:	2302      	movs	r3, #2
 80008c8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80008ca:	2302      	movs	r3, #2
 80008cc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80008ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	4618      	mov	r0, r3
 80008da:	f002 facb 	bl	8002e74 <HAL_RCCEx_PeriphCLKConfig>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 80008e4:	f7ff ff95 	bl	8000812 <Error_Handler>
    }

    if (SAI1_client == 0)
 80008e8:	4b30      	ldr	r3, [pc, #192]	@ (80009ac <HAL_SAI_MspInit+0x120>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d10b      	bne.n	8000908 <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80008f0:	4b2f      	ldr	r3, [pc, #188]	@ (80009b0 <HAL_SAI_MspInit+0x124>)
 80008f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008f4:	4a2e      	ldr	r2, [pc, #184]	@ (80009b0 <HAL_SAI_MspInit+0x124>)
 80008f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80008fc:	4b2c      	ldr	r3, [pc, #176]	@ (80009b0 <HAL_SAI_MspInit+0x124>)
 80008fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000900:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8000908:	4b28      	ldr	r3, [pc, #160]	@ (80009ac <HAL_SAI_MspInit+0x120>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	3301      	adds	r3, #1
 800090e:	4a27      	ldr	r2, [pc, #156]	@ (80009ac <HAL_SAI_MspInit+0x120>)
 8000910:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000912:	2374      	movs	r3, #116	@ 0x74
 8000914:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000918:	2302      	movs	r3, #2
 800091a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800092a:	230d      	movs	r3, #13
 800092c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000930:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000934:	4619      	mov	r1, r3
 8000936:	481f      	ldr	r0, [pc, #124]	@ (80009b4 <HAL_SAI_MspInit+0x128>)
 8000938:	f000 fd2e 	bl	8001398 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Channel1;
 800093c:	4b1e      	ldr	r3, [pc, #120]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 800093e:	4a1f      	ldr	r2, [pc, #124]	@ (80009bc <HAL_SAI_MspInit+0x130>)
 8000940:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 8000944:	2201      	movs	r2, #1
 8000946:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000948:	4b1b      	ldr	r3, [pc, #108]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 800094a:	2210      	movs	r2, #16
 800094c:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800094e:	4b1a      	ldr	r3, [pc, #104]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 8000950:	2200      	movs	r2, #0
 8000952:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8000954:	4b18      	ldr	r3, [pc, #96]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 8000956:	2280      	movs	r2, #128	@ 0x80
 8000958:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800095a:	4b17      	ldr	r3, [pc, #92]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 800095c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000960:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000962:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 8000964:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000968:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800096a:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 800096c:	2220      	movs	r2, #32
 800096e:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8000970:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 8000972:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000976:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8000978:	480f      	ldr	r0, [pc, #60]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 800097a:	f000 fb15 	bl	8000fa8 <HAL_DMA_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <HAL_SAI_MspInit+0xfc>
    {
      Error_Handler();
 8000984:	f7ff ff45 	bl	8000812 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a0b      	ldr	r2, [pc, #44]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 800098c:	671a      	str	r2, [r3, #112]	@ 0x70
 800098e:	4a0a      	ldr	r2, [pc, #40]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	4a08      	ldr	r2, [pc, #32]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 8000998:	66da      	str	r2, [r3, #108]	@ 0x6c
 800099a:	4a07      	ldr	r2, [pc, #28]	@ (80009b8 <HAL_SAI_MspInit+0x12c>)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 80009a0:	bf00      	nop
 80009a2:	37a8      	adds	r7, #168	@ 0xa8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40015404 	.word	0x40015404
 80009ac:	2000024c 	.word	0x2000024c
 80009b0:	40021000 	.word	0x40021000
 80009b4:	48001000 	.word	0x48001000
 80009b8:	20000204 	.word	0x20000204
 80009bc:	40020408 	.word	0x40020408

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <HAL_MspInit+0x44>)
 80009c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000a04 <HAL_MspInit+0x44>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80009d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <HAL_MspInit+0x44>)
 80009d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <HAL_MspInit+0x44>)
 80009e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e2:	4a08      	ldr	r2, [pc, #32]	@ (8000a04 <HAL_MspInit+0x44>)
 80009e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ea:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <HAL_MspInit+0x44>)
 80009ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000

08000a08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <NMI_Handler+0x4>

08000a10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <HardFault_Handler+0x4>

08000a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <MemManage_Handler+0x4>

08000a20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <BusFault_Handler+0x4>

08000a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <UsageFault_Handler+0x4>

08000a30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a42:	bf00      	nop
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a5e:	f000 f94d 	bl	8000cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a6c:	4802      	ldr	r0, [pc, #8]	@ (8000a78 <TIM1_CC_IRQHandler+0x10>)
 8000a6e:	f004 f9f0 	bl	8004e52 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000250 	.word	0x20000250

08000a7c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8000a80:	4802      	ldr	r0, [pc, #8]	@ (8000a8c <DMA2_Channel1_IRQHandler+0x10>)
 8000a82:	f000 fba9 	bl	80011d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000204 	.word	0x20000204

08000a90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a94:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <SystemInit+0x20>)
 8000a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a9a:	4a05      	ldr	r2, [pc, #20]	@ (8000ab0 <SystemInit+0x20>)
 8000a9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000aa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aba:	f107 0314 	add.w	r3, r7, #20
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]
 8000ac4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ad2:	4b23      	ldr	r3, [pc, #140]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000ad4:	4a23      	ldr	r2, [pc, #140]	@ (8000b64 <MX_TIM1_Init+0xb0>)
 8000ad6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8000ad8:	4b21      	ldr	r3, [pc, #132]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000ada:	224f      	movs	r2, #79	@ 0x4f
 8000adc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ade:	4b20      	ldr	r3, [pc, #128]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000ae6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aec:	4b1c      	ldr	r3, [pc, #112]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000af2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af8:	4b19      	ldr	r3, [pc, #100]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000afe:	4818      	ldr	r0, [pc, #96]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000b00:	f004 f950 	bl	8004da4 <HAL_TIM_IC_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000b0a:	f7ff fe82 	bl	8000812 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b1a:	f107 0314 	add.w	r3, r7, #20
 8000b1e:	4619      	mov	r1, r3
 8000b20:	480f      	ldr	r0, [pc, #60]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000b22:	f004 fd35 	bl	8005590 <HAL_TIMEx_MasterConfigSynchronization>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000b2c:	f7ff fe71 	bl	8000812 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b30:	2300      	movs	r3, #0
 8000b32:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b34:	2301      	movs	r3, #1
 8000b36:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	2200      	movs	r2, #0
 8000b44:	4619      	mov	r1, r3
 8000b46:	4806      	ldr	r0, [pc, #24]	@ (8000b60 <MX_TIM1_Init+0xac>)
 8000b48:	f004 fa8a 	bl	8005060 <HAL_TIM_IC_ConfigChannel>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8000b52:	f7ff fe5e 	bl	8000812 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	3720      	adds	r7, #32
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	20000250 	.word	0x20000250
 8000b64:	40012c00 	.word	0x40012c00

08000b68 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	@ 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf4 <HAL_TIM_IC_MspInit+0x8c>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d130      	bne.n	8000bec <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <HAL_TIM_IC_MspInit+0x90>)
 8000b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8000bf8 <HAL_TIM_IC_MspInit+0x90>)
 8000b90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b96:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <HAL_TIM_IC_MspInit+0x90>)
 8000b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ba2:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <HAL_TIM_IC_MspInit+0x90>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	4a14      	ldr	r2, [pc, #80]	@ (8000bf8 <HAL_TIM_IC_MspInit+0x90>)
 8000ba8:	f043 0310 	orr.w	r3, r3, #16
 8000bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <HAL_TIM_IC_MspInit+0x90>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb2:	f003 0310 	and.w	r3, r3, #16
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8000bba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8000bd0:	f107 0314 	add.w	r3, r7, #20
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4809      	ldr	r0, [pc, #36]	@ (8000bfc <HAL_TIM_IC_MspInit+0x94>)
 8000bd8:	f000 fbde 	bl	8001398 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2100      	movs	r1, #0
 8000be0:	201b      	movs	r0, #27
 8000be2:	f000 f9aa 	bl	8000f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000be6:	201b      	movs	r0, #27
 8000be8:	f000 f9c3 	bl	8000f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000bec:	bf00      	nop
 8000bee:	3728      	adds	r7, #40	@ 0x28
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	40012c00 	.word	0x40012c00
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	48001000 	.word	0x48001000

08000c00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c04:	f7ff ff44 	bl	8000a90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c08:	480c      	ldr	r0, [pc, #48]	@ (8000c3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c0a:	490d      	ldr	r1, [pc, #52]	@ (8000c40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c44 <LoopForever+0xe>)
  movs r3, #0
 8000c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c10:	e002      	b.n	8000c18 <LoopCopyDataInit>

08000c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c16:	3304      	adds	r3, #4

08000c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c1c:	d3f9      	bcc.n	8000c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c20:	4c0a      	ldr	r4, [pc, #40]	@ (8000c4c <LoopForever+0x16>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c24:	e001      	b.n	8000c2a <LoopFillZerobss>

08000c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c28:	3204      	adds	r2, #4

08000c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c2c:	d3fb      	bcc.n	8000c26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c2e:	f004 fd5d 	bl	80056ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c32:	f7ff fd75 	bl	8000720 <main>

08000c36 <LoopForever>:

LoopForever:
    b LoopForever
 8000c36:	e7fe      	b.n	8000c36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c38:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c40:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8000c44:	0800579c 	.word	0x0800579c
  ldr r2, =_sbss
 8000c48:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8000c4c:	200002a0 	.word	0x200002a0

08000c50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c50:	e7fe      	b.n	8000c50 <ADC1_2_IRQHandler>

08000c52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b082      	sub	sp, #8
 8000c56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c5c:	2003      	movs	r0, #3
 8000c5e:	f000 f961 	bl	8000f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c62:	200f      	movs	r0, #15
 8000c64:	f000 f80e 	bl	8000c84 <HAL_InitTick>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d002      	beq.n	8000c74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	71fb      	strb	r3, [r7, #7]
 8000c72:	e001      	b.n	8000c78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c74:	f7ff fea4 	bl	80009c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c78:	79fb      	ldrb	r3, [r7, #7]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c90:	4b17      	ldr	r3, [pc, #92]	@ (8000cf0 <HAL_InitTick+0x6c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d023      	beq.n	8000ce0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c98:	4b16      	ldr	r3, [pc, #88]	@ (8000cf4 <HAL_InitTick+0x70>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <HAL_InitTick+0x6c>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 f96d 	bl	8000f8e <HAL_SYSTICK_Config>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d10f      	bne.n	8000cda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b0f      	cmp	r3, #15
 8000cbe:	d809      	bhi.n	8000cd4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	6879      	ldr	r1, [r7, #4]
 8000cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc8:	f000 f937 	bl	8000f3a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <HAL_InitTick+0x74>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6013      	str	r3, [r2, #0]
 8000cd2:	e007      	b.n	8000ce4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	73fb      	strb	r3, [r7, #15]
 8000cd8:	e004      	b.n	8000ce4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	73fb      	strb	r3, [r7, #15]
 8000cde:	e001      	b.n	8000ce4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200000d0 	.word	0x200000d0
 8000cf4:	200000c8 	.word	0x200000c8
 8000cf8:	200000cc 	.word	0x200000cc

08000cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <HAL_IncTick+0x20>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	461a      	mov	r2, r3
 8000d06:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <HAL_IncTick+0x24>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	4a04      	ldr	r2, [pc, #16]	@ (8000d20 <HAL_IncTick+0x24>)
 8000d0e:	6013      	str	r3, [r2, #0]
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	200000d0 	.word	0x200000d0
 8000d20:	2000029c 	.word	0x2000029c

08000d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  return uwTick;
 8000d28:	4b03      	ldr	r3, [pc, #12]	@ (8000d38 <HAL_GetTick+0x14>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	2000029c 	.word	0x2000029c

08000d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d44:	f7ff ffee 	bl	8000d24 <HAL_GetTick>
 8000d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d54:	d005      	beq.n	8000d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d56:	4b0a      	ldr	r3, [pc, #40]	@ (8000d80 <HAL_Delay+0x44>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	4413      	add	r3, r2
 8000d60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d62:	bf00      	nop
 8000d64:	f7ff ffde 	bl	8000d24 <HAL_GetTick>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d8f7      	bhi.n	8000d64 <HAL_Delay+0x28>
  {
  }
}
 8000d74:	bf00      	nop
 8000d76:	bf00      	nop
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	200000d0 	.word	0x200000d0

08000d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f003 0307 	and.w	r3, r3, #7
 8000d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000da0:	4013      	ands	r3, r2
 8000da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000db6:	4a04      	ldr	r2, [pc, #16]	@ (8000dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	60d3      	str	r3, [r2, #12]
}
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd0:	4b04      	ldr	r3, [pc, #16]	@ (8000de4 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	0a1b      	lsrs	r3, r3, #8
 8000dd6:	f003 0307 	and.w	r3, r3, #7
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	db0b      	blt.n	8000e12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	f003 021f 	and.w	r2, r3, #31
 8000e00:	4907      	ldr	r1, [pc, #28]	@ (8000e20 <__NVIC_EnableIRQ+0x38>)
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	095b      	lsrs	r3, r3, #5
 8000e08:	2001      	movs	r0, #1
 8000e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e12:	bf00      	nop
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000e100 	.word	0xe000e100

08000e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	db0a      	blt.n	8000e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	490c      	ldr	r1, [pc, #48]	@ (8000e70 <__NVIC_SetPriority+0x4c>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	0112      	lsls	r2, r2, #4
 8000e44:	b2d2      	uxtb	r2, r2
 8000e46:	440b      	add	r3, r1
 8000e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e4c:	e00a      	b.n	8000e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4908      	ldr	r1, [pc, #32]	@ (8000e74 <__NVIC_SetPriority+0x50>)
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	f003 030f 	and.w	r3, r3, #15
 8000e5a:	3b04      	subs	r3, #4
 8000e5c:	0112      	lsls	r2, r2, #4
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	440b      	add	r3, r1
 8000e62:	761a      	strb	r2, [r3, #24]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000e100 	.word	0xe000e100
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b089      	sub	sp, #36	@ 0x24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f1c3 0307 	rsb	r3, r3, #7
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	bf28      	it	cs
 8000e96:	2304      	movcs	r3, #4
 8000e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	3304      	adds	r3, #4
 8000e9e:	2b06      	cmp	r3, #6
 8000ea0:	d902      	bls.n	8000ea8 <NVIC_EncodePriority+0x30>
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	3b03      	subs	r3, #3
 8000ea6:	e000      	b.n	8000eaa <NVIC_EncodePriority+0x32>
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eac:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43da      	mvns	r2, r3
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	401a      	ands	r2, r3
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eca:	43d9      	mvns	r1, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed0:	4313      	orrs	r3, r2
         );
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3724      	adds	r7, #36	@ 0x24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ef0:	d301      	bcc.n	8000ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e00f      	b.n	8000f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f20 <SysTick_Config+0x40>)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000efe:	210f      	movs	r1, #15
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f7ff ff8e 	bl	8000e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <SysTick_Config+0x40>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f0e:	4b04      	ldr	r3, [pc, #16]	@ (8000f20 <SysTick_Config+0x40>)
 8000f10:	2207      	movs	r2, #7
 8000f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	e000e010 	.word	0xe000e010

08000f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff ff29 	bl	8000d84 <__NVIC_SetPriorityGrouping>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b086      	sub	sp, #24
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	4603      	mov	r3, r0
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
 8000f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f4c:	f7ff ff3e 	bl	8000dcc <__NVIC_GetPriorityGrouping>
 8000f50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	68b9      	ldr	r1, [r7, #8]
 8000f56:	6978      	ldr	r0, [r7, #20]
 8000f58:	f7ff ff8e 	bl	8000e78 <NVIC_EncodePriority>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f62:	4611      	mov	r1, r2
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff5d 	bl	8000e24 <__NVIC_SetPriority>
}
 8000f6a:	bf00      	nop
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	4603      	mov	r3, r0
 8000f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ff31 	bl	8000de8 <__NVIC_EnableIRQ>
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b082      	sub	sp, #8
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff ffa2 	bl	8000ee0 <SysTick_Config>
 8000f9c:	4603      	mov	r3, r0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e098      	b.n	80010ec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	4b4d      	ldr	r3, [pc, #308]	@ (80010f8 <HAL_DMA_Init+0x150>)
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d80f      	bhi.n	8000fe6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	4b4b      	ldr	r3, [pc, #300]	@ (80010fc <HAL_DMA_Init+0x154>)
 8000fce:	4413      	add	r3, r2
 8000fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8001100 <HAL_DMA_Init+0x158>)
 8000fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd6:	091b      	lsrs	r3, r3, #4
 8000fd8:	009a      	lsls	r2, r3, #2
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a48      	ldr	r2, [pc, #288]	@ (8001104 <HAL_DMA_Init+0x15c>)
 8000fe2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fe4:	e00e      	b.n	8001004 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	461a      	mov	r2, r3
 8000fec:	4b46      	ldr	r3, [pc, #280]	@ (8001108 <HAL_DMA_Init+0x160>)
 8000fee:	4413      	add	r3, r2
 8000ff0:	4a43      	ldr	r2, [pc, #268]	@ (8001100 <HAL_DMA_Init+0x158>)
 8000ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff6:	091b      	lsrs	r3, r3, #4
 8000ff8:	009a      	lsls	r2, r3, #2
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a42      	ldr	r2, [pc, #264]	@ (800110c <HAL_DMA_Init+0x164>)
 8001002:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2202      	movs	r2, #2
 8001008:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800101a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800101e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001028:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	691b      	ldr	r3, [r3, #16]
 800102e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001034:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001040:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6a1b      	ldr	r3, [r3, #32]
 8001046:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	4313      	orrs	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800105e:	d039      	beq.n	80010d4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001064:	4a27      	ldr	r2, [pc, #156]	@ (8001104 <HAL_DMA_Init+0x15c>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d11a      	bne.n	80010a0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800106a:	4b29      	ldr	r3, [pc, #164]	@ (8001110 <HAL_DMA_Init+0x168>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001072:	f003 031c 	and.w	r3, r3, #28
 8001076:	210f      	movs	r1, #15
 8001078:	fa01 f303 	lsl.w	r3, r1, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	4924      	ldr	r1, [pc, #144]	@ (8001110 <HAL_DMA_Init+0x168>)
 8001080:	4013      	ands	r3, r2
 8001082:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001084:	4b22      	ldr	r3, [pc, #136]	@ (8001110 <HAL_DMA_Init+0x168>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6859      	ldr	r1, [r3, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001090:	f003 031c 	and.w	r3, r3, #28
 8001094:	fa01 f303 	lsl.w	r3, r1, r3
 8001098:	491d      	ldr	r1, [pc, #116]	@ (8001110 <HAL_DMA_Init+0x168>)
 800109a:	4313      	orrs	r3, r2
 800109c:	600b      	str	r3, [r1, #0]
 800109e:	e019      	b.n	80010d4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80010a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <HAL_DMA_Init+0x16c>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a8:	f003 031c 	and.w	r3, r3, #28
 80010ac:	210f      	movs	r1, #15
 80010ae:	fa01 f303 	lsl.w	r3, r1, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	4917      	ldr	r1, [pc, #92]	@ (8001114 <HAL_DMA_Init+0x16c>)
 80010b6:	4013      	ands	r3, r2
 80010b8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80010ba:	4b16      	ldr	r3, [pc, #88]	@ (8001114 <HAL_DMA_Init+0x16c>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6859      	ldr	r1, [r3, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010c6:	f003 031c 	and.w	r3, r3, #28
 80010ca:	fa01 f303 	lsl.w	r3, r1, r3
 80010ce:	4911      	ldr	r1, [pc, #68]	@ (8001114 <HAL_DMA_Init+0x16c>)
 80010d0:	4313      	orrs	r3, r2
 80010d2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2201      	movs	r2, #1
 80010de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40020407 	.word	0x40020407
 80010fc:	bffdfff8 	.word	0xbffdfff8
 8001100:	cccccccd 	.word	0xcccccccd
 8001104:	40020000 	.word	0x40020000
 8001108:	bffdfbf8 	.word	0xbffdfbf8
 800110c:	40020400 	.word	0x40020400
 8001110:	400200a8 	.word	0x400200a8
 8001114:	400204a8 	.word	0x400204a8

08001118 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001130:	2b01      	cmp	r3, #1
 8001132:	d101      	bne.n	8001138 <HAL_DMA_Start_IT+0x20>
 8001134:	2302      	movs	r3, #2
 8001136:	e04b      	b.n	80011d0 <HAL_DMA_Start_IT+0xb8>
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	2201      	movs	r2, #1
 800113c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b01      	cmp	r3, #1
 800114a:	d13a      	bne.n	80011c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	2202      	movs	r2, #2
 8001150:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	2200      	movs	r2, #0
 8001158:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f022 0201 	bic.w	r2, r2, #1
 8001168:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	68b9      	ldr	r1, [r7, #8]
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f000 f8e0 	bl	8001336 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	2b00      	cmp	r3, #0
 800117c:	d008      	beq.n	8001190 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f042 020e 	orr.w	r2, r2, #14
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	e00f      	b.n	80011b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f022 0204 	bic.w	r2, r2, #4
 800119e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f042 020a 	orr.w	r2, r2, #10
 80011ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f042 0201 	orr.w	r2, r2, #1
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	e005      	b.n	80011ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80011ca:	2302      	movs	r3, #2
 80011cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f4:	f003 031c 	and.w	r3, r3, #28
 80011f8:	2204      	movs	r2, #4
 80011fa:	409a      	lsls	r2, r3
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	4013      	ands	r3, r2
 8001200:	2b00      	cmp	r3, #0
 8001202:	d026      	beq.n	8001252 <HAL_DMA_IRQHandler+0x7a>
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	2b00      	cmp	r3, #0
 800120c:	d021      	beq.n	8001252 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0320 	and.w	r3, r3, #32
 8001218:	2b00      	cmp	r3, #0
 800121a:	d107      	bne.n	800122c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f022 0204 	bic.w	r2, r2, #4
 800122a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001230:	f003 021c 	and.w	r2, r3, #28
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001238:	2104      	movs	r1, #4
 800123a:	fa01 f202 	lsl.w	r2, r1, r2
 800123e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001244:	2b00      	cmp	r3, #0
 8001246:	d071      	beq.n	800132c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001250:	e06c      	b.n	800132c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001256:	f003 031c 	and.w	r3, r3, #28
 800125a:	2202      	movs	r2, #2
 800125c:	409a      	lsls	r2, r3
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4013      	ands	r3, r2
 8001262:	2b00      	cmp	r3, #0
 8001264:	d02e      	beq.n	80012c4 <HAL_DMA_IRQHandler+0xec>
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d029      	beq.n	80012c4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0320 	and.w	r3, r3, #32
 800127a:	2b00      	cmp	r3, #0
 800127c:	d10b      	bne.n	8001296 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f022 020a 	bic.w	r2, r2, #10
 800128c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129a:	f003 021c 	and.w	r2, r3, #28
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	2102      	movs	r1, #2
 80012a4:	fa01 f202 	lsl.w	r2, r1, r2
 80012a8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d038      	beq.n	800132c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80012c2:	e033      	b.n	800132c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c8:	f003 031c 	and.w	r3, r3, #28
 80012cc:	2208      	movs	r2, #8
 80012ce:	409a      	lsls	r2, r3
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	4013      	ands	r3, r2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d02a      	beq.n	800132e <HAL_DMA_IRQHandler+0x156>
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d025      	beq.n	800132e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f022 020e 	bic.w	r2, r2, #14
 80012f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f6:	f003 021c 	and.w	r2, r3, #28
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	2101      	movs	r1, #1
 8001300:	fa01 f202 	lsl.w	r2, r1, r2
 8001304:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2201      	movs	r2, #1
 800130a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2201      	movs	r2, #1
 8001310:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001320:	2b00      	cmp	r3, #0
 8001322:	d004      	beq.n	800132e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800132c:	bf00      	nop
 800132e:	bf00      	nop
}
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001336:	b480      	push	{r7}
 8001338:	b085      	sub	sp, #20
 800133a:	af00      	add	r7, sp, #0
 800133c:	60f8      	str	r0, [r7, #12]
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
 8001342:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001348:	f003 021c 	and.w	r2, r3, #28
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f202 	lsl.w	r2, r1, r2
 8001356:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	683a      	ldr	r2, [r7, #0]
 800135e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	2b10      	cmp	r3, #16
 8001366:	d108      	bne.n	800137a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001378:	e007      	b.n	800138a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	60da      	str	r2, [r3, #12]
}
 800138a:	bf00      	nop
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001398:	b480      	push	{r7}
 800139a:	b087      	sub	sp, #28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a6:	e17f      	b.n	80016a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	2101      	movs	r1, #1
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	fa01 f303 	lsl.w	r3, r1, r3
 80013b4:	4013      	ands	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f000 8171 	beq.w	80016a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f003 0303 	and.w	r3, r3, #3
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d005      	beq.n	80013d8 <HAL_GPIO_Init+0x40>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 0303 	and.w	r3, r3, #3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d130      	bne.n	800143a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	2203      	movs	r2, #3
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	43db      	mvns	r3, r3
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4013      	ands	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	68da      	ldr	r2, [r3, #12]
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	4313      	orrs	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	693a      	ldr	r2, [r7, #16]
 8001406:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800140e:	2201      	movs	r2, #1
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	43db      	mvns	r3, r3
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	091b      	lsrs	r3, r3, #4
 8001424:	f003 0201 	and.w	r2, r3, #1
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f003 0303 	and.w	r3, r3, #3
 8001442:	2b03      	cmp	r3, #3
 8001444:	d118      	bne.n	8001478 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800144a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800144c:	2201      	movs	r2, #1
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	08db      	lsrs	r3, r3, #3
 8001462:	f003 0201 	and.w	r2, r3, #1
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	4313      	orrs	r3, r2
 8001470:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f003 0303 	and.w	r3, r3, #3
 8001480:	2b03      	cmp	r3, #3
 8001482:	d017      	beq.n	80014b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	2203      	movs	r2, #3
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	689a      	ldr	r2, [r3, #8]
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f003 0303 	and.w	r3, r3, #3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d123      	bne.n	8001508 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	08da      	lsrs	r2, r3, #3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3208      	adds	r2, #8
 80014c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	220f      	movs	r2, #15
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	4013      	ands	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	691a      	ldr	r2, [r3, #16]
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	08da      	lsrs	r2, r3, #3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3208      	adds	r2, #8
 8001502:	6939      	ldr	r1, [r7, #16]
 8001504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	2203      	movs	r2, #3
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0203 	and.w	r2, r3, #3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	4313      	orrs	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001544:	2b00      	cmp	r3, #0
 8001546:	f000 80ac 	beq.w	80016a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154a:	4b5f      	ldr	r3, [pc, #380]	@ (80016c8 <HAL_GPIO_Init+0x330>)
 800154c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800154e:	4a5e      	ldr	r2, [pc, #376]	@ (80016c8 <HAL_GPIO_Init+0x330>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6613      	str	r3, [r2, #96]	@ 0x60
 8001556:	4b5c      	ldr	r3, [pc, #368]	@ (80016c8 <HAL_GPIO_Init+0x330>)
 8001558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001562:	4a5a      	ldr	r2, [pc, #360]	@ (80016cc <HAL_GPIO_Init+0x334>)
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	089b      	lsrs	r3, r3, #2
 8001568:	3302      	adds	r3, #2
 800156a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	f003 0303 	and.w	r3, r3, #3
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	220f      	movs	r2, #15
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	43db      	mvns	r3, r3
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	4013      	ands	r3, r2
 8001584:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800158c:	d025      	beq.n	80015da <HAL_GPIO_Init+0x242>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a4f      	ldr	r2, [pc, #316]	@ (80016d0 <HAL_GPIO_Init+0x338>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d01f      	beq.n	80015d6 <HAL_GPIO_Init+0x23e>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a4e      	ldr	r2, [pc, #312]	@ (80016d4 <HAL_GPIO_Init+0x33c>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d019      	beq.n	80015d2 <HAL_GPIO_Init+0x23a>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a4d      	ldr	r2, [pc, #308]	@ (80016d8 <HAL_GPIO_Init+0x340>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d013      	beq.n	80015ce <HAL_GPIO_Init+0x236>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a4c      	ldr	r2, [pc, #304]	@ (80016dc <HAL_GPIO_Init+0x344>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d00d      	beq.n	80015ca <HAL_GPIO_Init+0x232>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a4b      	ldr	r2, [pc, #300]	@ (80016e0 <HAL_GPIO_Init+0x348>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d007      	beq.n	80015c6 <HAL_GPIO_Init+0x22e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a4a      	ldr	r2, [pc, #296]	@ (80016e4 <HAL_GPIO_Init+0x34c>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d101      	bne.n	80015c2 <HAL_GPIO_Init+0x22a>
 80015be:	2306      	movs	r3, #6
 80015c0:	e00c      	b.n	80015dc <HAL_GPIO_Init+0x244>
 80015c2:	2307      	movs	r3, #7
 80015c4:	e00a      	b.n	80015dc <HAL_GPIO_Init+0x244>
 80015c6:	2305      	movs	r3, #5
 80015c8:	e008      	b.n	80015dc <HAL_GPIO_Init+0x244>
 80015ca:	2304      	movs	r3, #4
 80015cc:	e006      	b.n	80015dc <HAL_GPIO_Init+0x244>
 80015ce:	2303      	movs	r3, #3
 80015d0:	e004      	b.n	80015dc <HAL_GPIO_Init+0x244>
 80015d2:	2302      	movs	r3, #2
 80015d4:	e002      	b.n	80015dc <HAL_GPIO_Init+0x244>
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <HAL_GPIO_Init+0x244>
 80015da:	2300      	movs	r3, #0
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	f002 0203 	and.w	r2, r2, #3
 80015e2:	0092      	lsls	r2, r2, #2
 80015e4:	4093      	lsls	r3, r2
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015ec:	4937      	ldr	r1, [pc, #220]	@ (80016cc <HAL_GPIO_Init+0x334>)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	089b      	lsrs	r3, r3, #2
 80015f2:	3302      	adds	r3, #2
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015fa:	4b3b      	ldr	r3, [pc, #236]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	43db      	mvns	r3, r3
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	4013      	ands	r3, r2
 8001608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d003      	beq.n	800161e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	4313      	orrs	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800161e:	4a32      	ldr	r2, [pc, #200]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001624:	4b30      	ldr	r3, [pc, #192]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	43db      	mvns	r3, r3
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	4013      	ands	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d003      	beq.n	8001648 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	4313      	orrs	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001648:	4a27      	ldr	r2, [pc, #156]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800164e:	4b26      	ldr	r3, [pc, #152]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	43db      	mvns	r3, r3
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	4013      	ands	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	4313      	orrs	r3, r2
 8001670:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001672:	4a1d      	ldr	r2, [pc, #116]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001678:	4b1b      	ldr	r3, [pc, #108]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	43db      	mvns	r3, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d003      	beq.n	800169c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800169c:	4a12      	ldr	r2, [pc, #72]	@ (80016e8 <HAL_GPIO_Init+0x350>)
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	3301      	adds	r3, #1
 80016a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	fa22 f303 	lsr.w	r3, r2, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f47f ae78 	bne.w	80013a8 <HAL_GPIO_Init+0x10>
  }
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	371c      	adds	r7, #28
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40010000 	.word	0x40010000
 80016d0:	48000400 	.word	0x48000400
 80016d4:	48000800 	.word	0x48000800
 80016d8:	48000c00 	.word	0x48000c00
 80016dc:	48001000 	.word	0x48001000
 80016e0:	48001400 	.word	0x48001400
 80016e4:	48001800 	.word	0x48001800
 80016e8:	40010400 	.word	0x40010400

080016ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	807b      	strh	r3, [r7, #2]
 80016f8:	4613      	mov	r3, r2
 80016fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016fc:	787b      	ldrb	r3, [r7, #1]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001702:	887a      	ldrh	r2, [r7, #2]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001708:	e002      	b.n	8001710 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800170a:	887a      	ldrh	r2, [r7, #2]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e08d      	b.n	800184a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d106      	bne.n	8001748 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7fe fe2e 	bl	80003a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2224      	movs	r2, #36	@ 0x24
 800174c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0201 	bic.w	r2, r2, #1
 800175e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685a      	ldr	r2, [r3, #4]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800176c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800177c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d107      	bne.n	8001796 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	689a      	ldr	r2, [r3, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	e006      	b.n	80017a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	689a      	ldr	r2, [r3, #8]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80017a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d108      	bne.n	80017be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	e007      	b.n	80017ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	685a      	ldr	r2, [r3, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6812      	ldr	r2, [r2, #0]
 80017d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	68da      	ldr	r2, [r3, #12]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	691a      	ldr	r2, [r3, #16]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	69d9      	ldr	r1, [r3, #28]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a1a      	ldr	r2, [r3, #32]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	430a      	orrs	r2, r1
 800181a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f042 0201 	orr.w	r2, r2, #1
 800182a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2220      	movs	r2, #32
 8001836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2200      	movs	r2, #0
 8001844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af02      	add	r7, sp, #8
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	607a      	str	r2, [r7, #4]
 800185e:	461a      	mov	r2, r3
 8001860:	460b      	mov	r3, r1
 8001862:	817b      	strh	r3, [r7, #10]
 8001864:	4613      	mov	r3, r2
 8001866:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b20      	cmp	r3, #32
 8001872:	f040 80fd 	bne.w	8001a70 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800187c:	2b01      	cmp	r3, #1
 800187e:	d101      	bne.n	8001884 <HAL_I2C_Master_Transmit+0x30>
 8001880:	2302      	movs	r3, #2
 8001882:	e0f6      	b.n	8001a72 <HAL_I2C_Master_Transmit+0x21e>
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800188c:	f7ff fa4a 	bl	8000d24 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	2319      	movs	r3, #25
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800189e:	68f8      	ldr	r0, [r7, #12]
 80018a0:	f000 f914 	bl	8001acc <I2C_WaitOnFlagUntilTimeout>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e0e1      	b.n	8001a72 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2221      	movs	r2, #33	@ 0x21
 80018b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2210      	movs	r2, #16
 80018ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2200      	movs	r2, #0
 80018c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	893a      	ldrh	r2, [r7, #8]
 80018ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2200      	movs	r2, #0
 80018d4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018da:	b29b      	uxth	r3, r3
 80018dc:	2bff      	cmp	r3, #255	@ 0xff
 80018de:	d906      	bls.n	80018ee <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	22ff      	movs	r2, #255	@ 0xff
 80018e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80018e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	e007      	b.n	80018fe <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80018f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018fc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001902:	2b00      	cmp	r3, #0
 8001904:	d024      	beq.n	8001950 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190a:	781a      	ldrb	r2, [r3, #0]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001916:	1c5a      	adds	r2, r3, #1
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001920:	b29b      	uxth	r3, r3
 8001922:	3b01      	subs	r3, #1
 8001924:	b29a      	uxth	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800192e:	3b01      	subs	r3, #1
 8001930:	b29a      	uxth	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800193a:	b2db      	uxtb	r3, r3
 800193c:	3301      	adds	r3, #1
 800193e:	b2da      	uxtb	r2, r3
 8001940:	8979      	ldrh	r1, [r7, #10]
 8001942:	4b4e      	ldr	r3, [pc, #312]	@ (8001a7c <HAL_I2C_Master_Transmit+0x228>)
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	68f8      	ldr	r0, [r7, #12]
 800194a:	f000 fa83 	bl	8001e54 <I2C_TransferConfig>
 800194e:	e066      	b.n	8001a1e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001954:	b2da      	uxtb	r2, r3
 8001956:	8979      	ldrh	r1, [r7, #10]
 8001958:	4b48      	ldr	r3, [pc, #288]	@ (8001a7c <HAL_I2C_Master_Transmit+0x228>)
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	f000 fa78 	bl	8001e54 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001964:	e05b      	b.n	8001a1e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	6a39      	ldr	r1, [r7, #32]
 800196a:	68f8      	ldr	r0, [r7, #12]
 800196c:	f000 f907 	bl	8001b7e <I2C_WaitOnTXISFlagUntilTimeout>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e07b      	b.n	8001a72 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197e:	781a      	ldrb	r2, [r3, #0]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198a:	1c5a      	adds	r2, r3, #1
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001994:	b29b      	uxth	r3, r3
 8001996:	3b01      	subs	r3, #1
 8001998:	b29a      	uxth	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019a2:	3b01      	subs	r3, #1
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d034      	beq.n	8001a1e <HAL_I2C_Master_Transmit+0x1ca>
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d130      	bne.n	8001a1e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	6a3b      	ldr	r3, [r7, #32]
 80019c2:	2200      	movs	r2, #0
 80019c4:	2180      	movs	r1, #128	@ 0x80
 80019c6:	68f8      	ldr	r0, [r7, #12]
 80019c8:	f000 f880 	bl	8001acc <I2C_WaitOnFlagUntilTimeout>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e04d      	b.n	8001a72 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019da:	b29b      	uxth	r3, r3
 80019dc:	2bff      	cmp	r3, #255	@ 0xff
 80019de:	d90e      	bls.n	80019fe <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	22ff      	movs	r2, #255	@ 0xff
 80019e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	8979      	ldrh	r1, [r7, #10]
 80019ee:	2300      	movs	r3, #0
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019f6:	68f8      	ldr	r0, [r7, #12]
 80019f8:	f000 fa2c 	bl	8001e54 <I2C_TransferConfig>
 80019fc:	e00f      	b.n	8001a1e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	8979      	ldrh	r1, [r7, #10]
 8001a10:	2300      	movs	r3, #0
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	f000 fa1b 	bl	8001e54 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d19e      	bne.n	8001966 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	6a39      	ldr	r1, [r7, #32]
 8001a2c:	68f8      	ldr	r0, [r7, #12]
 8001a2e:	f000 f8ed 	bl	8001c0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e01a      	b.n	8001a72 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2220      	movs	r2, #32
 8001a42:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6859      	ldr	r1, [r3, #4]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <HAL_I2C_Master_Transmit+0x22c>)
 8001a50:	400b      	ands	r3, r1
 8001a52:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2220      	movs	r2, #32
 8001a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	e000      	b.n	8001a72 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001a70:	2302      	movs	r3, #2
  }
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	80002000 	.word	0x80002000
 8001a80:	fe00e800 	.word	0xfe00e800

08001a84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	699b      	ldr	r3, [r3, #24]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d103      	bne.n	8001aa2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d007      	beq.n	8001ac0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	699a      	ldr	r2, [r3, #24]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f042 0201 	orr.w	r2, r2, #1
 8001abe:	619a      	str	r2, [r3, #24]
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001adc:	e03b      	b.n	8001b56 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	6839      	ldr	r1, [r7, #0]
 8001ae2:	68f8      	ldr	r0, [r7, #12]
 8001ae4:	f000 f8d6 	bl	8001c94 <I2C_IsErrorOccurred>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e041      	b.n	8001b76 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af8:	d02d      	beq.n	8001b56 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001afa:	f7ff f913 	bl	8000d24 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d302      	bcc.n	8001b10 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d122      	bne.n	8001b56 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	699a      	ldr	r2, [r3, #24]
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	bf0c      	ite	eq
 8001b20:	2301      	moveq	r3, #1
 8001b22:	2300      	movne	r3, #0
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	461a      	mov	r2, r3
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d113      	bne.n	8001b56 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b32:	f043 0220 	orr.w	r2, r3, #32
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2220      	movs	r2, #32
 8001b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2200      	movs	r2, #0
 8001b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e00f      	b.n	8001b76 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	699a      	ldr	r2, [r3, #24]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	68ba      	ldr	r2, [r7, #8]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	bf0c      	ite	eq
 8001b66:	2301      	moveq	r3, #1
 8001b68:	2300      	movne	r3, #0
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d0b4      	beq.n	8001ade <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b084      	sub	sp, #16
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b8a:	e033      	b.n	8001bf4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	68b9      	ldr	r1, [r7, #8]
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f000 f87f 	bl	8001c94 <I2C_IsErrorOccurred>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e031      	b.n	8001c04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba6:	d025      	beq.n	8001bf4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ba8:	f7ff f8bc 	bl	8000d24 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d302      	bcc.n	8001bbe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d11a      	bne.n	8001bf4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d013      	beq.n	8001bf4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd0:	f043 0220 	orr.w	r2, r3, #32
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2220      	movs	r2, #32
 8001bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e007      	b.n	8001c04 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d1c4      	bne.n	8001b8c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c18:	e02f      	b.n	8001c7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f000 f838 	bl	8001c94 <I2C_IsErrorOccurred>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e02d      	b.n	8001c8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c2e:	f7ff f879 	bl	8000d24 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	68ba      	ldr	r2, [r7, #8]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d302      	bcc.n	8001c44 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d11a      	bne.n	8001c7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	f003 0320 	and.w	r3, r3, #32
 8001c4e:	2b20      	cmp	r3, #32
 8001c50:	d013      	beq.n	8001c7a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c56:	f043 0220 	orr.w	r2, r3, #32
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2220      	movs	r2, #32
 8001c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e007      	b.n	8001c8a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	f003 0320 	and.w	r3, r3, #32
 8001c84:	2b20      	cmp	r3, #32
 8001c86:	d1c8      	bne.n	8001c1a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
	...

08001c94 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	@ 0x28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d068      	beq.n	8001d92 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2210      	movs	r2, #16
 8001cc6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001cc8:	e049      	b.n	8001d5e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd0:	d045      	beq.n	8001d5e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001cd2:	f7ff f827 	bl	8000d24 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d302      	bcc.n	8001ce8 <I2C_IsErrorOccurred+0x54>
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d13a      	bne.n	8001d5e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cf2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001cfa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d0a:	d121      	bne.n	8001d50 <I2C_IsErrorOccurred+0xbc>
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d12:	d01d      	beq.n	8001d50 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001d14:	7cfb      	ldrb	r3, [r7, #19]
 8001d16:	2b20      	cmp	r3, #32
 8001d18:	d01a      	beq.n	8001d50 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d28:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001d2a:	f7fe fffb 	bl	8000d24 <HAL_GetTick>
 8001d2e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d30:	e00e      	b.n	8001d50 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001d32:	f7fe fff7 	bl	8000d24 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b19      	cmp	r3, #25
 8001d3e:	d907      	bls.n	8001d50 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001d40:	6a3b      	ldr	r3, [r7, #32]
 8001d42:	f043 0320 	orr.w	r3, r3, #32
 8001d46:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001d4e:	e006      	b.n	8001d5e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	f003 0320 	and.w	r3, r3, #32
 8001d5a:	2b20      	cmp	r3, #32
 8001d5c:	d1e9      	bne.n	8001d32 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	f003 0320 	and.w	r3, r3, #32
 8001d68:	2b20      	cmp	r3, #32
 8001d6a:	d003      	beq.n	8001d74 <I2C_IsErrorOccurred+0xe0>
 8001d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d0aa      	beq.n	8001cca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001d74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d103      	bne.n	8001d84 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2220      	movs	r2, #32
 8001d82:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001d84:	6a3b      	ldr	r3, [r7, #32]
 8001d86:	f043 0304 	orr.w	r3, r3, #4
 8001d8a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d00b      	beq.n	8001dbc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001da4:	6a3b      	ldr	r3, [r7, #32]
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001db4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00b      	beq.n	8001dde <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001dc6:	6a3b      	ldr	r3, [r7, #32]
 8001dc8:	f043 0308 	orr.w	r3, r3, #8
 8001dcc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dd6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00b      	beq.n	8001e00 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	f043 0302 	orr.w	r3, r3, #2
 8001dee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001df8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001e00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d01c      	beq.n	8001e42 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f7ff fe3b 	bl	8001a84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6859      	ldr	r1, [r3, #4]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	4b0d      	ldr	r3, [pc, #52]	@ (8001e50 <I2C_IsErrorOccurred+0x1bc>)
 8001e1a:	400b      	ands	r3, r1
 8001e1c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e22:	6a3b      	ldr	r3, [r7, #32]
 8001e24:	431a      	orrs	r2, r3
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001e42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3728      	adds	r7, #40	@ 0x28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	fe00e800 	.word	0xfe00e800

08001e54 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b087      	sub	sp, #28
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	817b      	strh	r3, [r7, #10]
 8001e62:	4613      	mov	r3, r2
 8001e64:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e66:	897b      	ldrh	r3, [r7, #10]
 8001e68:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e6c:	7a7b      	ldrb	r3, [r7, #9]
 8001e6e:	041b      	lsls	r3, r3, #16
 8001e70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e74:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e7a:	6a3b      	ldr	r3, [r7, #32]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e82:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	6a3b      	ldr	r3, [r7, #32]
 8001e8c:	0d5b      	lsrs	r3, r3, #21
 8001e8e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001e92:	4b08      	ldr	r3, [pc, #32]	@ (8001eb4 <I2C_TransferConfig+0x60>)
 8001e94:	430b      	orrs	r3, r1
 8001e96:	43db      	mvns	r3, r3
 8001e98:	ea02 0103 	and.w	r1, r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001ea6:	bf00      	nop
 8001ea8:	371c      	adds	r7, #28
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	03ff63ff 	.word	0x03ff63ff

08001eb8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b20      	cmp	r3, #32
 8001ecc:	d138      	bne.n	8001f40 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d101      	bne.n	8001edc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ed8:	2302      	movs	r3, #2
 8001eda:	e032      	b.n	8001f42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2224      	movs	r2, #36	@ 0x24
 8001ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f022 0201 	bic.w	r2, r2, #1
 8001efa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001f0a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6819      	ldr	r1, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f042 0201 	orr.w	r2, r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2220      	movs	r2, #32
 8001f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	e000      	b.n	8001f42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f40:	2302      	movs	r3, #2
  }
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b085      	sub	sp, #20
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b20      	cmp	r3, #32
 8001f62:	d139      	bne.n	8001fd8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d101      	bne.n	8001f72 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e033      	b.n	8001fda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2224      	movs	r2, #36	@ 0x24
 8001f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0201 	bic.w	r2, r2, #1
 8001f90:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001fa0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 0201 	orr.w	r2, r2, #1
 8001fc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2220      	movs	r2, #32
 8001fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	e000      	b.n	8001fda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001fd8:	2302      	movs	r3, #2
  }
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e0af      	b.n	800215a <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d106      	bne.n	8002014 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7fe fa60 	bl	80004d4 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2202      	movs	r2, #2
 8002018:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f022 0201 	bic.w	r2, r2, #1
 800202a:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	e00a      	b.n	8002048 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	3304      	adds	r3, #4
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	4413      	add	r3, r2
 800203e:	2200      	movs	r2, #0
 8002040:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	3301      	adds	r3, #1
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	2b0f      	cmp	r3, #15
 800204c:	d9f1      	bls.n	8002032 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f042 0204 	orr.w	r2, r2, #4
 800205c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	685a      	ldr	r2, [r3, #4]
 8002064:	4b3f      	ldr	r3, [pc, #252]	@ (8002164 <HAL_LCD_Init+0x17c>)
 8002066:	4013      	ands	r3, r2
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6851      	ldr	r1, [r2, #4]
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	6892      	ldr	r2, [r2, #8]
 8002070:	4311      	orrs	r1, r2
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002076:	4311      	orrs	r1, r2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800207c:	4311      	orrs	r1, r2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	69d2      	ldr	r2, [r2, #28]
 8002082:	4311      	orrs	r1, r2
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6a12      	ldr	r2, [r2, #32]
 8002088:	4311      	orrs	r1, r2
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6992      	ldr	r2, [r2, #24]
 800208e:	4311      	orrs	r1, r2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002094:	4311      	orrs	r1, r2
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	6812      	ldr	r2, [r2, #0]
 800209a:	430b      	orrs	r3, r1
 800209c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f862 	bl	8002168 <LCD_WaitForSynchro>
 80020a4:	4603      	mov	r3, r0
 80020a6:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 80020a8:	7cfb      	ldrb	r3, [r7, #19]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_LCD_Init+0xca>
  {
    return status;
 80020ae:	7cfb      	ldrb	r3, [r7, #19]
 80020b0:	e053      	b.n	800215a <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	431a      	orrs	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d0:	431a      	orrs	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f042 0201 	orr.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80020ea:	f7fe fe1b 	bl	8000d24 <HAL_GetTick>
 80020ee:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80020f0:	e00c      	b.n	800210c <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80020f2:	f7fe fe17 	bl	8000d24 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002100:	d904      	bls.n	800210c <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2208      	movs	r2, #8
 8002106:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e026      	b.n	800215a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b01      	cmp	r3, #1
 8002118:	d1eb      	bne.n	80020f2 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800211a:	f7fe fe03 	bl	8000d24 <HAL_GetTick>
 800211e:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002120:	e00c      	b.n	800213c <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002122:	f7fe fdff 	bl	8000d24 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002130:	d904      	bls.n	800213c <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2210      	movs	r2, #16
 8002136:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e00e      	b.n	800215a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	2b10      	cmp	r3, #16
 8002148:	d1eb      	bne.n	8002122 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 8002158:	7cfb      	ldrb	r3, [r7, #19]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	fc00000e 	.word	0xfc00000e

08002168 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002170:	f7fe fdd8 	bl	8000d24 <HAL_GetTick>
 8002174:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002176:	e00c      	b.n	8002192 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002178:	f7fe fdd4 	bl	8000d24 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002186:	d904      	bls.n	8002192 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e007      	b.n	80021a2 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	2b20      	cmp	r3, #32
 800219e:	d1eb      	bne.n	8002178 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
	...

080021ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021b0:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40007000 	.word	0x40007000

080021c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021d6:	d130      	bne.n	800223a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021d8:	4b23      	ldr	r3, [pc, #140]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021e4:	d038      	beq.n	8002258 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021e6:	4b20      	ldr	r3, [pc, #128]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021f4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021f6:	4b1d      	ldr	r3, [pc, #116]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2232      	movs	r2, #50	@ 0x32
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
 8002200:	4a1b      	ldr	r2, [pc, #108]	@ (8002270 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002202:	fba2 2303 	umull	r2, r3, r2, r3
 8002206:	0c9b      	lsrs	r3, r3, #18
 8002208:	3301      	adds	r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800220c:	e002      	b.n	8002214 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	3b01      	subs	r3, #1
 8002212:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002214:	4b14      	ldr	r3, [pc, #80]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800221c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002220:	d102      	bne.n	8002228 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f2      	bne.n	800220e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002228:	4b0f      	ldr	r3, [pc, #60]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002234:	d110      	bne.n	8002258 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e00f      	b.n	800225a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800223a:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002242:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002246:	d007      	beq.n	8002258 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002248:	4b07      	ldr	r3, [pc, #28]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002250:	4a05      	ldr	r2, [pc, #20]	@ (8002268 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002252:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002256:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3714      	adds	r7, #20
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40007000 	.word	0x40007000
 800226c:	200000c8 	.word	0x200000c8
 8002270:	431bde83 	.word	0x431bde83

08002274 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e3ca      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002286:	4b97      	ldr	r3, [pc, #604]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 030c 	and.w	r3, r3, #12
 800228e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002290:	4b94      	ldr	r3, [pc, #592]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	f003 0303 	and.w	r3, r3, #3
 8002298:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0310 	and.w	r3, r3, #16
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 80e4 	beq.w	8002470 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d007      	beq.n	80022be <HAL_RCC_OscConfig+0x4a>
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	2b0c      	cmp	r3, #12
 80022b2:	f040 808b 	bne.w	80023cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	f040 8087 	bne.w	80023cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022be:	4b89      	ldr	r3, [pc, #548]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d005      	beq.n	80022d6 <HAL_RCC_OscConfig+0x62>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e3a2      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a1a      	ldr	r2, [r3, #32]
 80022da:	4b82      	ldr	r3, [pc, #520]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d004      	beq.n	80022f0 <HAL_RCC_OscConfig+0x7c>
 80022e6:	4b7f      	ldr	r3, [pc, #508]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022ee:	e005      	b.n	80022fc <HAL_RCC_OscConfig+0x88>
 80022f0:	4b7c      	ldr	r3, [pc, #496]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80022f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022f6:	091b      	lsrs	r3, r3, #4
 80022f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d223      	bcs.n	8002348 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4618      	mov	r0, r3
 8002306:	f000 fd55 	bl	8002db4 <RCC_SetFlashLatencyFromMSIRange>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e383      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002314:	4b73      	ldr	r3, [pc, #460]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a72      	ldr	r2, [pc, #456]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 800231a:	f043 0308 	orr.w	r3, r3, #8
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	4b70      	ldr	r3, [pc, #448]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	496d      	ldr	r1, [pc, #436]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 800232e:	4313      	orrs	r3, r2
 8002330:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002332:	4b6c      	ldr	r3, [pc, #432]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	021b      	lsls	r3, r3, #8
 8002340:	4968      	ldr	r1, [pc, #416]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
 8002346:	e025      	b.n	8002394 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002348:	4b66      	ldr	r3, [pc, #408]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a65      	ldr	r2, [pc, #404]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 800234e:	f043 0308 	orr.w	r3, r3, #8
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	4b63      	ldr	r3, [pc, #396]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	4960      	ldr	r1, [pc, #384]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002366:	4b5f      	ldr	r3, [pc, #380]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	021b      	lsls	r3, r3, #8
 8002374:	495b      	ldr	r1, [pc, #364]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002376:	4313      	orrs	r3, r2
 8002378:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d109      	bne.n	8002394 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	4618      	mov	r0, r3
 8002386:	f000 fd15 	bl	8002db4 <RCC_SetFlashLatencyFromMSIRange>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e343      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002394:	f000 fc4a 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8002398:	4602      	mov	r2, r0
 800239a:	4b52      	ldr	r3, [pc, #328]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	091b      	lsrs	r3, r3, #4
 80023a0:	f003 030f 	and.w	r3, r3, #15
 80023a4:	4950      	ldr	r1, [pc, #320]	@ (80024e8 <HAL_RCC_OscConfig+0x274>)
 80023a6:	5ccb      	ldrb	r3, [r1, r3]
 80023a8:	f003 031f 	and.w	r3, r3, #31
 80023ac:	fa22 f303 	lsr.w	r3, r2, r3
 80023b0:	4a4e      	ldr	r2, [pc, #312]	@ (80024ec <HAL_RCC_OscConfig+0x278>)
 80023b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023b4:	4b4e      	ldr	r3, [pc, #312]	@ (80024f0 <HAL_RCC_OscConfig+0x27c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe fc63 	bl	8000c84 <HAL_InitTick>
 80023be:	4603      	mov	r3, r0
 80023c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023c2:	7bfb      	ldrb	r3, [r7, #15]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d052      	beq.n	800246e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	e327      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d032      	beq.n	800243a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023d4:	4b43      	ldr	r3, [pc, #268]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a42      	ldr	r2, [pc, #264]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023e0:	f7fe fca0 	bl	8000d24 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023e8:	f7fe fc9c 	bl	8000d24 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e310      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023fa:	4b3a      	ldr	r3, [pc, #232]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0f0      	beq.n	80023e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002406:	4b37      	ldr	r3, [pc, #220]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a36      	ldr	r2, [pc, #216]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 800240c:	f043 0308 	orr.w	r3, r3, #8
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	4b34      	ldr	r3, [pc, #208]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	4931      	ldr	r1, [pc, #196]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002420:	4313      	orrs	r3, r2
 8002422:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002424:	4b2f      	ldr	r3, [pc, #188]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	021b      	lsls	r3, r3, #8
 8002432:	492c      	ldr	r1, [pc, #176]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]
 8002438:	e01a      	b.n	8002470 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800243a:	4b2a      	ldr	r3, [pc, #168]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a29      	ldr	r2, [pc, #164]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002440:	f023 0301 	bic.w	r3, r3, #1
 8002444:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002446:	f7fe fc6d 	bl	8000d24 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800244e:	f7fe fc69 	bl	8000d24 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e2dd      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002460:	4b20      	ldr	r3, [pc, #128]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f0      	bne.n	800244e <HAL_RCC_OscConfig+0x1da>
 800246c:	e000      	b.n	8002470 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800246e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d074      	beq.n	8002566 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	2b08      	cmp	r3, #8
 8002480:	d005      	beq.n	800248e <HAL_RCC_OscConfig+0x21a>
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	2b0c      	cmp	r3, #12
 8002486:	d10e      	bne.n	80024a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	2b03      	cmp	r3, #3
 800248c:	d10b      	bne.n	80024a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800248e:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d064      	beq.n	8002564 <HAL_RCC_OscConfig+0x2f0>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d160      	bne.n	8002564 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e2ba      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024ae:	d106      	bne.n	80024be <HAL_RCC_OscConfig+0x24a>
 80024b0:	4b0c      	ldr	r3, [pc, #48]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a0b      	ldr	r2, [pc, #44]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80024b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	e026      	b.n	800250c <HAL_RCC_OscConfig+0x298>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024c6:	d115      	bne.n	80024f4 <HAL_RCC_OscConfig+0x280>
 80024c8:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a05      	ldr	r2, [pc, #20]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80024ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024d2:	6013      	str	r3, [r2, #0]
 80024d4:	4b03      	ldr	r3, [pc, #12]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a02      	ldr	r2, [pc, #8]	@ (80024e4 <HAL_RCC_OscConfig+0x270>)
 80024da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	e014      	b.n	800250c <HAL_RCC_OscConfig+0x298>
 80024e2:	bf00      	nop
 80024e4:	40021000 	.word	0x40021000
 80024e8:	0800574c 	.word	0x0800574c
 80024ec:	200000c8 	.word	0x200000c8
 80024f0:	200000cc 	.word	0x200000cc
 80024f4:	4ba0      	ldr	r3, [pc, #640]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a9f      	ldr	r2, [pc, #636]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80024fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024fe:	6013      	str	r3, [r2, #0]
 8002500:	4b9d      	ldr	r3, [pc, #628]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a9c      	ldr	r2, [pc, #624]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800250a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d013      	beq.n	800253c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002514:	f7fe fc06 	bl	8000d24 <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800251c:	f7fe fc02 	bl	8000d24 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b64      	cmp	r3, #100	@ 0x64
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e276      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800252e:	4b92      	ldr	r3, [pc, #584]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0f0      	beq.n	800251c <HAL_RCC_OscConfig+0x2a8>
 800253a:	e014      	b.n	8002566 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253c:	f7fe fbf2 	bl	8000d24 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002544:	f7fe fbee 	bl	8000d24 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b64      	cmp	r3, #100	@ 0x64
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e262      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002556:	4b88      	ldr	r3, [pc, #544]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x2d0>
 8002562:	e000      	b.n	8002566 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002564:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d060      	beq.n	8002634 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	2b04      	cmp	r3, #4
 8002576:	d005      	beq.n	8002584 <HAL_RCC_OscConfig+0x310>
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	2b0c      	cmp	r3, #12
 800257c:	d119      	bne.n	80025b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	2b02      	cmp	r3, #2
 8002582:	d116      	bne.n	80025b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002584:	4b7c      	ldr	r3, [pc, #496]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800258c:	2b00      	cmp	r3, #0
 800258e:	d005      	beq.n	800259c <HAL_RCC_OscConfig+0x328>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e23f      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259c:	4b76      	ldr	r3, [pc, #472]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	061b      	lsls	r3, r3, #24
 80025aa:	4973      	ldr	r1, [pc, #460]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025b0:	e040      	b.n	8002634 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d023      	beq.n	8002602 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a6e      	ldr	r2, [pc, #440]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80025c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c6:	f7fe fbad 	bl	8000d24 <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025cc:	e008      	b.n	80025e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ce:	f7fe fba9 	bl	8000d24 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e21d      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025e0:	4b65      	ldr	r3, [pc, #404]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d0f0      	beq.n	80025ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ec:	4b62      	ldr	r3, [pc, #392]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	061b      	lsls	r3, r3, #24
 80025fa:	495f      	ldr	r1, [pc, #380]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	604b      	str	r3, [r1, #4]
 8002600:	e018      	b.n	8002634 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002602:	4b5d      	ldr	r3, [pc, #372]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a5c      	ldr	r2, [pc, #368]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800260c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260e:	f7fe fb89 	bl	8000d24 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002616:	f7fe fb85 	bl	8000d24 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e1f9      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002628:	4b53      	ldr	r3, [pc, #332]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1f0      	bne.n	8002616 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0308 	and.w	r3, r3, #8
 800263c:	2b00      	cmp	r3, #0
 800263e:	d03c      	beq.n	80026ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d01c      	beq.n	8002682 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002648:	4b4b      	ldr	r3, [pc, #300]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 800264a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800264e:	4a4a      	ldr	r2, [pc, #296]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002658:	f7fe fb64 	bl	8000d24 <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800265e:	e008      	b.n	8002672 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002660:	f7fe fb60 	bl	8000d24 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e1d4      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002672:	4b41      	ldr	r3, [pc, #260]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d0ef      	beq.n	8002660 <HAL_RCC_OscConfig+0x3ec>
 8002680:	e01b      	b.n	80026ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002682:	4b3d      	ldr	r3, [pc, #244]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002688:	4a3b      	ldr	r2, [pc, #236]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 800268a:	f023 0301 	bic.w	r3, r3, #1
 800268e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002692:	f7fe fb47 	bl	8000d24 <HAL_GetTick>
 8002696:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002698:	e008      	b.n	80026ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800269a:	f7fe fb43 	bl	8000d24 <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d901      	bls.n	80026ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e1b7      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026ac:	4b32      	ldr	r3, [pc, #200]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80026ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1ef      	bne.n	800269a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f000 80a6 	beq.w	8002814 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026c8:	2300      	movs	r3, #0
 80026ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80026ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10d      	bne.n	80026f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026d8:	4b27      	ldr	r3, [pc, #156]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80026da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026dc:	4a26      	ldr	r2, [pc, #152]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80026de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80026e4:	4b24      	ldr	r3, [pc, #144]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 80026e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ec:	60bb      	str	r3, [r7, #8]
 80026ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026f0:	2301      	movs	r3, #1
 80026f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f4:	4b21      	ldr	r3, [pc, #132]	@ (800277c <HAL_RCC_OscConfig+0x508>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d118      	bne.n	8002732 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002700:	4b1e      	ldr	r3, [pc, #120]	@ (800277c <HAL_RCC_OscConfig+0x508>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a1d      	ldr	r2, [pc, #116]	@ (800277c <HAL_RCC_OscConfig+0x508>)
 8002706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800270a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800270c:	f7fe fb0a 	bl	8000d24 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002714:	f7fe fb06 	bl	8000d24 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e17a      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002726:	4b15      	ldr	r3, [pc, #84]	@ (800277c <HAL_RCC_OscConfig+0x508>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d108      	bne.n	800274c <HAL_RCC_OscConfig+0x4d8>
 800273a:	4b0f      	ldr	r3, [pc, #60]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 800273c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002740:	4a0d      	ldr	r2, [pc, #52]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800274a:	e029      	b.n	80027a0 <HAL_RCC_OscConfig+0x52c>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	2b05      	cmp	r3, #5
 8002752:	d115      	bne.n	8002780 <HAL_RCC_OscConfig+0x50c>
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800275a:	4a07      	ldr	r2, [pc, #28]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 800275c:	f043 0304 	orr.w	r3, r3, #4
 8002760:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002764:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 8002766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276a:	4a03      	ldr	r2, [pc, #12]	@ (8002778 <HAL_RCC_OscConfig+0x504>)
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002774:	e014      	b.n	80027a0 <HAL_RCC_OscConfig+0x52c>
 8002776:	bf00      	nop
 8002778:	40021000 	.word	0x40021000
 800277c:	40007000 	.word	0x40007000
 8002780:	4b9c      	ldr	r3, [pc, #624]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 8002782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002786:	4a9b      	ldr	r2, [pc, #620]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 8002788:	f023 0301 	bic.w	r3, r3, #1
 800278c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002790:	4b98      	ldr	r3, [pc, #608]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 8002792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002796:	4a97      	ldr	r2, [pc, #604]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 8002798:	f023 0304 	bic.w	r3, r3, #4
 800279c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d016      	beq.n	80027d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a8:	f7fe fabc 	bl	8000d24 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b0:	f7fe fab8 	bl	8000d24 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e12a      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027c6:	4b8b      	ldr	r3, [pc, #556]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80027c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0ed      	beq.n	80027b0 <HAL_RCC_OscConfig+0x53c>
 80027d4:	e015      	b.n	8002802 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d6:	f7fe faa5 	bl	8000d24 <HAL_GetTick>
 80027da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027dc:	e00a      	b.n	80027f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027de:	f7fe faa1 	bl	8000d24 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e113      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027f4:	4b7f      	ldr	r3, [pc, #508]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80027f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1ed      	bne.n	80027de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002802:	7ffb      	ldrb	r3, [r7, #31]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d105      	bne.n	8002814 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002808:	4b7a      	ldr	r3, [pc, #488]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800280a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280c:	4a79      	ldr	r2, [pc, #484]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800280e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002812:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 80fe 	beq.w	8002a1a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002822:	2b02      	cmp	r3, #2
 8002824:	f040 80d0 	bne.w	80029c8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002828:	4b72      	ldr	r3, [pc, #456]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	f003 0203 	and.w	r2, r3, #3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002838:	429a      	cmp	r2, r3
 800283a:	d130      	bne.n	800289e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	3b01      	subs	r3, #1
 8002848:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800284a:	429a      	cmp	r2, r3
 800284c:	d127      	bne.n	800289e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002858:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800285a:	429a      	cmp	r2, r3
 800285c:	d11f      	bne.n	800289e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002868:	2a07      	cmp	r2, #7
 800286a:	bf14      	ite	ne
 800286c:	2201      	movne	r2, #1
 800286e:	2200      	moveq	r2, #0
 8002870:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002872:	4293      	cmp	r3, r2
 8002874:	d113      	bne.n	800289e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002880:	085b      	lsrs	r3, r3, #1
 8002882:	3b01      	subs	r3, #1
 8002884:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002886:	429a      	cmp	r2, r3
 8002888:	d109      	bne.n	800289e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002894:	085b      	lsrs	r3, r3, #1
 8002896:	3b01      	subs	r3, #1
 8002898:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800289a:	429a      	cmp	r2, r3
 800289c:	d06e      	beq.n	800297c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b0c      	cmp	r3, #12
 80028a2:	d069      	beq.n	8002978 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80028a4:	4b53      	ldr	r3, [pc, #332]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d105      	bne.n	80028bc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80028b0:	4b50      	ldr	r3, [pc, #320]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e0ad      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80028c0:	4b4c      	ldr	r3, [pc, #304]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a4b      	ldr	r2, [pc, #300]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80028c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028ca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028cc:	f7fe fa2a 	bl	8000d24 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d4:	f7fe fa26 	bl	8000d24 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e09a      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028e6:	4b43      	ldr	r3, [pc, #268]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f2:	4b40      	ldr	r3, [pc, #256]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80028f4:	68da      	ldr	r2, [r3, #12]
 80028f6:	4b40      	ldr	r3, [pc, #256]	@ (80029f8 <HAL_RCC_OscConfig+0x784>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002902:	3a01      	subs	r2, #1
 8002904:	0112      	lsls	r2, r2, #4
 8002906:	4311      	orrs	r1, r2
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800290c:	0212      	lsls	r2, r2, #8
 800290e:	4311      	orrs	r1, r2
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002914:	0852      	lsrs	r2, r2, #1
 8002916:	3a01      	subs	r2, #1
 8002918:	0552      	lsls	r2, r2, #21
 800291a:	4311      	orrs	r1, r2
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002920:	0852      	lsrs	r2, r2, #1
 8002922:	3a01      	subs	r2, #1
 8002924:	0652      	lsls	r2, r2, #25
 8002926:	4311      	orrs	r1, r2
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800292c:	0912      	lsrs	r2, r2, #4
 800292e:	0452      	lsls	r2, r2, #17
 8002930:	430a      	orrs	r2, r1
 8002932:	4930      	ldr	r1, [pc, #192]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 8002934:	4313      	orrs	r3, r2
 8002936:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002938:	4b2e      	ldr	r3, [pc, #184]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a2d      	ldr	r2, [pc, #180]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800293e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002942:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002944:	4b2b      	ldr	r3, [pc, #172]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4a2a      	ldr	r2, [pc, #168]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800294a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800294e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002950:	f7fe f9e8 	bl	8000d24 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002958:	f7fe f9e4 	bl	8000d24 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e058      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800296a:	4b22      	ldr	r3, [pc, #136]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d0f0      	beq.n	8002958 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002976:	e050      	b.n	8002a1a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e04f      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800297c:	4b1d      	ldr	r3, [pc, #116]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d148      	bne.n	8002a1a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002988:	4b1a      	ldr	r3, [pc, #104]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a19      	ldr	r2, [pc, #100]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800298e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002992:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002994:	4b17      	ldr	r3, [pc, #92]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	4a16      	ldr	r2, [pc, #88]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 800299a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800299e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029a0:	f7fe f9c0 	bl	8000d24 <HAL_GetTick>
 80029a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a8:	f7fe f9bc 	bl	8000d24 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e030      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ba:	4b0e      	ldr	r3, [pc, #56]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCC_OscConfig+0x734>
 80029c6:	e028      	b.n	8002a1a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	2b0c      	cmp	r3, #12
 80029cc:	d023      	beq.n	8002a16 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ce:	4b09      	ldr	r3, [pc, #36]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a08      	ldr	r2, [pc, #32]	@ (80029f4 <HAL_RCC_OscConfig+0x780>)
 80029d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029da:	f7fe f9a3 	bl	8000d24 <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029e0:	e00c      	b.n	80029fc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029e2:	f7fe f99f 	bl	8000d24 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d905      	bls.n	80029fc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e013      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
 80029f4:	40021000 	.word	0x40021000
 80029f8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029fc:	4b09      	ldr	r3, [pc, #36]	@ (8002a24 <HAL_RCC_OscConfig+0x7b0>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1ec      	bne.n	80029e2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a08:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <HAL_RCC_OscConfig+0x7b0>)
 8002a0a:	68da      	ldr	r2, [r3, #12]
 8002a0c:	4905      	ldr	r1, [pc, #20]	@ (8002a24 <HAL_RCC_OscConfig+0x7b0>)
 8002a0e:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <HAL_RCC_OscConfig+0x7b4>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	60cb      	str	r3, [r1, #12]
 8002a14:	e001      	b.n	8002a1a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3720      	adds	r7, #32
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40021000 	.word	0x40021000
 8002a28:	feeefffc 	.word	0xfeeefffc

08002a2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e0e7      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a40:	4b75      	ldr	r3, [pc, #468]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0307 	and.w	r3, r3, #7
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d910      	bls.n	8002a70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4e:	4b72      	ldr	r3, [pc, #456]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f023 0207 	bic.w	r2, r3, #7
 8002a56:	4970      	ldr	r1, [pc, #448]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0307 	and.w	r3, r3, #7
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d001      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e0cf      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0302 	and.w	r3, r3, #2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d010      	beq.n	8002a9e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	4b66      	ldr	r3, [pc, #408]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d908      	bls.n	8002a9e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a8c:	4b63      	ldr	r3, [pc, #396]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	4960      	ldr	r1, [pc, #384]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d04c      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d107      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ab2:	4b5a      	ldr	r3, [pc, #360]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d121      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e0a6      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d107      	bne.n	8002ada <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aca:	4b54      	ldr	r3, [pc, #336]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d115      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e09a      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ae2:	4b4e      	ldr	r3, [pc, #312]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e08e      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002af2:	4b4a      	ldr	r3, [pc, #296]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e086      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b02:	4b46      	ldr	r3, [pc, #280]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f023 0203 	bic.w	r2, r3, #3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	4943      	ldr	r1, [pc, #268]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b14:	f7fe f906 	bl	8000d24 <HAL_GetTick>
 8002b18:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b1c:	f7fe f902 	bl	8000d24 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e06e      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b32:	4b3a      	ldr	r3, [pc, #232]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 020c 	and.w	r2, r3, #12
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d1eb      	bne.n	8002b1c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d010      	beq.n	8002b72 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	4b31      	ldr	r3, [pc, #196]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d208      	bcs.n	8002b72 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b60:	4b2e      	ldr	r3, [pc, #184]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	492b      	ldr	r1, [pc, #172]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d210      	bcs.n	8002ba2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b80:	4b25      	ldr	r3, [pc, #148]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 0207 	bic.w	r2, r3, #7
 8002b88:	4923      	ldr	r1, [pc, #140]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b90:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <HAL_RCC_ClockConfig+0x1ec>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d001      	beq.n	8002ba2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e036      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d008      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bae:	4b1b      	ldr	r3, [pc, #108]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	4918      	ldr	r1, [pc, #96]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0308 	and.w	r3, r3, #8
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d009      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bcc:	4b13      	ldr	r3, [pc, #76]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4910      	ldr	r1, [pc, #64]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002be0:	f000 f824 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8002be4:	4602      	mov	r2, r0
 8002be6:	4b0d      	ldr	r3, [pc, #52]	@ (8002c1c <HAL_RCC_ClockConfig+0x1f0>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	091b      	lsrs	r3, r3, #4
 8002bec:	f003 030f 	and.w	r3, r3, #15
 8002bf0:	490b      	ldr	r1, [pc, #44]	@ (8002c20 <HAL_RCC_ClockConfig+0x1f4>)
 8002bf2:	5ccb      	ldrb	r3, [r1, r3]
 8002bf4:	f003 031f 	and.w	r3, r3, #31
 8002bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bfc:	4a09      	ldr	r2, [pc, #36]	@ (8002c24 <HAL_RCC_ClockConfig+0x1f8>)
 8002bfe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c00:	4b09      	ldr	r3, [pc, #36]	@ (8002c28 <HAL_RCC_ClockConfig+0x1fc>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fe f83d 	bl	8000c84 <HAL_InitTick>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c0e:	7afb      	ldrb	r3, [r7, #11]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40022000 	.word	0x40022000
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	0800574c 	.word	0x0800574c
 8002c24:	200000c8 	.word	0x200000c8
 8002c28:	200000cc 	.word	0x200000cc

08002c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b089      	sub	sp, #36	@ 0x24
 8002c30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	61fb      	str	r3, [r7, #28]
 8002c36:	2300      	movs	r3, #0
 8002c38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c44:	4b3b      	ldr	r3, [pc, #236]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f003 0303 	and.w	r3, r3, #3
 8002c4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d005      	beq.n	8002c60 <HAL_RCC_GetSysClockFreq+0x34>
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	2b0c      	cmp	r3, #12
 8002c58:	d121      	bne.n	8002c9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d11e      	bne.n	8002c9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c60:	4b34      	ldr	r3, [pc, #208]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0308 	and.w	r3, r3, #8
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d107      	bne.n	8002c7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c6c:	4b31      	ldr	r3, [pc, #196]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c72:	0a1b      	lsrs	r3, r3, #8
 8002c74:	f003 030f 	and.w	r3, r3, #15
 8002c78:	61fb      	str	r3, [r7, #28]
 8002c7a:	e005      	b.n	8002c88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	091b      	lsrs	r3, r3, #4
 8002c82:	f003 030f 	and.w	r3, r3, #15
 8002c86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c88:	4a2b      	ldr	r2, [pc, #172]	@ (8002d38 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10d      	bne.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c9c:	e00a      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	2b04      	cmp	r3, #4
 8002ca2:	d102      	bne.n	8002caa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ca4:	4b25      	ldr	r3, [pc, #148]	@ (8002d3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ca6:	61bb      	str	r3, [r7, #24]
 8002ca8:	e004      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d101      	bne.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cb0:	4b23      	ldr	r3, [pc, #140]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002cb2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	2b0c      	cmp	r3, #12
 8002cb8:	d134      	bne.n	8002d24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cba:	4b1e      	ldr	r3, [pc, #120]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d003      	beq.n	8002cd2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d003      	beq.n	8002cd8 <HAL_RCC_GetSysClockFreq+0xac>
 8002cd0:	e005      	b.n	8002cde <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002cd4:	617b      	str	r3, [r7, #20]
      break;
 8002cd6:	e005      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002cd8:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002cda:	617b      	str	r3, [r7, #20]
      break;
 8002cdc:	e002      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	617b      	str	r3, [r7, #20]
      break;
 8002ce2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ce4:	4b13      	ldr	r3, [pc, #76]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	091b      	lsrs	r3, r3, #4
 8002cea:	f003 0307 	and.w	r3, r3, #7
 8002cee:	3301      	adds	r3, #1
 8002cf0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cf2:	4b10      	ldr	r3, [pc, #64]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	0a1b      	lsrs	r3, r3, #8
 8002cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	fb03 f202 	mul.w	r2, r3, r2
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	0e5b      	lsrs	r3, r3, #25
 8002d10:	f003 0303 	and.w	r3, r3, #3
 8002d14:	3301      	adds	r3, #1
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d24:	69bb      	ldr	r3, [r7, #24]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3724      	adds	r7, #36	@ 0x24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	40021000 	.word	0x40021000
 8002d38:	08005764 	.word	0x08005764
 8002d3c:	00f42400 	.word	0x00f42400
 8002d40:	007a1200 	.word	0x007a1200

08002d44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d48:	4b03      	ldr	r3, [pc, #12]	@ (8002d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	200000c8 	.word	0x200000c8

08002d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d60:	f7ff fff0 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d64:	4602      	mov	r2, r0
 8002d66:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	0a1b      	lsrs	r3, r3, #8
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	4904      	ldr	r1, [pc, #16]	@ (8002d84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d72:	5ccb      	ldrb	r3, [r1, r3]
 8002d74:	f003 031f 	and.w	r3, r3, #31
 8002d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40021000 	.word	0x40021000
 8002d84:	0800575c 	.word	0x0800575c

08002d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d8c:	f7ff ffda 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d90:	4602      	mov	r2, r0
 8002d92:	4b06      	ldr	r3, [pc, #24]	@ (8002dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	0adb      	lsrs	r3, r3, #11
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	4904      	ldr	r1, [pc, #16]	@ (8002db0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d9e:	5ccb      	ldrb	r3, [r1, r3]
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	40021000 	.word	0x40021000
 8002db0:	0800575c 	.word	0x0800575c

08002db4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002dc0:	4b2a      	ldr	r3, [pc, #168]	@ (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002dcc:	f7ff f9ee 	bl	80021ac <HAL_PWREx_GetVoltageRange>
 8002dd0:	6178      	str	r0, [r7, #20]
 8002dd2:	e014      	b.n	8002dfe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dd4:	4b25      	ldr	r3, [pc, #148]	@ (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd8:	4a24      	ldr	r2, [pc, #144]	@ (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dde:	6593      	str	r3, [r2, #88]	@ 0x58
 8002de0:	4b22      	ldr	r3, [pc, #136]	@ (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002dec:	f7ff f9de 	bl	80021ac <HAL_PWREx_GetVoltageRange>
 8002df0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002df2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df6:	4a1d      	ldr	r2, [pc, #116]	@ (8002e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002df8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dfc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e04:	d10b      	bne.n	8002e1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b80      	cmp	r3, #128	@ 0x80
 8002e0a:	d919      	bls.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e10:	d902      	bls.n	8002e18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e12:	2302      	movs	r3, #2
 8002e14:	613b      	str	r3, [r7, #16]
 8002e16:	e013      	b.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e18:	2301      	movs	r3, #1
 8002e1a:	613b      	str	r3, [r7, #16]
 8002e1c:	e010      	b.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b80      	cmp	r3, #128	@ 0x80
 8002e22:	d902      	bls.n	8002e2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e24:	2303      	movs	r3, #3
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	e00a      	b.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b80      	cmp	r3, #128	@ 0x80
 8002e2e:	d102      	bne.n	8002e36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e30:	2302      	movs	r3, #2
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	e004      	b.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b70      	cmp	r3, #112	@ 0x70
 8002e3a:	d101      	bne.n	8002e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e40:	4b0b      	ldr	r3, [pc, #44]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f023 0207 	bic.w	r2, r3, #7
 8002e48:	4909      	ldr	r1, [pc, #36]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e50:	4b07      	ldr	r3, [pc, #28]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d001      	beq.n	8002e62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	40022000 	.word	0x40022000

08002e74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e80:	2300      	movs	r3, #0
 8002e82:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d041      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e94:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e98:	d02a      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002e9a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e9e:	d824      	bhi.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ea0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ea4:	d008      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ea6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002eaa:	d81e      	bhi.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00a      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002eb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eb4:	d010      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002eb6:	e018      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eb8:	4b86      	ldr	r3, [pc, #536]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	4a85      	ldr	r2, [pc, #532]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ec4:	e015      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3304      	adds	r3, #4
 8002eca:	2100      	movs	r1, #0
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f001 f829 	bl	8003f24 <RCCEx_PLLSAI1_Config>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ed6:	e00c      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3320      	adds	r3, #32
 8002edc:	2100      	movs	r1, #0
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f001 f914 	bl	800410c <RCCEx_PLLSAI2_Config>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ee8:	e003      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	74fb      	strb	r3, [r7, #19]
      break;
 8002eee:	e000      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002ef0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ef2:	7cfb      	ldrb	r3, [r7, #19]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d10b      	bne.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ef8:	4b76      	ldr	r3, [pc, #472]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002efe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f06:	4973      	ldr	r1, [pc, #460]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f0e:	e001      	b.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d041      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f28:	d02a      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f2a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f2e:	d824      	bhi.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f34:	d008      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f3a:	d81e      	bhi.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00a      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f44:	d010      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f46:	e018      	b.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f48:	4b62      	ldr	r3, [pc, #392]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4a61      	ldr	r2, [pc, #388]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f52:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f54:	e015      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	3304      	adds	r3, #4
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f000 ffe1 	bl	8003f24 <RCCEx_PLLSAI1_Config>
 8002f62:	4603      	mov	r3, r0
 8002f64:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f66:	e00c      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3320      	adds	r3, #32
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f001 f8cc 	bl	800410c <RCCEx_PLLSAI2_Config>
 8002f74:	4603      	mov	r3, r0
 8002f76:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f78:	e003      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	74fb      	strb	r3, [r7, #19]
      break;
 8002f7e:	e000      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f82:	7cfb      	ldrb	r3, [r7, #19]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10b      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f88:	4b52      	ldr	r3, [pc, #328]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f96:	494f      	ldr	r1, [pc, #316]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f9e:	e001      	b.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa0:	7cfb      	ldrb	r3, [r7, #19]
 8002fa2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80a0 	beq.w	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002fb6:	4b47      	ldr	r3, [pc, #284]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e000      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00d      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fcc:	4b41      	ldr	r3, [pc, #260]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd0:	4a40      	ldr	r2, [pc, #256]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fd8:	4b3e      	ldr	r3, [pc, #248]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe0:	60bb      	str	r3, [r7, #8]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a3a      	ldr	r2, [pc, #232]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ff4:	f7fd fe96 	bl	8000d24 <HAL_GetTick>
 8002ff8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ffa:	e009      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ffc:	f7fd fe92 	bl	8000d24 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d902      	bls.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	74fb      	strb	r3, [r7, #19]
        break;
 800300e:	e005      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003010:	4b31      	ldr	r3, [pc, #196]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0ef      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800301c:	7cfb      	ldrb	r3, [r7, #19]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d15c      	bne.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003022:	4b2c      	ldr	r3, [pc, #176]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003028:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800302c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d01f      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	429a      	cmp	r2, r3
 800303e:	d019      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003040:	4b24      	ldr	r3, [pc, #144]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800304a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800304c:	4b21      	ldr	r3, [pc, #132]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800304e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003052:	4a20      	ldr	r2, [pc, #128]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800305c:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800305e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003062:	4a1c      	ldr	r2, [pc, #112]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003064:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003068:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800306c:	4a19      	ldr	r2, [pc, #100]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d016      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307e:	f7fd fe51 	bl	8000d24 <HAL_GetTick>
 8003082:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003084:	e00b      	b.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003086:	f7fd fe4d 	bl	8000d24 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003094:	4293      	cmp	r3, r2
 8003096:	d902      	bls.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	74fb      	strb	r3, [r7, #19]
            break;
 800309c:	e006      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800309e:	4b0d      	ldr	r3, [pc, #52]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d0ec      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80030ac:	7cfb      	ldrb	r3, [r7, #19]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10c      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030b2:	4b08      	ldr	r3, [pc, #32]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030c2:	4904      	ldr	r1, [pc, #16]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030ca:	e009      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030cc:	7cfb      	ldrb	r3, [r7, #19]
 80030ce:	74bb      	strb	r3, [r7, #18]
 80030d0:	e006      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030dc:	7cfb      	ldrb	r3, [r7, #19]
 80030de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030e0:	7c7b      	ldrb	r3, [r7, #17]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d105      	bne.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e6:	4b9e      	ldr	r3, [pc, #632]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ea:	4a9d      	ldr	r2, [pc, #628]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00a      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030fe:	4b98      	ldr	r3, [pc, #608]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003104:	f023 0203 	bic.w	r2, r3, #3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310c:	4994      	ldr	r1, [pc, #592]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310e:	4313      	orrs	r3, r2
 8003110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00a      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003120:	4b8f      	ldr	r3, [pc, #572]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003126:	f023 020c 	bic.w	r2, r3, #12
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312e:	498c      	ldr	r1, [pc, #560]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003130:	4313      	orrs	r3, r2
 8003132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0304 	and.w	r3, r3, #4
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00a      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003142:	4b87      	ldr	r3, [pc, #540]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003148:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003150:	4983      	ldr	r1, [pc, #524]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003152:	4313      	orrs	r3, r2
 8003154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0308 	and.w	r3, r3, #8
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00a      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003164:	4b7e      	ldr	r3, [pc, #504]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003172:	497b      	ldr	r1, [pc, #492]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003174:	4313      	orrs	r3, r2
 8003176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0310 	and.w	r3, r3, #16
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00a      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003186:	4b76      	ldr	r3, [pc, #472]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003194:	4972      	ldr	r1, [pc, #456]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003196:	4313      	orrs	r3, r2
 8003198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0320 	and.w	r3, r3, #32
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d00a      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031a8:	4b6d      	ldr	r3, [pc, #436]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b6:	496a      	ldr	r1, [pc, #424]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00a      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031ca:	4b65      	ldr	r3, [pc, #404]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d8:	4961      	ldr	r1, [pc, #388]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00a      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031ec:	4b5c      	ldr	r3, [pc, #368]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031fa:	4959      	ldr	r1, [pc, #356]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00a      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800320e:	4b54      	ldr	r3, [pc, #336]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003214:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800321c:	4950      	ldr	r1, [pc, #320]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321e:	4313      	orrs	r3, r2
 8003220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00a      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003230:	4b4b      	ldr	r3, [pc, #300]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003236:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800323e:	4948      	ldr	r1, [pc, #288]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003240:	4313      	orrs	r3, r2
 8003242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00a      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003252:	4b43      	ldr	r3, [pc, #268]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003258:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003260:	493f      	ldr	r1, [pc, #252]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003262:	4313      	orrs	r3, r2
 8003264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d028      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003274:	4b3a      	ldr	r3, [pc, #232]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003282:	4937      	ldr	r1, [pc, #220]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003284:	4313      	orrs	r3, r2
 8003286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800328e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003292:	d106      	bne.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003294:	4b32      	ldr	r3, [pc, #200]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4a31      	ldr	r2, [pc, #196]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800329e:	60d3      	str	r3, [r2, #12]
 80032a0:	e011      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032aa:	d10c      	bne.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	3304      	adds	r3, #4
 80032b0:	2101      	movs	r1, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 fe36 	bl	8003f24 <RCCEx_PLLSAI1_Config>
 80032b8:	4603      	mov	r3, r0
 80032ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80032bc:	7cfb      	ldrb	r3, [r7, #19]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80032c2:	7cfb      	ldrb	r3, [r7, #19]
 80032c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d028      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032d2:	4b23      	ldr	r3, [pc, #140]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e0:	491f      	ldr	r1, [pc, #124]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032f0:	d106      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032fc:	60d3      	str	r3, [r2, #12]
 80032fe:	e011      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003304:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003308:	d10c      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3304      	adds	r3, #4
 800330e:	2101      	movs	r1, #1
 8003310:	4618      	mov	r0, r3
 8003312:	f000 fe07 	bl	8003f24 <RCCEx_PLLSAI1_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800331a:	7cfb      	ldrb	r3, [r7, #19]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d02b      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003330:	4b0b      	ldr	r3, [pc, #44]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003336:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800333e:	4908      	ldr	r1, [pc, #32]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800334a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800334e:	d109      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003350:	4b03      	ldr	r3, [pc, #12]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4a02      	ldr	r2, [pc, #8]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800335a:	60d3      	str	r3, [r2, #12]
 800335c:	e014      	b.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800335e:	bf00      	nop
 8003360:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003368:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800336c:	d10c      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3304      	adds	r3, #4
 8003372:	2101      	movs	r1, #1
 8003374:	4618      	mov	r0, r3
 8003376:	f000 fdd5 	bl	8003f24 <RCCEx_PLLSAI1_Config>
 800337a:	4603      	mov	r3, r0
 800337c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800337e:	7cfb      	ldrb	r3, [r7, #19]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003384:	7cfb      	ldrb	r3, [r7, #19]
 8003386:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d02f      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003394:	4b2b      	ldr	r3, [pc, #172]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800339a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033a2:	4928      	ldr	r1, [pc, #160]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033b2:	d10d      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3304      	adds	r3, #4
 80033b8:	2102      	movs	r1, #2
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fdb2 	bl	8003f24 <RCCEx_PLLSAI1_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033c4:	7cfb      	ldrb	r3, [r7, #19]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d014      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80033ca:	7cfb      	ldrb	r3, [r7, #19]
 80033cc:	74bb      	strb	r3, [r7, #18]
 80033ce:	e011      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033d8:	d10c      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	3320      	adds	r3, #32
 80033de:	2102      	movs	r1, #2
 80033e0:	4618      	mov	r0, r3
 80033e2:	f000 fe93 	bl	800410c <RCCEx_PLLSAI2_Config>
 80033e6:	4603      	mov	r3, r0
 80033e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ea:	7cfb      	ldrb	r3, [r7, #19]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80033f0:	7cfb      	ldrb	r3, [r7, #19]
 80033f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00a      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003400:	4b10      	ldr	r3, [pc, #64]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003406:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800340e:	490d      	ldr	r1, [pc, #52]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003410:	4313      	orrs	r3, r2
 8003412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00b      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003422:	4b08      	ldr	r3, [pc, #32]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003428:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003432:	4904      	ldr	r1, [pc, #16]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800343a:	7cbb      	ldrb	r3, [r7, #18]
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40021000 	.word	0x40021000

08003448 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003450:	2300      	movs	r3, #0
 8003452:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800345a:	d13e      	bne.n	80034da <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800345c:	4bb2      	ldr	r3, [pc, #712]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800345e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003466:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800346e:	d028      	beq.n	80034c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003476:	f200 8542 	bhi.w	8003efe <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003480:	d005      	beq.n	800348e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003488:	d00e      	beq.n	80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800348a:	f000 bd38 	b.w	8003efe <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800348e:	4ba6      	ldr	r3, [pc, #664]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b02      	cmp	r3, #2
 800349a:	f040 8532 	bne.w	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 800349e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034a2:	61fb      	str	r3, [r7, #28]
      break;
 80034a4:	f000 bd2d 	b.w	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80034a8:	4b9f      	ldr	r3, [pc, #636]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	f040 8527 	bne.w	8003f06 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 80034b8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80034bc:	61fb      	str	r3, [r7, #28]
      break;
 80034be:	f000 bd22 	b.w	8003f06 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80034c2:	4b99      	ldr	r3, [pc, #612]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034ce:	f040 851c 	bne.w	8003f0a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 80034d2:	4b96      	ldr	r3, [pc, #600]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80034d4:	61fb      	str	r3, [r7, #28]
      break;
 80034d6:	f000 bd18 	b.w	8003f0a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034da:	4b93      	ldr	r3, [pc, #588]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d036      	beq.n	8003558 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d840      	bhi.n	8003572 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d003      	beq.n	80034fe <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d020      	beq.n	800353e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80034fc:	e039      	b.n	8003572 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80034fe:	4b8a      	ldr	r3, [pc, #552]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d116      	bne.n	8003538 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800350a:	4b87      	ldr	r3, [pc, #540]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d005      	beq.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003516:	4b84      	ldr	r3, [pc, #528]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	091b      	lsrs	r3, r3, #4
 800351c:	f003 030f 	and.w	r3, r3, #15
 8003520:	e005      	b.n	800352e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003522:	4b81      	ldr	r3, [pc, #516]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003524:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003528:	0a1b      	lsrs	r3, r3, #8
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	4a80      	ldr	r2, [pc, #512]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8003530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003534:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003536:	e01f      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	61bb      	str	r3, [r7, #24]
      break;
 800353c:	e01c      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800353e:	4b7a      	ldr	r3, [pc, #488]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800354a:	d102      	bne.n	8003552 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800354c:	4b79      	ldr	r3, [pc, #484]	@ (8003734 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800354e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003550:	e012      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003552:	2300      	movs	r3, #0
 8003554:	61bb      	str	r3, [r7, #24]
      break;
 8003556:	e00f      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003558:	4b73      	ldr	r3, [pc, #460]	@ (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003560:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003564:	d102      	bne.n	800356c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003566:	4b74      	ldr	r3, [pc, #464]	@ (8003738 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003568:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800356a:	e005      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	61bb      	str	r3, [r7, #24]
      break;
 8003570:	e002      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	61bb      	str	r3, [r7, #24]
      break;
 8003576:	bf00      	nop
    }

    switch(PeriphClk)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800357e:	f000 80dd 	beq.w	800373c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003588:	f200 84c1 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003592:	f000 80d3 	beq.w	800373c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800359c:	f200 84b7 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a6:	f000 835f 	beq.w	8003c68 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035b0:	f200 84ad 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035ba:	f000 847e 	beq.w	8003eba <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035c4:	f200 84a3 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035ce:	f000 82cd 	beq.w	8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035d8:	f200 8499 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035e2:	f000 80ab 	beq.w	800373c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ec:	f200 848f 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035f6:	f000 8090 	beq.w	800371a <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003600:	f200 8485 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800360a:	d07f      	beq.n	800370c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003612:	f200 847c 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361c:	f000 8403 	beq.w	8003e26 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003626:	f200 8472 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003630:	f000 83af 	beq.w	8003d92 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800363a:	f200 8468 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003644:	f000 8379 	beq.w	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800364e:	f200 845e 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b80      	cmp	r3, #128	@ 0x80
 8003656:	f000 8344 	beq.w	8003ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b80      	cmp	r3, #128	@ 0x80
 800365e:	f200 8456 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b20      	cmp	r3, #32
 8003666:	d84b      	bhi.n	8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	f000 844f 	beq.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3b01      	subs	r3, #1
 8003674:	2b1f      	cmp	r3, #31
 8003676:	f200 844a 	bhi.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800367a:	a201      	add	r2, pc, #4	@ (adr r2, 8003680 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800367c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003680:	08003869 	.word	0x08003869
 8003684:	080038d7 	.word	0x080038d7
 8003688:	08003f0f 	.word	0x08003f0f
 800368c:	0800396b 	.word	0x0800396b
 8003690:	08003f0f 	.word	0x08003f0f
 8003694:	08003f0f 	.word	0x08003f0f
 8003698:	08003f0f 	.word	0x08003f0f
 800369c:	080039f1 	.word	0x080039f1
 80036a0:	08003f0f 	.word	0x08003f0f
 80036a4:	08003f0f 	.word	0x08003f0f
 80036a8:	08003f0f 	.word	0x08003f0f
 80036ac:	08003f0f 	.word	0x08003f0f
 80036b0:	08003f0f 	.word	0x08003f0f
 80036b4:	08003f0f 	.word	0x08003f0f
 80036b8:	08003f0f 	.word	0x08003f0f
 80036bc:	08003a69 	.word	0x08003a69
 80036c0:	08003f0f 	.word	0x08003f0f
 80036c4:	08003f0f 	.word	0x08003f0f
 80036c8:	08003f0f 	.word	0x08003f0f
 80036cc:	08003f0f 	.word	0x08003f0f
 80036d0:	08003f0f 	.word	0x08003f0f
 80036d4:	08003f0f 	.word	0x08003f0f
 80036d8:	08003f0f 	.word	0x08003f0f
 80036dc:	08003f0f 	.word	0x08003f0f
 80036e0:	08003f0f 	.word	0x08003f0f
 80036e4:	08003f0f 	.word	0x08003f0f
 80036e8:	08003f0f 	.word	0x08003f0f
 80036ec:	08003f0f 	.word	0x08003f0f
 80036f0:	08003f0f 	.word	0x08003f0f
 80036f4:	08003f0f 	.word	0x08003f0f
 80036f8:	08003f0f 	.word	0x08003f0f
 80036fc:	08003aeb 	.word	0x08003aeb
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b40      	cmp	r3, #64	@ 0x40
 8003704:	f000 82c1 	beq.w	8003c8a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003708:	f000 bc01 	b.w	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800370c:	69b9      	ldr	r1, [r7, #24]
 800370e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003712:	f000 fdd9 	bl	80042c8 <RCCEx_GetSAIxPeriphCLKFreq>
 8003716:	61f8      	str	r0, [r7, #28]
      break;
 8003718:	e3fa      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800371a:	69b9      	ldr	r1, [r7, #24]
 800371c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003720:	f000 fdd2 	bl	80042c8 <RCCEx_GetSAIxPeriphCLKFreq>
 8003724:	61f8      	str	r0, [r7, #28]
      break;
 8003726:	e3f3      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003728:	40021000 	.word	0x40021000
 800372c:	0003d090 	.word	0x0003d090
 8003730:	08005764 	.word	0x08005764
 8003734:	00f42400 	.word	0x00f42400
 8003738:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800373c:	4ba9      	ldr	r3, [pc, #676]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003742:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003746:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800374e:	d00c      	beq.n	800376a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003756:	d87f      	bhi.n	8003858 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800375e:	d04e      	beq.n	80037fe <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003766:	d01d      	beq.n	80037a4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003768:	e076      	b.n	8003858 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800376a:	4b9e      	ldr	r3, [pc, #632]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b02      	cmp	r3, #2
 8003774:	d172      	bne.n	800385c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003776:	4b9b      	ldr	r3, [pc, #620]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d005      	beq.n	800378e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003782:	4b98      	ldr	r3, [pc, #608]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	091b      	lsrs	r3, r3, #4
 8003788:	f003 030f 	and.w	r3, r3, #15
 800378c:	e005      	b.n	800379a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800378e:	4b95      	ldr	r3, [pc, #596]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003790:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003794:	0a1b      	lsrs	r3, r3, #8
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	4a93      	ldr	r2, [pc, #588]	@ (80039e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800379c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a0:	61fb      	str	r3, [r7, #28]
          break;
 80037a2:	e05b      	b.n	800385c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80037a4:	4b8f      	ldr	r3, [pc, #572]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037b0:	d156      	bne.n	8003860 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80037b2:	4b8c      	ldr	r3, [pc, #560]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037be:	d14f      	bne.n	8003860 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80037c0:	4b88      	ldr	r3, [pc, #544]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	0a1b      	lsrs	r3, r3, #8
 80037c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037ca:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	fb03 f202 	mul.w	r2, r3, r2
 80037d4:	4b83      	ldr	r3, [pc, #524]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	091b      	lsrs	r3, r3, #4
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	3301      	adds	r3, #1
 80037e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80037e6:	4b7f      	ldr	r3, [pc, #508]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	0d5b      	lsrs	r3, r3, #21
 80037ec:	f003 0303 	and.w	r3, r3, #3
 80037f0:	3301      	adds	r3, #1
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fa:	61fb      	str	r3, [r7, #28]
          break;
 80037fc:	e030      	b.n	8003860 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80037fe:	4b79      	ldr	r3, [pc, #484]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003806:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800380a:	d12b      	bne.n	8003864 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800380c:	4b75      	ldr	r3, [pc, #468]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003814:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003818:	d124      	bne.n	8003864 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800381a:	4b72      	ldr	r3, [pc, #456]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	0a1b      	lsrs	r3, r3, #8
 8003820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003824:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	fb03 f202 	mul.w	r2, r3, r2
 800382e:	4b6d      	ldr	r3, [pc, #436]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	091b      	lsrs	r3, r3, #4
 8003834:	f003 0307 	and.w	r3, r3, #7
 8003838:	3301      	adds	r3, #1
 800383a:	fbb2 f3f3 	udiv	r3, r2, r3
 800383e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003840:	4b68      	ldr	r3, [pc, #416]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	0d5b      	lsrs	r3, r3, #21
 8003846:	f003 0303 	and.w	r3, r3, #3
 800384a:	3301      	adds	r3, #1
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	fbb2 f3f3 	udiv	r3, r2, r3
 8003854:	61fb      	str	r3, [r7, #28]
          break;
 8003856:	e005      	b.n	8003864 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8003858:	bf00      	nop
 800385a:	e359      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800385c:	bf00      	nop
 800385e:	e357      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003860:	bf00      	nop
 8003862:	e355      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003864:	bf00      	nop
        break;
 8003866:	e353      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003868:	4b5e      	ldr	r3, [pc, #376]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800386a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	2b03      	cmp	r3, #3
 8003878:	d827      	bhi.n	80038ca <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800387a:	a201      	add	r2, pc, #4	@ (adr r2, 8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800387c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003880:	08003891 	.word	0x08003891
 8003884:	08003899 	.word	0x08003899
 8003888:	080038a1 	.word	0x080038a1
 800388c:	080038b5 	.word	0x080038b5
          frequency = HAL_RCC_GetPCLK2Freq();
 8003890:	f7ff fa7a 	bl	8002d88 <HAL_RCC_GetPCLK2Freq>
 8003894:	61f8      	str	r0, [r7, #28]
          break;
 8003896:	e01d      	b.n	80038d4 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003898:	f7ff f9c8 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 800389c:	61f8      	str	r0, [r7, #28]
          break;
 800389e:	e019      	b.n	80038d4 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038a0:	4b50      	ldr	r3, [pc, #320]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ac:	d10f      	bne.n	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 80038ae:	4b4f      	ldr	r3, [pc, #316]	@ (80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80038b0:	61fb      	str	r3, [r7, #28]
          break;
 80038b2:	e00c      	b.n	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80038b4:	4b4b      	ldr	r3, [pc, #300]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d107      	bne.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 80038c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038c6:	61fb      	str	r3, [r7, #28]
          break;
 80038c8:	e003      	b.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 80038ca:	bf00      	nop
 80038cc:	e320      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038ce:	bf00      	nop
 80038d0:	e31e      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038d2:	bf00      	nop
        break;
 80038d4:	e31c      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80038d6:	4b43      	ldr	r3, [pc, #268]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038dc:	f003 030c 	and.w	r3, r3, #12
 80038e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2b0c      	cmp	r3, #12
 80038e6:	d83a      	bhi.n	800395e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80038e8:	a201      	add	r2, pc, #4	@ (adr r2, 80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 80038ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ee:	bf00      	nop
 80038f0:	08003925 	.word	0x08003925
 80038f4:	0800395f 	.word	0x0800395f
 80038f8:	0800395f 	.word	0x0800395f
 80038fc:	0800395f 	.word	0x0800395f
 8003900:	0800392d 	.word	0x0800392d
 8003904:	0800395f 	.word	0x0800395f
 8003908:	0800395f 	.word	0x0800395f
 800390c:	0800395f 	.word	0x0800395f
 8003910:	08003935 	.word	0x08003935
 8003914:	0800395f 	.word	0x0800395f
 8003918:	0800395f 	.word	0x0800395f
 800391c:	0800395f 	.word	0x0800395f
 8003920:	08003949 	.word	0x08003949
          frequency = HAL_RCC_GetPCLK1Freq();
 8003924:	f7ff fa1a 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003928:	61f8      	str	r0, [r7, #28]
          break;
 800392a:	e01d      	b.n	8003968 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 800392c:	f7ff f97e 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003930:	61f8      	str	r0, [r7, #28]
          break;
 8003932:	e019      	b.n	8003968 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003934:	4b2b      	ldr	r3, [pc, #172]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800393c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003940:	d10f      	bne.n	8003962 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8003942:	4b2a      	ldr	r3, [pc, #168]	@ (80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003944:	61fb      	str	r3, [r7, #28]
          break;
 8003946:	e00c      	b.n	8003962 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003948:	4b26      	ldr	r3, [pc, #152]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b02      	cmp	r3, #2
 8003954:	d107      	bne.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8003956:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800395a:	61fb      	str	r3, [r7, #28]
          break;
 800395c:	e003      	b.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800395e:	bf00      	nop
 8003960:	e2d6      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003962:	bf00      	nop
 8003964:	e2d4      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003966:	bf00      	nop
        break;
 8003968:	e2d2      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800396a:	4b1e      	ldr	r3, [pc, #120]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800396c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003970:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003974:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b30      	cmp	r3, #48	@ 0x30
 800397a:	d021      	beq.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	2b30      	cmp	r3, #48	@ 0x30
 8003980:	d829      	bhi.n	80039d6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	2b20      	cmp	r3, #32
 8003986:	d011      	beq.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	2b20      	cmp	r3, #32
 800398c:	d823      	bhi.n	80039d6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	2b10      	cmp	r3, #16
 8003998:	d004      	beq.n	80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800399a:	e01c      	b.n	80039d6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800399c:	f7ff f9de 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 80039a0:	61f8      	str	r0, [r7, #28]
          break;
 80039a2:	e01d      	b.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 80039a4:	f7ff f942 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 80039a8:	61f8      	str	r0, [r7, #28]
          break;
 80039aa:	e019      	b.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80039ac:	4b0d      	ldr	r3, [pc, #52]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b8:	d10f      	bne.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 80039ba:	4b0c      	ldr	r3, [pc, #48]	@ (80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80039bc:	61fb      	str	r3, [r7, #28]
          break;
 80039be:	e00c      	b.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80039c0:	4b08      	ldr	r3, [pc, #32]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80039c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d107      	bne.n	80039de <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 80039ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039d2:	61fb      	str	r3, [r7, #28]
          break;
 80039d4:	e003      	b.n	80039de <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 80039d6:	bf00      	nop
 80039d8:	e29a      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039da:	bf00      	nop
 80039dc:	e298      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039de:	bf00      	nop
        break;
 80039e0:	e296      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80039e2:	bf00      	nop
 80039e4:	40021000 	.word	0x40021000
 80039e8:	08005764 	.word	0x08005764
 80039ec:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80039f0:	4b9b      	ldr	r3, [pc, #620]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80039fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a00:	d021      	beq.n	8003a46 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a06:	d829      	bhi.n	8003a5c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b80      	cmp	r3, #128	@ 0x80
 8003a0c:	d011      	beq.n	8003a32 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	2b80      	cmp	r3, #128	@ 0x80
 8003a12:	d823      	bhi.n	8003a5c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	2b40      	cmp	r3, #64	@ 0x40
 8003a1e:	d004      	beq.n	8003a2a <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8003a20:	e01c      	b.n	8003a5c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a22:	f7ff f99b 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003a26:	61f8      	str	r0, [r7, #28]
          break;
 8003a28:	e01d      	b.n	8003a66 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a2a:	f7ff f8ff 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003a2e:	61f8      	str	r0, [r7, #28]
          break;
 8003a30:	e019      	b.n	8003a66 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a32:	4b8b      	ldr	r3, [pc, #556]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a3e:	d10f      	bne.n	8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8003a40:	4b88      	ldr	r3, [pc, #544]	@ (8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003a42:	61fb      	str	r3, [r7, #28]
          break;
 8003a44:	e00c      	b.n	8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a46:	4b86      	ldr	r3, [pc, #536]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d107      	bne.n	8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8003a54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a58:	61fb      	str	r3, [r7, #28]
          break;
 8003a5a:	e003      	b.n	8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8003a5c:	bf00      	nop
 8003a5e:	e257      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a60:	bf00      	nop
 8003a62:	e255      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a64:	bf00      	nop
        break;
 8003a66:	e253      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003a68:	4b7d      	ldr	r3, [pc, #500]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a72:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a7a:	d025      	beq.n	8003ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a82:	d82c      	bhi.n	8003ade <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a8a:	d013      	beq.n	8003ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a92:	d824      	bhi.n	8003ade <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d004      	beq.n	8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aa0:	d004      	beq.n	8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003aa2:	e01c      	b.n	8003ade <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003aa4:	f7ff f95a 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003aa8:	61f8      	str	r0, [r7, #28]
          break;
 8003aaa:	e01d      	b.n	8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003aac:	f7ff f8be 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003ab0:	61f8      	str	r0, [r7, #28]
          break;
 8003ab2:	e019      	b.n	8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ab4:	4b6a      	ldr	r3, [pc, #424]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003abc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac0:	d10f      	bne.n	8003ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003ac2:	4b68      	ldr	r3, [pc, #416]	@ (8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003ac4:	61fb      	str	r3, [r7, #28]
          break;
 8003ac6:	e00c      	b.n	8003ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ac8:	4b65      	ldr	r3, [pc, #404]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d107      	bne.n	8003ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ada:	61fb      	str	r3, [r7, #28]
          break;
 8003adc:	e003      	b.n	8003ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8003ade:	bf00      	nop
 8003ae0:	e216      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ae2:	bf00      	nop
 8003ae4:	e214      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ae6:	bf00      	nop
        break;
 8003ae8:	e212      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003aea:	4b5d      	ldr	r3, [pc, #372]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003af0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003af4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003afc:	d025      	beq.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b04:	d82c      	bhi.n	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b0c:	d013      	beq.n	8003b36 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b14:	d824      	bhi.n	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d004      	beq.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b22:	d004      	beq.n	8003b2e <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8003b24:	e01c      	b.n	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b26:	f7ff f919 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003b2a:	61f8      	str	r0, [r7, #28]
          break;
 8003b2c:	e01d      	b.n	8003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b2e:	f7ff f87d 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003b32:	61f8      	str	r0, [r7, #28]
          break;
 8003b34:	e019      	b.n	8003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b36:	4b4a      	ldr	r3, [pc, #296]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b42:	d10f      	bne.n	8003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003b44:	4b47      	ldr	r3, [pc, #284]	@ (8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003b46:	61fb      	str	r3, [r7, #28]
          break;
 8003b48:	e00c      	b.n	8003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b4a:	4b45      	ldr	r3, [pc, #276]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d107      	bne.n	8003b68 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8003b58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b5c:	61fb      	str	r3, [r7, #28]
          break;
 8003b5e:	e003      	b.n	8003b68 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003b60:	bf00      	nop
 8003b62:	e1d5      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b64:	bf00      	nop
 8003b66:	e1d3      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b68:	bf00      	nop
        break;
 8003b6a:	e1d1      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003b6c:	4b3c      	ldr	r3, [pc, #240]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b76:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b7e:	d00c      	beq.n	8003b9a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b86:	d864      	bhi.n	8003c52 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b8e:	d008      	beq.n	8003ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b96:	d030      	beq.n	8003bfa <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003b98:	e05b      	b.n	8003c52 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b9a:	f7ff f847 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003b9e:	61f8      	str	r0, [r7, #28]
          break;
 8003ba0:	e05c      	b.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003baa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bae:	d152      	bne.n	8003c56 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d04c      	beq.n	8003c56 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003bbc:	4b28      	ldr	r3, [pc, #160]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	0a1b      	lsrs	r3, r3, #8
 8003bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bc6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	fb03 f202 	mul.w	r2, r3, r2
 8003bd0:	4b23      	ldr	r3, [pc, #140]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	091b      	lsrs	r3, r3, #4
 8003bd6:	f003 0307 	and.w	r3, r3, #7
 8003bda:	3301      	adds	r3, #1
 8003bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003be2:	4b1f      	ldr	r3, [pc, #124]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	0e5b      	lsrs	r3, r3, #25
 8003be8:	f003 0303 	and.w	r3, r3, #3
 8003bec:	3301      	adds	r3, #1
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf6:	61fb      	str	r3, [r7, #28]
          break;
 8003bf8:	e02d      	b.n	8003c56 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8003bfa:	4b19      	ldr	r3, [pc, #100]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c06:	d128      	bne.n	8003c5a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8003c08:	4b15      	ldr	r3, [pc, #84]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d022      	beq.n	8003c5a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003c14:	4b12      	ldr	r3, [pc, #72]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	0a1b      	lsrs	r3, r3, #8
 8003c1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c1e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	fb03 f202 	mul.w	r2, r3, r2
 8003c28:	4b0d      	ldr	r3, [pc, #52]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	f003 0307 	and.w	r3, r3, #7
 8003c32:	3301      	adds	r3, #1
 8003c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c38:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8003c3a:	4b09      	ldr	r3, [pc, #36]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	0e5b      	lsrs	r3, r3, #25
 8003c40:	f003 0303 	and.w	r3, r3, #3
 8003c44:	3301      	adds	r3, #1
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4e:	61fb      	str	r3, [r7, #28]
          break;
 8003c50:	e003      	b.n	8003c5a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8003c52:	bf00      	nop
 8003c54:	e15c      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c56:	bf00      	nop
 8003c58:	e15a      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c5a:	bf00      	nop
        break;
 8003c5c:	e158      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003c5e:	bf00      	nop
 8003c60:	40021000 	.word	0x40021000
 8003c64:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003c68:	4b9d      	ldr	r3, [pc, #628]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c72:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d103      	bne.n	8003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003c7a:	f7ff f885 	bl	8002d88 <HAL_RCC_GetPCLK2Freq>
 8003c7e:	61f8      	str	r0, [r7, #28]
        break;
 8003c80:	e146      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c82:	f7fe ffd3 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003c86:	61f8      	str	r0, [r7, #28]
        break;
 8003c88:	e142      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003c8a:	4b95      	ldr	r3, [pc, #596]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c90:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c94:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c9c:	d013      	beq.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ca4:	d819      	bhi.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d004      	beq.n	8003cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cb2:	d004      	beq.n	8003cbe <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003cb4:	e011      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cb6:	f7ff f851 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003cba:	61f8      	str	r0, [r7, #28]
          break;
 8003cbc:	e010      	b.n	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cbe:	f7fe ffb5 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003cc2:	61f8      	str	r0, [r7, #28]
          break;
 8003cc4:	e00c      	b.n	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003cc6:	4b86      	ldr	r3, [pc, #536]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd2:	d104      	bne.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003cd4:	4b83      	ldr	r3, [pc, #524]	@ (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003cd6:	61fb      	str	r3, [r7, #28]
          break;
 8003cd8:	e001      	b.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8003cda:	bf00      	nop
 8003cdc:	e118      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cde:	bf00      	nop
        break;
 8003ce0:	e116      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003ce2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003cec:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cf4:	d013      	beq.n	8003d1e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cfc:	d819      	bhi.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d004      	beq.n	8003d0e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d0a:	d004      	beq.n	8003d16 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8003d0c:	e011      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d0e:	f7ff f825 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003d12:	61f8      	str	r0, [r7, #28]
          break;
 8003d14:	e010      	b.n	8003d38 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d16:	f7fe ff89 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003d1a:	61f8      	str	r0, [r7, #28]
          break;
 8003d1c:	e00c      	b.n	8003d38 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d1e:	4b70      	ldr	r3, [pc, #448]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2a:	d104      	bne.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8003d2c:	4b6d      	ldr	r3, [pc, #436]	@ (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003d2e:	61fb      	str	r3, [r7, #28]
          break;
 8003d30:	e001      	b.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8003d32:	bf00      	nop
 8003d34:	e0ec      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d36:	bf00      	nop
        break;
 8003d38:	e0ea      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003d3a:	4b69      	ldr	r3, [pc, #420]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d44:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d4c:	d013      	beq.n	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d54:	d819      	bhi.n	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d004      	beq.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d62:	d004      	beq.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003d64:	e011      	b.n	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d66:	f7fe fff9 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003d6a:	61f8      	str	r0, [r7, #28]
          break;
 8003d6c:	e010      	b.n	8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d6e:	f7fe ff5d 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003d72:	61f8      	str	r0, [r7, #28]
          break;
 8003d74:	e00c      	b.n	8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d76:	4b5a      	ldr	r3, [pc, #360]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d82:	d104      	bne.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003d84:	4b57      	ldr	r3, [pc, #348]	@ (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003d86:	61fb      	str	r3, [r7, #28]
          break;
 8003d88:	e001      	b.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003d8a:	bf00      	nop
 8003d8c:	e0c0      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d8e:	bf00      	nop
        break;
 8003d90:	e0be      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003d92:	4b53      	ldr	r3, [pc, #332]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d98:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003d9c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003da4:	d02c      	beq.n	8003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003dac:	d833      	bhi.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003db4:	d01a      	beq.n	8003dec <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003dbc:	d82b      	bhi.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d004      	beq.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003dca:	d004      	beq.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8003dcc:	e023      	b.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003dce:	f7fe ffc5 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003dd2:	61f8      	str	r0, [r7, #28]
          break;
 8003dd4:	e026      	b.n	8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003dd6:	4b42      	ldr	r3, [pc, #264]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d11a      	bne.n	8003e1a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003de4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003de8:	61fb      	str	r3, [r7, #28]
          break;
 8003dea:	e016      	b.n	8003e1a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003dec:	4b3c      	ldr	r3, [pc, #240]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003df4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df8:	d111      	bne.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8003dfa:	4b3a      	ldr	r3, [pc, #232]	@ (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003dfc:	61fb      	str	r3, [r7, #28]
          break;
 8003dfe:	e00e      	b.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e00:	4b37      	ldr	r3, [pc, #220]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d109      	bne.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8003e0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e12:	61fb      	str	r3, [r7, #28]
          break;
 8003e14:	e005      	b.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8003e16:	bf00      	nop
 8003e18:	e07a      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e1a:	bf00      	nop
 8003e1c:	e078      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e1e:	bf00      	nop
 8003e20:	e076      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e22:	bf00      	nop
        break;
 8003e24:	e074      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003e26:	4b2e      	ldr	r3, [pc, #184]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003e30:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e38:	d02c      	beq.n	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e40:	d833      	bhi.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e48:	d01a      	beq.n	8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e50:	d82b      	bhi.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d004      	beq.n	8003e62 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e5e:	d004      	beq.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003e60:	e023      	b.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e62:	f7fe ff7b 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003e66:	61f8      	str	r0, [r7, #28]
          break;
 8003e68:	e026      	b.n	8003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d11a      	bne.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003e78:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003e7c:	61fb      	str	r3, [r7, #28]
          break;
 8003e7e:	e016      	b.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e80:	4b17      	ldr	r3, [pc, #92]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e8c:	d111      	bne.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8003e8e:	4b15      	ldr	r3, [pc, #84]	@ (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003e90:	61fb      	str	r3, [r7, #28]
          break;
 8003e92:	e00e      	b.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e94:	4b12      	ldr	r3, [pc, #72]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d109      	bne.n	8003eb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003ea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ea6:	61fb      	str	r3, [r7, #28]
          break;
 8003ea8:	e005      	b.n	8003eb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8003eaa:	bf00      	nop
 8003eac:	e030      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003eae:	bf00      	nop
 8003eb0:	e02e      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003eb2:	bf00      	nop
 8003eb4:	e02c      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003eb6:	bf00      	nop
        break;
 8003eb8:	e02a      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8003eba:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003ec4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d004      	beq.n	8003ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ed2:	d009      	beq.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003ed4:	e012      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ed6:	f7fe ff41 	bl	8002d5c <HAL_RCC_GetPCLK1Freq>
 8003eda:	61f8      	str	r0, [r7, #28]
          break;
 8003edc:	e00e      	b.n	8003efc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8003ede:	bf00      	nop
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8003f1c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef4:	d101      	bne.n	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8003f20 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003ef8:	61fb      	str	r3, [r7, #28]
          break;
 8003efa:	bf00      	nop
        break;
 8003efc:	e008      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003efe:	bf00      	nop
 8003f00:	e006      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f02:	bf00      	nop
 8003f04:	e004      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f06:	bf00      	nop
 8003f08:	e002      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f0a:	bf00      	nop
 8003f0c:	e000      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f0e:	bf00      	nop
    }
  }

  return(frequency);
 8003f10:	69fb      	ldr	r3, [r7, #28]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3720      	adds	r7, #32
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	00f42400 	.word	0x00f42400

08003f24 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f32:	4b75      	ldr	r3, [pc, #468]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d018      	beq.n	8003f70 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f3e:	4b72      	ldr	r3, [pc, #456]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	f003 0203 	and.w	r2, r3, #3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d10d      	bne.n	8003f6a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
       ||
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d009      	beq.n	8003f6a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003f56:	4b6c      	ldr	r3, [pc, #432]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	091b      	lsrs	r3, r3, #4
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
       ||
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d047      	beq.n	8003ffa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
 8003f6e:	e044      	b.n	8003ffa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b03      	cmp	r3, #3
 8003f76:	d018      	beq.n	8003faa <RCCEx_PLLSAI1_Config+0x86>
 8003f78:	2b03      	cmp	r3, #3
 8003f7a:	d825      	bhi.n	8003fc8 <RCCEx_PLLSAI1_Config+0xa4>
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d002      	beq.n	8003f86 <RCCEx_PLLSAI1_Config+0x62>
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d009      	beq.n	8003f98 <RCCEx_PLLSAI1_Config+0x74>
 8003f84:	e020      	b.n	8003fc8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f86:	4b60      	ldr	r3, [pc, #384]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d11d      	bne.n	8003fce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f96:	e01a      	b.n	8003fce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f98:	4b5b      	ldr	r3, [pc, #364]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d116      	bne.n	8003fd2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fa8:	e013      	b.n	8003fd2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003faa:	4b57      	ldr	r3, [pc, #348]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10f      	bne.n	8003fd6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fb6:	4b54      	ldr	r3, [pc, #336]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d109      	bne.n	8003fd6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fc6:	e006      	b.n	8003fd6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	73fb      	strb	r3, [r7, #15]
      break;
 8003fcc:	e004      	b.n	8003fd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003fce:	bf00      	nop
 8003fd0:	e002      	b.n	8003fd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003fd2:	bf00      	nop
 8003fd4:	e000      	b.n	8003fd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003fd6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003fd8:	7bfb      	ldrb	r3, [r7, #15]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10d      	bne.n	8003ffa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003fde:	4b4a      	ldr	r3, [pc, #296]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6819      	ldr	r1, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	011b      	lsls	r3, r3, #4
 8003ff2:	430b      	orrs	r3, r1
 8003ff4:	4944      	ldr	r1, [pc, #272]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d17d      	bne.n	80040fc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004000:	4b41      	ldr	r3, [pc, #260]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a40      	ldr	r2, [pc, #256]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004006:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800400a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800400c:	f7fc fe8a 	bl	8000d24 <HAL_GetTick>
 8004010:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004012:	e009      	b.n	8004028 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004014:	f7fc fe86 	bl	8000d24 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d902      	bls.n	8004028 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	73fb      	strb	r3, [r7, #15]
        break;
 8004026:	e005      	b.n	8004034 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004028:	4b37      	ldr	r3, [pc, #220]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1ef      	bne.n	8004014 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004034:	7bfb      	ldrb	r3, [r7, #15]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d160      	bne.n	80040fc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d111      	bne.n	8004064 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004040:	4b31      	ldr	r3, [pc, #196]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6892      	ldr	r2, [r2, #8]
 8004050:	0211      	lsls	r1, r2, #8
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	68d2      	ldr	r2, [r2, #12]
 8004056:	0912      	lsrs	r2, r2, #4
 8004058:	0452      	lsls	r2, r2, #17
 800405a:	430a      	orrs	r2, r1
 800405c:	492a      	ldr	r1, [pc, #168]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800405e:	4313      	orrs	r3, r2
 8004060:	610b      	str	r3, [r1, #16]
 8004062:	e027      	b.n	80040b4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d112      	bne.n	8004090 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800406a:	4b27      	ldr	r3, [pc, #156]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004072:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	6892      	ldr	r2, [r2, #8]
 800407a:	0211      	lsls	r1, r2, #8
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6912      	ldr	r2, [r2, #16]
 8004080:	0852      	lsrs	r2, r2, #1
 8004082:	3a01      	subs	r2, #1
 8004084:	0552      	lsls	r2, r2, #21
 8004086:	430a      	orrs	r2, r1
 8004088:	491f      	ldr	r1, [pc, #124]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800408a:	4313      	orrs	r3, r2
 800408c:	610b      	str	r3, [r1, #16]
 800408e:	e011      	b.n	80040b4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004090:	4b1d      	ldr	r3, [pc, #116]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004098:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6892      	ldr	r2, [r2, #8]
 80040a0:	0211      	lsls	r1, r2, #8
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6952      	ldr	r2, [r2, #20]
 80040a6:	0852      	lsrs	r2, r2, #1
 80040a8:	3a01      	subs	r2, #1
 80040aa:	0652      	lsls	r2, r2, #25
 80040ac:	430a      	orrs	r2, r1
 80040ae:	4916      	ldr	r1, [pc, #88]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80040b4:	4b14      	ldr	r3, [pc, #80]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a13      	ldr	r2, [pc, #76]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c0:	f7fc fe30 	bl	8000d24 <HAL_GetTick>
 80040c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040c6:	e009      	b.n	80040dc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040c8:	f7fc fe2c 	bl	8000d24 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d902      	bls.n	80040dc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	73fb      	strb	r3, [r7, #15]
          break;
 80040da:	e005      	b.n	80040e8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0ef      	beq.n	80040c8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d106      	bne.n	80040fc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80040ee:	4b06      	ldr	r3, [pc, #24]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	4904      	ldr	r1, [pc, #16]	@ (8004108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40021000 	.word	0x40021000

0800410c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004116:	2300      	movs	r3, #0
 8004118:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800411a:	4b6a      	ldr	r3, [pc, #424]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f003 0303 	and.w	r3, r3, #3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d018      	beq.n	8004158 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004126:	4b67      	ldr	r3, [pc, #412]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f003 0203 	and.w	r2, r3, #3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	429a      	cmp	r2, r3
 8004134:	d10d      	bne.n	8004152 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
       ||
 800413a:	2b00      	cmp	r3, #0
 800413c:	d009      	beq.n	8004152 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800413e:	4b61      	ldr	r3, [pc, #388]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	f003 0307 	and.w	r3, r3, #7
 8004148:	1c5a      	adds	r2, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
       ||
 800414e:	429a      	cmp	r2, r3
 8004150:	d047      	beq.n	80041e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	73fb      	strb	r3, [r7, #15]
 8004156:	e044      	b.n	80041e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2b03      	cmp	r3, #3
 800415e:	d018      	beq.n	8004192 <RCCEx_PLLSAI2_Config+0x86>
 8004160:	2b03      	cmp	r3, #3
 8004162:	d825      	bhi.n	80041b0 <RCCEx_PLLSAI2_Config+0xa4>
 8004164:	2b01      	cmp	r3, #1
 8004166:	d002      	beq.n	800416e <RCCEx_PLLSAI2_Config+0x62>
 8004168:	2b02      	cmp	r3, #2
 800416a:	d009      	beq.n	8004180 <RCCEx_PLLSAI2_Config+0x74>
 800416c:	e020      	b.n	80041b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800416e:	4b55      	ldr	r3, [pc, #340]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d11d      	bne.n	80041b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800417e:	e01a      	b.n	80041b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004180:	4b50      	ldr	r3, [pc, #320]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004188:	2b00      	cmp	r3, #0
 800418a:	d116      	bne.n	80041ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004190:	e013      	b.n	80041ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004192:	4b4c      	ldr	r3, [pc, #304]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10f      	bne.n	80041be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800419e:	4b49      	ldr	r3, [pc, #292]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d109      	bne.n	80041be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041ae:	e006      	b.n	80041be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
      break;
 80041b4:	e004      	b.n	80041c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041b6:	bf00      	nop
 80041b8:	e002      	b.n	80041c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041ba:	bf00      	nop
 80041bc:	e000      	b.n	80041c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041be:	bf00      	nop
    }

    if(status == HAL_OK)
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10d      	bne.n	80041e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041c6:	4b3f      	ldr	r3, [pc, #252]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6819      	ldr	r1, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	3b01      	subs	r3, #1
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	430b      	orrs	r3, r1
 80041dc:	4939      	ldr	r1, [pc, #228]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d167      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80041e8:	4b36      	ldr	r3, [pc, #216]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a35      	ldr	r2, [pc, #212]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041f4:	f7fc fd96 	bl	8000d24 <HAL_GetTick>
 80041f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041fa:	e009      	b.n	8004210 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041fc:	f7fc fd92 	bl	8000d24 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d902      	bls.n	8004210 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	73fb      	strb	r3, [r7, #15]
        break;
 800420e:	e005      	b.n	800421c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004210:	4b2c      	ldr	r3, [pc, #176]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1ef      	bne.n	80041fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800421c:	7bfb      	ldrb	r3, [r7, #15]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d14a      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d111      	bne.n	800424c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004228:	4b26      	ldr	r3, [pc, #152]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6892      	ldr	r2, [r2, #8]
 8004238:	0211      	lsls	r1, r2, #8
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	68d2      	ldr	r2, [r2, #12]
 800423e:	0912      	lsrs	r2, r2, #4
 8004240:	0452      	lsls	r2, r2, #17
 8004242:	430a      	orrs	r2, r1
 8004244:	491f      	ldr	r1, [pc, #124]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004246:	4313      	orrs	r3, r2
 8004248:	614b      	str	r3, [r1, #20]
 800424a:	e011      	b.n	8004270 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800424c:	4b1d      	ldr	r3, [pc, #116]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004254:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6892      	ldr	r2, [r2, #8]
 800425c:	0211      	lsls	r1, r2, #8
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6912      	ldr	r2, [r2, #16]
 8004262:	0852      	lsrs	r2, r2, #1
 8004264:	3a01      	subs	r2, #1
 8004266:	0652      	lsls	r2, r2, #25
 8004268:	430a      	orrs	r2, r1
 800426a:	4916      	ldr	r1, [pc, #88]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800426c:	4313      	orrs	r3, r2
 800426e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004270:	4b14      	ldr	r3, [pc, #80]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a13      	ldr	r2, [pc, #76]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800427a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800427c:	f7fc fd52 	bl	8000d24 <HAL_GetTick>
 8004280:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004282:	e009      	b.n	8004298 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004284:	f7fc fd4e 	bl	8000d24 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d902      	bls.n	8004298 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	73fb      	strb	r3, [r7, #15]
          break;
 8004296:	e005      	b.n	80042a4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004298:	4b0a      	ldr	r3, [pc, #40]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d0ef      	beq.n	8004284 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d106      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80042aa:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ac:	695a      	ldr	r2, [r3, #20]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	4904      	ldr	r1, [pc, #16]	@ (80042c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40021000 	.word	0x40021000

080042c8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b089      	sub	sp, #36	@ 0x24
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80042d2:	2300      	movs	r3, #0
 80042d4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80042d6:	2300      	movs	r3, #0
 80042d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80042da:	2300      	movs	r3, #0
 80042dc:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042e4:	d10c      	bne.n	8004300 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80042e6:	4b6e      	ldr	r3, [pc, #440]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ec:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80042f0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042f8:	d112      	bne.n	8004320 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80042fa:	4b6a      	ldr	r3, [pc, #424]	@ (80044a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80042fc:	61fb      	str	r3, [r7, #28]
 80042fe:	e00f      	b.n	8004320 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004306:	d10b      	bne.n	8004320 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004308:	4b65      	ldr	r3, [pc, #404]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004312:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800431a:	d101      	bne.n	8004320 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800431c:	4b61      	ldr	r3, [pc, #388]	@ (80044a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800431e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	2b00      	cmp	r3, #0
 8004324:	f040 80b4 	bne.w	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004332:	d003      	beq.n	800433c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800433a:	d135      	bne.n	80043a8 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800433c:	4b58      	ldr	r3, [pc, #352]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004344:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004348:	f040 80a1 	bne.w	800448e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800434c:	4b54      	ldr	r3, [pc, #336]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004354:	2b00      	cmp	r3, #0
 8004356:	f000 809a 	beq.w	800448e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800435a:	4b51      	ldr	r3, [pc, #324]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	091b      	lsrs	r3, r3, #4
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	3301      	adds	r3, #1
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	fbb2 f3f3 	udiv	r3, r2, r3
 800436c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800436e:	4b4c      	ldr	r3, [pc, #304]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	0a1b      	lsrs	r3, r3, #8
 8004374:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004378:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10a      	bne.n	8004396 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004380:	4b47      	ldr	r3, [pc, #284]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d002      	beq.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800438c:	2311      	movs	r3, #17
 800438e:	617b      	str	r3, [r7, #20]
 8004390:	e001      	b.n	8004396 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004392:	2307      	movs	r3, #7
 8004394:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	fb03 f202 	mul.w	r2, r3, r2
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80043a6:	e072      	b.n	800448e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d133      	bne.n	8004416 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80043ae:	4b3c      	ldr	r3, [pc, #240]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ba:	d169      	bne.n	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80043bc:	4b38      	ldr	r3, [pc, #224]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d063      	beq.n	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80043c8:	4b35      	ldr	r3, [pc, #212]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	3301      	adds	r3, #1
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043da:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80043dc:	4b30      	ldr	r3, [pc, #192]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	0a1b      	lsrs	r3, r3, #8
 80043e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043e6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d10a      	bne.n	8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80043ee:	4b2c      	ldr	r3, [pc, #176]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80043fa:	2311      	movs	r3, #17
 80043fc:	617b      	str	r3, [r7, #20]
 80043fe:	e001      	b.n	8004404 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004400:	2307      	movs	r3, #7
 8004402:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	fb03 f202 	mul.w	r2, r3, r2
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004412:	61fb      	str	r3, [r7, #28]
 8004414:	e03c      	b.n	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800441c:	d003      	beq.n	8004426 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004424:	d134      	bne.n	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004426:	4b1e      	ldr	r3, [pc, #120]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800442e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004432:	d12d      	bne.n	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004434:	4b1a      	ldr	r3, [pc, #104]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d027      	beq.n	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004440:	4b17      	ldr	r3, [pc, #92]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	091b      	lsrs	r3, r3, #4
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	3301      	adds	r3, #1
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004452:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004454:	4b12      	ldr	r3, [pc, #72]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	0a1b      	lsrs	r3, r3, #8
 800445a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800445e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10a      	bne.n	800447c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004466:	4b0e      	ldr	r3, [pc, #56]	@ (80044a0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8004472:	2311      	movs	r3, #17
 8004474:	617b      	str	r3, [r7, #20]
 8004476:	e001      	b.n	800447c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8004478:	2307      	movs	r3, #7
 800447a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	fb03 f202 	mul.w	r2, r3, r2
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	fbb2 f3f3 	udiv	r3, r2, r3
 800448a:	61fb      	str	r3, [r7, #28]
 800448c:	e000      	b.n	8004490 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800448e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004490:	69fb      	ldr	r3, [r7, #28]
}
 8004492:	4618      	mov	r0, r3
 8004494:	3724      	adds	r7, #36	@ 0x24
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40021000 	.word	0x40021000
 80044a4:	001fff68 	.word	0x001fff68

080044a8 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
 80044b4:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d904      	bls.n	80044c6 <HAL_SAI_InitProtocol+0x1e>
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	3b03      	subs	r3, #3
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d812      	bhi.n	80044ea <HAL_SAI_InitProtocol+0x42>
 80044c4:	e008      	b.n	80044d8 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	68b9      	ldr	r1, [r7, #8]
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f000 fa5d 	bl	800498c <SAI_InitI2S>
 80044d2:	4603      	mov	r3, r0
 80044d4:	75fb      	strb	r3, [r7, #23]
      break;
 80044d6:	e00b      	b.n	80044f0 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	68b9      	ldr	r1, [r7, #8]
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f000 fb06 	bl	8004af0 <SAI_InitPCM>
 80044e4:	4603      	mov	r3, r0
 80044e6:	75fb      	strb	r3, [r7, #23]
      break;
 80044e8:	e002      	b.n	80044f0 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	75fb      	strb	r3, [r7, #23]
      break;
 80044ee:	bf00      	nop
  }

  if (status == HAL_OK)
 80044f0:	7dfb      	ldrb	r3, [r7, #23]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d104      	bne.n	8004500 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 f808 	bl	800450c <HAL_SAI_Init>
 80044fc:	4603      	mov	r3, r0
 80044fe:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004500:	7dfb      	ldrb	r3, [r7, #23]
}
 8004502:	4618      	mov	r0, r3
 8004504:	3718      	adds	r7, #24
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
	...

0800450c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b088      	sub	sp, #32
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e155      	b.n	80047ca <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d106      	bne.n	8004538 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7fc f9aa 	bl	800088c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 fb93 	bl	8004c64 <SAI_Disable>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e140      	b.n	80047ca <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	2b02      	cmp	r3, #2
 8004556:	d00c      	beq.n	8004572 <HAL_SAI_Init+0x66>
 8004558:	2b02      	cmp	r3, #2
 800455a:	d80d      	bhi.n	8004578 <HAL_SAI_Init+0x6c>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <HAL_SAI_Init+0x5a>
 8004560:	2b01      	cmp	r3, #1
 8004562:	d003      	beq.n	800456c <HAL_SAI_Init+0x60>
 8004564:	e008      	b.n	8004578 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004566:	2300      	movs	r3, #0
 8004568:	61fb      	str	r3, [r7, #28]
      break;
 800456a:	e008      	b.n	800457e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800456c:	2310      	movs	r3, #16
 800456e:	61fb      	str	r3, [r7, #28]
      break;
 8004570:	e005      	b.n	800457e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004572:	2320      	movs	r3, #32
 8004574:	61fb      	str	r3, [r7, #28]
      break;
 8004576:	e002      	b.n	800457e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004578:	2300      	movs	r3, #0
 800457a:	61fb      	str	r3, [r7, #28]
      break;
 800457c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	2b03      	cmp	r3, #3
 8004584:	d81d      	bhi.n	80045c2 <HAL_SAI_Init+0xb6>
 8004586:	a201      	add	r2, pc, #4	@ (adr r2, 800458c <HAL_SAI_Init+0x80>)
 8004588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800458c:	0800459d 	.word	0x0800459d
 8004590:	080045a3 	.word	0x080045a3
 8004594:	080045ab 	.word	0x080045ab
 8004598:	080045b3 	.word	0x080045b3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800459c:	2300      	movs	r3, #0
 800459e:	617b      	str	r3, [r7, #20]
      break;
 80045a0:	e012      	b.n	80045c8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80045a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80045a6:	617b      	str	r3, [r7, #20]
      break;
 80045a8:	e00e      	b.n	80045c8 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80045aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80045ae:	617b      	str	r3, [r7, #20]
      break;
 80045b0:	e00a      	b.n	80045c8 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80045b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80045b6:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f043 0301 	orr.w	r3, r3, #1
 80045be:	61fb      	str	r3, [r7, #28]
      break;
 80045c0:	e002      	b.n	80045c8 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80045c2:	2300      	movs	r3, #0
 80045c4:	617b      	str	r3, [r7, #20]
      break;
 80045c6:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a81      	ldr	r2, [pc, #516]	@ (80047d4 <HAL_SAI_Init+0x2c8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d004      	beq.n	80045dc <HAL_SAI_Init+0xd0>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a80      	ldr	r2, [pc, #512]	@ (80047d8 <HAL_SAI_Init+0x2cc>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d103      	bne.n	80045e4 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 80045dc:	4a7f      	ldr	r2, [pc, #508]	@ (80047dc <HAL_SAI_Init+0x2d0>)
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	e002      	b.n	80045ea <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80045e4:	4a7e      	ldr	r2, [pc, #504]	@ (80047e0 <HAL_SAI_Init+0x2d4>)
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	69db      	ldr	r3, [r3, #28]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d041      	beq.n	8004676 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a77      	ldr	r2, [pc, #476]	@ (80047d4 <HAL_SAI_Init+0x2c8>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d004      	beq.n	8004606 <HAL_SAI_Init+0xfa>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a75      	ldr	r2, [pc, #468]	@ (80047d8 <HAL_SAI_Init+0x2cc>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d105      	bne.n	8004612 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004606:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800460a:	f7fe ff1d 	bl	8003448 <HAL_RCCEx_GetPeriphCLKFreq>
 800460e:	6138      	str	r0, [r7, #16]
 8004610:	e004      	b.n	800461c <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004612:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004616:	f7fe ff17 	bl	8003448 <HAL_RCCEx_GetPeriphCLKFreq>
 800461a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4613      	mov	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	461a      	mov	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	69db      	ldr	r3, [r3, #28]
 800462c:	025b      	lsls	r3, r3, #9
 800462e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004632:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4a6b      	ldr	r2, [pc, #428]	@ (80047e4 <HAL_SAI_Init+0x2d8>)
 8004638:	fba2 2303 	umull	r2, r3, r2, r3
 800463c:	08da      	lsrs	r2, r3, #3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004642:	68f9      	ldr	r1, [r7, #12]
 8004644:	4b67      	ldr	r3, [pc, #412]	@ (80047e4 <HAL_SAI_Init+0x2d8>)
 8004646:	fba3 2301 	umull	r2, r3, r3, r1
 800464a:	08da      	lsrs	r2, r3, #3
 800464c:	4613      	mov	r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4413      	add	r3, r2
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	1aca      	subs	r2, r1, r3
 8004656:	2a08      	cmp	r2, #8
 8004658:	d904      	bls.n	8004664 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004668:	2b04      	cmp	r3, #4
 800466a:	d104      	bne.n	8004676 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a1b      	ldr	r3, [r3, #32]
 8004670:	085a      	lsrs	r2, r3, #1
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <HAL_SAI_Init+0x17a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2b02      	cmp	r3, #2
 8004684:	d109      	bne.n	800469a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468a:	2b01      	cmp	r3, #1
 800468c:	d101      	bne.n	8004692 <HAL_SAI_Init+0x186>
 800468e:	2300      	movs	r3, #0
 8004690:	e001      	b.n	8004696 <HAL_SAI_Init+0x18a>
 8004692:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004696:	61bb      	str	r3, [r7, #24]
 8004698:	e008      	b.n	80046ac <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d102      	bne.n	80046a8 <HAL_SAI_Init+0x19c>
 80046a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046a6:	e000      	b.n	80046aa <HAL_SAI_Init+0x19e>
 80046a8:	2300      	movs	r3, #0
 80046aa:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	6819      	ldr	r1, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	4b4c      	ldr	r3, [pc, #304]	@ (80047e8 <HAL_SAI_Init+0x2dc>)
 80046b8:	400b      	ands	r3, r1
 80046ba:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6819      	ldr	r1, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ca:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80046d0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d6:	431a      	orrs	r2, r3
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80046e4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80046f0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	051b      	lsls	r3, r3, #20
 80046f8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	430a      	orrs	r2, r1
 8004700:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6812      	ldr	r2, [r2, #0]
 800470c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004710:	f023 030f 	bic.w	r3, r3, #15
 8004714:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6859      	ldr	r1, [r3, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	699a      	ldr	r2, [r3, #24]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6899      	ldr	r1, [r3, #8]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	4b2b      	ldr	r3, [pc, #172]	@ (80047ec <HAL_SAI_Init+0x2e0>)
 8004740:	400b      	ands	r3, r1
 8004742:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6899      	ldr	r1, [r3, #8]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004754:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800475a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8004760:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004766:	3b01      	subs	r3, #1
 8004768:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800476a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	430a      	orrs	r2, r1
 8004772:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68d9      	ldr	r1, [r3, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004782:	400b      	ands	r3, r1
 8004784:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68d9      	ldr	r1, [r3, #12]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004794:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800479c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a2:	3b01      	subs	r3, #1
 80047a4:	021b      	lsls	r3, r3, #8
 80047a6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3720      	adds	r7, #32
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	40015404 	.word	0x40015404
 80047d8:	40015424 	.word	0x40015424
 80047dc:	40015400 	.word	0x40015400
 80047e0:	40015800 	.word	0x40015800
 80047e4:	cccccccd 	.word	0xcccccccd
 80047e8:	ff05c010 	.word	0xff05c010
 80047ec:	fff88000 	.word	0xfff88000

080047f0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	4613      	mov	r3, r2
 80047fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80047fe:	f7fc fa91 	bl	8000d24 <HAL_GetTick>
 8004802:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <HAL_SAI_Transmit_DMA+0x20>
 800480a:	88fb      	ldrh	r3, [r7, #6]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e093      	b.n	800493c <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b01      	cmp	r3, #1
 800481e:	f040 808c 	bne.w	800493a <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004828:	2b01      	cmp	r3, #1
 800482a:	d101      	bne.n	8004830 <HAL_SAI_Transmit_DMA+0x40>
 800482c:	2302      	movs	r3, #2
 800482e:	e085      	b.n	800493c <HAL_SAI_Transmit_DMA+0x14c>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	88fa      	ldrh	r2, [r7, #6]
 8004842:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	88fa      	ldrh	r2, [r7, #6]
 800484a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2212      	movs	r2, #18
 800485a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004862:	4a38      	ldr	r2, [pc, #224]	@ (8004944 <HAL_SAI_Transmit_DMA+0x154>)
 8004864:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800486a:	4a37      	ldr	r2, [pc, #220]	@ (8004948 <HAL_SAI_Transmit_DMA+0x158>)
 800486c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004872:	4a36      	ldr	r2, [pc, #216]	@ (800494c <HAL_SAI_Transmit_DMA+0x15c>)
 8004874:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800487a:	2200      	movs	r2, #0
 800487c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004886:	4619      	mov	r1, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	331c      	adds	r3, #28
 800488e:	461a      	mov	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004896:	f7fc fc3f 	bl	8001118 <HAL_DMA_Start_IT>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d005      	beq.n	80048ac <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e047      	b.n	800493c <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80048ac:	2100      	movs	r1, #0
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 f9a0 	bl	8004bf4 <SAI_InterruptFlag>
 80048b4:	4601      	mov	r1, r0
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	691a      	ldr	r2, [r3, #16]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80048d2:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80048d4:	e015      	b.n	8004902 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80048d6:	f7fc fa25 	bl	8000d24 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80048e4:	d90d      	bls.n	8004902 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e01c      	b.n	800493c <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d0e2      	beq.n	80048d6 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d107      	bne.n	800492e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800492c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e000      	b.n	800493c <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
  }
}
 800493c:	4618      	mov	r0, r3
 800493e:	3718      	adds	r7, #24
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	08004d37 	.word	0x08004d37
 8004948:	08004cd9 	.word	0x08004cd9
 800494c:	08004d53 	.word	0x08004d53

08004950 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
 8004998:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800499a:	2300      	movs	r3, #0
 800499c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d003      	beq.n	80049ba <SAI_InitI2S+0x2e>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d103      	bne.n	80049c2 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80049c0:	e002      	b.n	80049c8 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2201      	movs	r2, #1
 80049c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80049ce:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80049d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e077      	b.n	8004ae2 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d107      	bne.n	8004a08 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004a04:	651a      	str	r2, [r3, #80]	@ 0x50
 8004a06:	e006      	b.n	8004a16 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a0e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2200      	movs	r2, #0
 8004a14:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b03      	cmp	r3, #3
 8004a1a:	d84f      	bhi.n	8004abc <SAI_InitI2S+0x130>
 8004a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a24 <SAI_InitI2S+0x98>)
 8004a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a22:	bf00      	nop
 8004a24:	08004a35 	.word	0x08004a35
 8004a28:	08004a57 	.word	0x08004a57
 8004a2c:	08004a79 	.word	0x08004a79
 8004a30:	08004a9b 	.word	0x08004a9b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2280      	movs	r2, #128	@ 0x80
 8004a38:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	085b      	lsrs	r3, r3, #1
 8004a3e:	015a      	lsls	r2, r3, #5
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	085b      	lsrs	r3, r3, #1
 8004a48:	011a      	lsls	r2, r3, #4
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2240      	movs	r2, #64	@ 0x40
 8004a52:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004a54:	e035      	b.n	8004ac2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2280      	movs	r2, #128	@ 0x80
 8004a5a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	085b      	lsrs	r3, r3, #1
 8004a60:	019a      	lsls	r2, r3, #6
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	085b      	lsrs	r3, r3, #1
 8004a6a:	015a      	lsls	r2, r3, #5
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2280      	movs	r2, #128	@ 0x80
 8004a74:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004a76:	e024      	b.n	8004ac2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	22c0      	movs	r2, #192	@ 0xc0
 8004a7c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	085b      	lsrs	r3, r3, #1
 8004a82:	019a      	lsls	r2, r3, #6
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	085b      	lsrs	r3, r3, #1
 8004a8c:	015a      	lsls	r2, r3, #5
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2280      	movs	r2, #128	@ 0x80
 8004a96:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004a98:	e013      	b.n	8004ac2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	22e0      	movs	r2, #224	@ 0xe0
 8004a9e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	085b      	lsrs	r3, r3, #1
 8004aa4:	019a      	lsls	r2, r3, #6
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2280      	movs	r2, #128	@ 0x80
 8004ab8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004aba:	e002      	b.n	8004ac2 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	75fb      	strb	r3, [r7, #23]
      break;
 8004ac0:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d10b      	bne.n	8004ae0 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d102      	bne.n	8004ad4 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2210      	movs	r2, #16
 8004ad2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d102      	bne.n	8004ae0 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2208      	movs	r2, #8
 8004ade:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8004ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	371c      	adds	r7, #28
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop

08004af0 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b087      	sub	sp, #28
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004afe:	2300      	movs	r3, #0
 8004b00:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <SAI_InitPCM+0x2e>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d103      	bne.n	8004b26 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2201      	movs	r2, #1
 8004b22:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004b24:	e002      	b.n	8004b2c <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b38:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004b40:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b54:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d103      	bne.n	8004b64 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	645a      	str	r2, [r3, #68]	@ 0x44
 8004b62:	e002      	b.n	8004b6a <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	220d      	movs	r2, #13
 8004b68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b03      	cmp	r3, #3
 8004b6e:	d837      	bhi.n	8004be0 <SAI_InitPCM+0xf0>
 8004b70:	a201      	add	r2, pc, #4	@ (adr r2, 8004b78 <SAI_InitPCM+0x88>)
 8004b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b76:	bf00      	nop
 8004b78:	08004b89 	.word	0x08004b89
 8004b7c:	08004b9f 	.word	0x08004b9f
 8004b80:	08004bb5 	.word	0x08004bb5
 8004b84:	08004bcb 	.word	0x08004bcb
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2280      	movs	r2, #128	@ 0x80
 8004b8c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	011a      	lsls	r2, r3, #4
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2240      	movs	r2, #64	@ 0x40
 8004b9a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004b9c:	e023      	b.n	8004be6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2280      	movs	r2, #128	@ 0x80
 8004ba2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	015a      	lsls	r2, r3, #5
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2280      	movs	r2, #128	@ 0x80
 8004bb0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004bb2:	e018      	b.n	8004be6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	22c0      	movs	r2, #192	@ 0xc0
 8004bb8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2280      	movs	r2, #128	@ 0x80
 8004bc6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004bc8:	e00d      	b.n	8004be6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	22e0      	movs	r2, #224	@ 0xe0
 8004bce:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	015a      	lsls	r2, r3, #5
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2280      	movs	r2, #128	@ 0x80
 8004bdc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004bde:	e002      	b.n	8004be6 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	75fb      	strb	r3, [r7, #23]
      break;
 8004be4:	bf00      	nop
  }

  return status;
 8004be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	371c      	adds	r7, #28
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d103      	bne.n	8004c12 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f043 0308 	orr.w	r3, r3, #8
 8004c10:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c16:	2b08      	cmp	r3, #8
 8004c18:	d10b      	bne.n	8004c32 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	d003      	beq.n	8004c2a <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d103      	bne.n	8004c32 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f043 0310 	orr.w	r3, r3, #16
 8004c30:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	2b03      	cmp	r3, #3
 8004c38:	d003      	beq.n	8004c42 <SAI_InterruptFlag+0x4e>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d104      	bne.n	8004c4c <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	e003      	b.n	8004c54 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f043 0304 	orr.w	r3, r3, #4
 8004c52:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8004c54:	68fb      	ldr	r3, [r7, #12]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
	...

08004c64 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004c6c:	4b18      	ldr	r3, [pc, #96]	@ (8004cd0 <SAI_Disable+0x6c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a18      	ldr	r2, [pc, #96]	@ (8004cd4 <SAI_Disable+0x70>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	0b1b      	lsrs	r3, r3, #12
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004c8e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10a      	bne.n	8004cac <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	72fb      	strb	r3, [r7, #11]
      break;
 8004caa:	e009      	b.n	8004cc0 <SAI_Disable+0x5c>
    }
    count--;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1e7      	bne.n	8004c90 <SAI_Disable+0x2c>

  return status;
 8004cc0:	7afb      	ldrb	r3, [r7, #11]
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	200000c8 	.word	0x200000c8
 8004cd4:	95cbec1b 	.word	0x95cbec1b

08004cd8 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	2b20      	cmp	r3, #32
 8004cec:	d01c      	beq.n	8004d28 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004d04:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004d06:	2100      	movs	r1, #0
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f7ff ff73 	bl	8004bf4 <SAI_InterruptFlag>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	43d9      	mvns	r1, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	400a      	ands	r2, r1
 8004d1e:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f7ff fe11 	bl	8004950 <HAL_SAI_TxCpltCallback>
#endif
}
 8004d2e:	bf00      	nop
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b084      	sub	sp, #16
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d42:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f7ff fe0d 	bl	8004964 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8004d4a:	bf00      	nop
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d52:	b580      	push	{r7, lr}
 8004d54:	b084      	sub	sp, #16
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f7ff ff6f 	bl	8004c64 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f7ff fdee 	bl	8004978 <HAL_SAI_ErrorCallback>
#endif
}
 8004d9c:	bf00      	nop
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e049      	b.n	8004e4a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d106      	bne.n	8004dd0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7fb fecc 	bl	8000b68 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3304      	adds	r3, #4
 8004de0:	4619      	mov	r1, r3
 8004de2:	4610      	mov	r0, r2
 8004de4:	f000 fa0a 	bl	80051fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3708      	adds	r7, #8
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b084      	sub	sp, #16
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d020      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d01b      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f06f 0202 	mvn.w	r2, #2
 8004e86:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	f003 0303 	and.w	r3, r3, #3
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 f98f 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004ea2:	e005      	b.n	8004eb0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f981 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f992 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d020      	beq.n	8004f02 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 0304 	and.w	r3, r3, #4
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d01b      	beq.n	8004f02 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f06f 0204 	mvn.w	r2, #4
 8004ed2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 f969 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004eee:	e005      	b.n	8004efc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 f95b 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f96c 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	f003 0308 	and.w	r3, r3, #8
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d020      	beq.n	8004f4e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f003 0308 	and.w	r3, r3, #8
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d01b      	beq.n	8004f4e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f06f 0208 	mvn.w	r2, #8
 8004f1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2204      	movs	r2, #4
 8004f24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	f003 0303 	and.w	r3, r3, #3
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f943 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004f3a:	e005      	b.n	8004f48 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 f935 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f946 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f003 0310 	and.w	r3, r3, #16
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d020      	beq.n	8004f9a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f003 0310 	and.w	r3, r3, #16
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d01b      	beq.n	8004f9a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f06f 0210 	mvn.w	r2, #16
 8004f6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2208      	movs	r2, #8
 8004f70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d003      	beq.n	8004f88 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 f91d 	bl	80051c0 <HAL_TIM_IC_CaptureCallback>
 8004f86:	e005      	b.n	8004f94 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 f90f 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f920 	bl	80051d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00c      	beq.n	8004fbe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d007      	beq.n	8004fbe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f06f 0201 	mvn.w	r2, #1
 8004fb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f000 f8ed 	bl	8005198 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d104      	bne.n	8004fd2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00c      	beq.n	8004fec <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d007      	beq.n	8004fec <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 fb64 	bl	80056b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00c      	beq.n	8005010 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d007      	beq.n	8005010 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 fb5c 	bl	80056c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00c      	beq.n	8005034 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005020:	2b00      	cmp	r3, #0
 8005022:	d007      	beq.n	8005034 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800502c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f8da 	bl	80051e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f003 0320 	and.w	r3, r3, #32
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00c      	beq.n	8005058 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f003 0320 	and.w	r3, r3, #32
 8005044:	2b00      	cmp	r3, #0
 8005046:	d007      	beq.n	8005058 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f06f 0220 	mvn.w	r2, #32
 8005050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 fb24 	bl	80056a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005058:	bf00      	nop
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800506c:	2300      	movs	r3, #0
 800506e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005076:	2b01      	cmp	r3, #1
 8005078:	d101      	bne.n	800507e <HAL_TIM_IC_ConfigChannel+0x1e>
 800507a:	2302      	movs	r3, #2
 800507c:	e088      	b.n	8005190 <HAL_TIM_IC_ConfigChannel+0x130>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d11b      	bne.n	80050c4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800509c:	f000 f954 	bl	8005348 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699a      	ldr	r2, [r3, #24]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 020c 	bic.w	r2, r2, #12
 80050ae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6999      	ldr	r1, [r3, #24]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	689a      	ldr	r2, [r3, #8]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	619a      	str	r2, [r3, #24]
 80050c2:	e060      	b.n	8005186 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	d11c      	bne.n	8005104 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80050da:	f000 f9a3 	bl	8005424 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	699a      	ldr	r2, [r3, #24]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80050ec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	6999      	ldr	r1, [r3, #24]
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	021a      	lsls	r2, r3, #8
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	619a      	str	r2, [r3, #24]
 8005102:	e040      	b.n	8005186 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b08      	cmp	r3, #8
 8005108:	d11b      	bne.n	8005142 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800511a:	f000 f9c0 	bl	800549e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 020c 	bic.w	r2, r2, #12
 800512c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	69d9      	ldr	r1, [r3, #28]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	61da      	str	r2, [r3, #28]
 8005140:	e021      	b.n	8005186 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2b0c      	cmp	r3, #12
 8005146:	d11c      	bne.n	8005182 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005158:	f000 f9dd 	bl	8005516 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69da      	ldr	r2, [r3, #28]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800516a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	69d9      	ldr	r1, [r3, #28]
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	021a      	lsls	r2, r3, #8
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	430a      	orrs	r2, r1
 800517e:	61da      	str	r2, [r3, #28]
 8005180:	e001      	b.n	8005186 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800518e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005190:	4618      	mov	r0, r3
 8005192:	3718      	adds	r7, #24
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a46      	ldr	r2, [pc, #280]	@ (8005328 <TIM_Base_SetConfig+0x12c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d013      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800521a:	d00f      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a43      	ldr	r2, [pc, #268]	@ (800532c <TIM_Base_SetConfig+0x130>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d00b      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a42      	ldr	r2, [pc, #264]	@ (8005330 <TIM_Base_SetConfig+0x134>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d007      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a41      	ldr	r2, [pc, #260]	@ (8005334 <TIM_Base_SetConfig+0x138>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d003      	beq.n	800523c <TIM_Base_SetConfig+0x40>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a40      	ldr	r2, [pc, #256]	@ (8005338 <TIM_Base_SetConfig+0x13c>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d108      	bne.n	800524e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a35      	ldr	r2, [pc, #212]	@ (8005328 <TIM_Base_SetConfig+0x12c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d01f      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525c:	d01b      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a32      	ldr	r2, [pc, #200]	@ (800532c <TIM_Base_SetConfig+0x130>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d017      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a31      	ldr	r2, [pc, #196]	@ (8005330 <TIM_Base_SetConfig+0x134>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d013      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a30      	ldr	r2, [pc, #192]	@ (8005334 <TIM_Base_SetConfig+0x138>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d00f      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a2f      	ldr	r2, [pc, #188]	@ (8005338 <TIM_Base_SetConfig+0x13c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d00b      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a2e      	ldr	r2, [pc, #184]	@ (800533c <TIM_Base_SetConfig+0x140>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d007      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a2d      	ldr	r2, [pc, #180]	@ (8005340 <TIM_Base_SetConfig+0x144>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d003      	beq.n	8005296 <TIM_Base_SetConfig+0x9a>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a2c      	ldr	r2, [pc, #176]	@ (8005344 <TIM_Base_SetConfig+0x148>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d108      	bne.n	80052a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800529c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a16      	ldr	r2, [pc, #88]	@ (8005328 <TIM_Base_SetConfig+0x12c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d00f      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a18      	ldr	r2, [pc, #96]	@ (8005338 <TIM_Base_SetConfig+0x13c>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d00b      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a17      	ldr	r2, [pc, #92]	@ (800533c <TIM_Base_SetConfig+0x140>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d007      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a16      	ldr	r2, [pc, #88]	@ (8005340 <TIM_Base_SetConfig+0x144>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d003      	beq.n	80052f4 <TIM_Base_SetConfig+0xf8>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a15      	ldr	r2, [pc, #84]	@ (8005344 <TIM_Base_SetConfig+0x148>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d103      	bne.n	80052fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	691a      	ldr	r2, [r3, #16]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b01      	cmp	r3, #1
 800530c:	d105      	bne.n	800531a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	f023 0201 	bic.w	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	611a      	str	r2, [r3, #16]
  }
}
 800531a:	bf00      	nop
 800531c:	3714      	adds	r7, #20
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	40012c00 	.word	0x40012c00
 800532c:	40000400 	.word	0x40000400
 8005330:	40000800 	.word	0x40000800
 8005334:	40000c00 	.word	0x40000c00
 8005338:	40013400 	.word	0x40013400
 800533c:	40014000 	.word	0x40014000
 8005340:	40014400 	.word	0x40014400
 8005344:	40014800 	.word	0x40014800

08005348 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005348:	b480      	push	{r7}
 800534a:	b087      	sub	sp, #28
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	607a      	str	r2, [r7, #4]
 8005354:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	f023 0201 	bic.w	r2, r3, #1
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	4a26      	ldr	r2, [pc, #152]	@ (800540c <TIM_TI1_SetConfig+0xc4>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d017      	beq.n	80053a6 <TIM_TI1_SetConfig+0x5e>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800537c:	d013      	beq.n	80053a6 <TIM_TI1_SetConfig+0x5e>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	4a23      	ldr	r2, [pc, #140]	@ (8005410 <TIM_TI1_SetConfig+0xc8>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d00f      	beq.n	80053a6 <TIM_TI1_SetConfig+0x5e>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	4a22      	ldr	r2, [pc, #136]	@ (8005414 <TIM_TI1_SetConfig+0xcc>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d00b      	beq.n	80053a6 <TIM_TI1_SetConfig+0x5e>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	4a21      	ldr	r2, [pc, #132]	@ (8005418 <TIM_TI1_SetConfig+0xd0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d007      	beq.n	80053a6 <TIM_TI1_SetConfig+0x5e>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	4a20      	ldr	r2, [pc, #128]	@ (800541c <TIM_TI1_SetConfig+0xd4>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d003      	beq.n	80053a6 <TIM_TI1_SetConfig+0x5e>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	4a1f      	ldr	r2, [pc, #124]	@ (8005420 <TIM_TI1_SetConfig+0xd8>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d101      	bne.n	80053aa <TIM_TI1_SetConfig+0x62>
 80053a6:	2301      	movs	r3, #1
 80053a8:	e000      	b.n	80053ac <TIM_TI1_SetConfig+0x64>
 80053aa:	2300      	movs	r3, #0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d008      	beq.n	80053c2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	f023 0303 	bic.w	r3, r3, #3
 80053b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80053b8:	697a      	ldr	r2, [r7, #20]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4313      	orrs	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
 80053c0:	e003      	b.n	80053ca <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	f043 0301 	orr.w	r3, r3, #1
 80053c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	011b      	lsls	r3, r3, #4
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	4313      	orrs	r3, r2
 80053dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	f023 030a 	bic.w	r3, r3, #10
 80053e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f003 030a 	and.w	r3, r3, #10
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	621a      	str	r2, [r3, #32]
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40012c00 	.word	0x40012c00
 8005410:	40000400 	.word	0x40000400
 8005414:	40000800 	.word	0x40000800
 8005418:	40000c00 	.word	0x40000c00
 800541c:	40013400 	.word	0x40013400
 8005420:	40014000 	.word	0x40014000

08005424 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
 8005430:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	f023 0210 	bic.w	r2, r3, #16
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005450:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	021b      	lsls	r3, r3, #8
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	031b      	lsls	r3, r3, #12
 8005468:	b29b      	uxth	r3, r3
 800546a:	693a      	ldr	r2, [r7, #16]
 800546c:	4313      	orrs	r3, r2
 800546e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005476:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005480:	697a      	ldr	r2, [r7, #20]
 8005482:	4313      	orrs	r3, r2
 8005484:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	621a      	str	r2, [r3, #32]
}
 8005492:	bf00      	nop
 8005494:	371c      	adds	r7, #28
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800549e:	b480      	push	{r7}
 80054a0:	b087      	sub	sp, #28
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	60f8      	str	r0, [r7, #12]
 80054a6:	60b9      	str	r1, [r7, #8]
 80054a8:	607a      	str	r2, [r7, #4]
 80054aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	f023 0303 	bic.w	r3, r3, #3
 80054ca:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054da:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	011b      	lsls	r3, r3, #4
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80054ee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	021b      	lsls	r3, r3, #8
 80054f4:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	621a      	str	r2, [r3, #32]
}
 800550a:	bf00      	nop
 800550c:	371c      	adds	r7, #28
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr

08005516 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005516:	b480      	push	{r7}
 8005518:	b087      	sub	sp, #28
 800551a:	af00      	add	r7, sp, #0
 800551c:	60f8      	str	r0, [r7, #12]
 800551e:	60b9      	str	r1, [r7, #8]
 8005520:	607a      	str	r2, [r7, #4]
 8005522:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a1b      	ldr	r3, [r3, #32]
 8005528:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	69db      	ldr	r3, [r3, #28]
 800553a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005542:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	021b      	lsls	r3, r3, #8
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4313      	orrs	r3, r2
 800554c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005554:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	031b      	lsls	r3, r3, #12
 800555a:	b29b      	uxth	r3, r3
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	4313      	orrs	r3, r2
 8005560:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005568:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	031b      	lsls	r3, r3, #12
 800556e:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4313      	orrs	r3, r2
 8005576:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	697a      	ldr	r2, [r7, #20]
 8005582:	621a      	str	r2, [r3, #32]
}
 8005584:	bf00      	nop
 8005586:	371c      	adds	r7, #28
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d101      	bne.n	80055a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055a4:	2302      	movs	r3, #2
 80055a6:	e068      	b.n	800567a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2202      	movs	r2, #2
 80055b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a2e      	ldr	r2, [pc, #184]	@ (8005688 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d004      	beq.n	80055dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a2d      	ldr	r2, [pc, #180]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d108      	bne.n	80055ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80055e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a1e      	ldr	r2, [pc, #120]	@ (8005688 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d01d      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800561a:	d018      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a1b      	ldr	r2, [pc, #108]	@ (8005690 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d013      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a1a      	ldr	r2, [pc, #104]	@ (8005694 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d00e      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a18      	ldr	r2, [pc, #96]	@ (8005698 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d009      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a13      	ldr	r2, [pc, #76]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d004      	beq.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a14      	ldr	r2, [pc, #80]	@ (800569c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d10c      	bne.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005654:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	68ba      	ldr	r2, [r7, #8]
 800565c:	4313      	orrs	r3, r2
 800565e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68ba      	ldr	r2, [r7, #8]
 8005666:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3714      	adds	r7, #20
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	40012c00 	.word	0x40012c00
 800568c:	40013400 	.word	0x40013400
 8005690:	40000400 	.word	0x40000400
 8005694:	40000800 	.word	0x40000800
 8005698:	40000c00 	.word	0x40000c00
 800569c:	40014000 	.word	0x40014000

080056a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80056d0:	bf00      	nop
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <memset>:
 80056dc:	4402      	add	r2, r0
 80056de:	4603      	mov	r3, r0
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d100      	bne.n	80056e6 <memset+0xa>
 80056e4:	4770      	bx	lr
 80056e6:	f803 1b01 	strb.w	r1, [r3], #1
 80056ea:	e7f9      	b.n	80056e0 <memset+0x4>

080056ec <__libc_init_array>:
 80056ec:	b570      	push	{r4, r5, r6, lr}
 80056ee:	4d0d      	ldr	r5, [pc, #52]	@ (8005724 <__libc_init_array+0x38>)
 80056f0:	4c0d      	ldr	r4, [pc, #52]	@ (8005728 <__libc_init_array+0x3c>)
 80056f2:	1b64      	subs	r4, r4, r5
 80056f4:	10a4      	asrs	r4, r4, #2
 80056f6:	2600      	movs	r6, #0
 80056f8:	42a6      	cmp	r6, r4
 80056fa:	d109      	bne.n	8005710 <__libc_init_array+0x24>
 80056fc:	4d0b      	ldr	r5, [pc, #44]	@ (800572c <__libc_init_array+0x40>)
 80056fe:	4c0c      	ldr	r4, [pc, #48]	@ (8005730 <__libc_init_array+0x44>)
 8005700:	f000 f818 	bl	8005734 <_init>
 8005704:	1b64      	subs	r4, r4, r5
 8005706:	10a4      	asrs	r4, r4, #2
 8005708:	2600      	movs	r6, #0
 800570a:	42a6      	cmp	r6, r4
 800570c:	d105      	bne.n	800571a <__libc_init_array+0x2e>
 800570e:	bd70      	pop	{r4, r5, r6, pc}
 8005710:	f855 3b04 	ldr.w	r3, [r5], #4
 8005714:	4798      	blx	r3
 8005716:	3601      	adds	r6, #1
 8005718:	e7ee      	b.n	80056f8 <__libc_init_array+0xc>
 800571a:	f855 3b04 	ldr.w	r3, [r5], #4
 800571e:	4798      	blx	r3
 8005720:	3601      	adds	r6, #1
 8005722:	e7f2      	b.n	800570a <__libc_init_array+0x1e>
 8005724:	08005794 	.word	0x08005794
 8005728:	08005794 	.word	0x08005794
 800572c:	08005794 	.word	0x08005794
 8005730:	08005798 	.word	0x08005798

08005734 <_init>:
 8005734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005736:	bf00      	nop
 8005738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800573a:	bc08      	pop	{r3}
 800573c:	469e      	mov	lr, r3
 800573e:	4770      	bx	lr

08005740 <_fini>:
 8005740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005742:	bf00      	nop
 8005744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005746:	bc08      	pop	{r3}
 8005748:	469e      	mov	lr, r3
 800574a:	4770      	bx	lr
