// Seed: 793418833
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output supply0 id_2
    , id_7,
    input supply1 id_3
    , id_8,
    input uwire id_4,
    output uwire id_5
);
  assign id_5 = id_3;
  wire id_9;
  wire id_10;
  integer id_11 (
      .id_0 (id_7),
      .id_1 (id_4),
      .id_2 (id_2),
      .id_3 (1),
      .id_4 (id_1),
      .id_5 (1),
      .id_6 (id_3),
      .id_7 (id_1),
      .id_8 (id_9),
      .id_9 (1),
      .id_10(1)
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    output uwire id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output tri0 id_10,
    output wor id_11
);
  tri1 id_13 = 1'b0;
  nor primCall (id_7, id_2, id_5, id_1, id_0, id_3);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_6,
      id_5,
      id_2,
      id_7
  );
endmodule
