// Seed: 2308699457
module module_0 ();
  parameter id_1 = 1;
  supply0 id_2;
  reg id_3;
  assign id_2 = 1;
  assign id_3 = id_1;
  assign id_2 = 1'b0;
  always if (id_1) id_3 = id_1;
  int id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4#(
        ._id_5(id_6),
        .id_7 (-1),
        .id_8 (-1'b0)
    ),
    id_9[1 : 1'b0],
    id_10
);
  output wire id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1 | 1;
  logic id_11;
  logic [-1 : id_5] id_12;
  assign id_8 = -1;
endmodule
