// Seed: 944216718
module module_0 ();
  assign id_1 = -1;
  assign id_2 = -1;
  assign id_1 = id_1;
  always id_1 = id_2;
  tri0 id_3 = id_2;
  assign id_2 = id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  final id_7 = -1;
  module_0 modCall_1 ();
  always @(posedge 1 & -1) id_8 <= -1;
  nand primCall (
      id_1,
      id_10,
      id_12,
      id_14,
      id_15,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_25,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_9
  );
endmodule
