/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  reg [16:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [25:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_5z ? in_data[136] : in_data[168];
  assign celloutsig_1_13z = celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_11z;
  assign celloutsig_0_9z = !(celloutsig_0_2z ? celloutsig_0_5z[5] : in_data[48]);
  assign celloutsig_1_4z = { in_data[165:161], celloutsig_1_3z, celloutsig_1_0z } & { celloutsig_1_2z[10:5], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_5z[10:7], celloutsig_0_0z } & celloutsig_0_4z[5:1];
  assign celloutsig_0_12z = { celloutsig_0_1z[4:2], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z } / { 1'h1, celloutsig_0_8z };
  assign celloutsig_1_18z = in_data[132:122] === { celloutsig_1_16z[7:0], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_20z = celloutsig_0_1z[6:3] === celloutsig_0_7z[3:0];
  assign celloutsig_1_5z = { in_data[156:154], celloutsig_1_0z } >= { celloutsig_1_4z[2:0], celloutsig_1_0z };
  assign celloutsig_1_17z = in_data[148:144] <= { in_data[131:130], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_5z[17:12], celloutsig_0_11z, celloutsig_0_3z } <= { celloutsig_0_6z[4:3], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_6z = ! { in_data[165], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_10z = ! in_data[56:43];
  assign celloutsig_0_18z = { celloutsig_0_1z[2:1], celloutsig_0_6z } || { celloutsig_0_4z[10:7], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[23:18], celloutsig_0_0z } * in_data[6:0];
  assign celloutsig_0_21z = { celloutsig_0_6z[2], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_18z } * { celloutsig_0_8z[3:1], celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_1_16z = - { celloutsig_1_2z[20:8], celloutsig_1_3z };
  assign celloutsig_0_24z = - { celloutsig_0_21z[3:0], celloutsig_0_14z };
  assign celloutsig_0_33z = - { celloutsig_0_5z[5:0], celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_5z = { in_data[23:22], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } | { in_data[95:92], celloutsig_0_4z };
  assign celloutsig_0_0z = | in_data[42:37];
  assign celloutsig_1_7z = | { celloutsig_1_2z[14:9], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_2z = | in_data[64:61];
  assign celloutsig_0_11z = celloutsig_0_10z & celloutsig_0_7z[2];
  assign celloutsig_0_14z = celloutsig_0_5z[14] & celloutsig_0_9z;
  assign celloutsig_0_3z = celloutsig_0_1z[1] & in_data[43];
  assign celloutsig_0_34z = ~^ { celloutsig_0_4z[10:3], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[187:142];
  assign celloutsig_1_11z = ~^ celloutsig_1_2z[21:7];
  assign celloutsig_0_16z = ~^ { celloutsig_0_5z[7:5], celloutsig_0_14z };
  assign celloutsig_1_3z = ^ { celloutsig_1_2z[23:14], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = ^ { celloutsig_1_16z[10:1], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_23z = ^ { celloutsig_0_5z[17:8], celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_29z = ^ { in_data[93:85], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_17z = { celloutsig_0_4z[10], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z } << in_data[59:49];
  assign celloutsig_1_2z = { in_data[185:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[147:122];
  assign celloutsig_0_7z = celloutsig_0_4z[10:1] ~^ { celloutsig_0_4z[6:2], celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z[6:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = in_data[29:25];
  assign celloutsig_0_19z = ~((celloutsig_0_12z[5] & celloutsig_0_18z) | (celloutsig_0_17z[6] & celloutsig_0_16z));
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
