# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../de1-projekt-6.srcs/sources_1/new/clock_enable.vhd" \
"../../../../de1-projekt-6.srcs/sources_1/new/states_1.vhd" \
"../../../../de1-projekt-6.srcs/sim_1/new/tb_states_1.vhd" \

# Do not sort compile order
nosort
