Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec 16 20:30:54 2018
| Host         : danmanPC running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.220        0.000                      0                78341        0.052        0.000                      0                78341        4.020        0.000                       0                 26554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_0       {0.000 20.000}     40.000          25.000          
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              10.948        0.000                      0                42276        0.054        0.000                      0                42276       19.500        0.000                       0                 21477  
clk_fpga_0          0.220        0.000                      0                14593        0.055        0.000                      0                14593        4.020        0.000                       0                  5077  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_0               0.664        0.000                      0                 8579        0.052        0.000                      0                 8579  
clk_0         clk_fpga_0          0.475        0.000                      0                   32        0.838        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   24.788        0.000                      0                21472        0.429        0.000                      0                21472  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       10.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.948ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_o_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.743ns  (logic 0.746ns (2.595%)  route 27.997ns (97.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 44.611 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.384    31.769    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/enb_AESD_reg
    SLICE_X88Y129        LUT3 (Prop_lut3_I2_O)        0.327    32.096 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg[122]_i_1__20/O
                         net (fo=4, routed)           1.614    33.710    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/outmux[26]
    SLICE_X84Y125        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_o_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.706    44.611    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/clk
    SLICE_X84Y125        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_o_reg_reg[26]/C
                         clock pessimism              0.343    44.953    
                         clock uncertainty           -0.035    44.918    
    SLICE_X84Y125        FDCE (Setup_fdce_C_D)       -0.260    44.658    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_o_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         44.658    
                         arrival time                         -33.710    
  -------------------------------------------------------------------
                         slack                                 10.948    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.683ns  (logic 0.966ns (3.368%)  route 27.717ns (96.632%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 44.623 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.073    31.458    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/enb_AESD_reg
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.299    31.757 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[111]_i_4__21/O
                         net (fo=1, routed)           0.897    32.655    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1_n_311
    SLICE_X86Y135        LUT5 (Prop_lut5_I4_O)        0.124    32.779 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg[111]_i_2/O
                         net (fo=1, routed)           0.746    33.525    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/data_reg_reg[111]_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    33.649 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[111]_i_1__21/O
                         net (fo=1, routed)           0.000    33.649    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/next_addroundkey_data_reg[111]
    SLICE_X87Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718    44.623    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/clk
    SLICE_X87Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[111]/C
                         clock pessimism              0.343    44.965    
                         clock uncertainty           -0.035    44.930    
    SLICE_X87Y136        FDCE (Setup_fdce_C_D)        0.031    44.961    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[111]
  -------------------------------------------------------------------
                         required time                         44.961    
                         arrival time                         -33.649    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.320ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.673ns  (logic 0.966ns (3.369%)  route 27.707ns (96.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 44.623 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.289    31.674    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/enb_AESD_reg
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.299    31.973 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[103]_i_4__21/O
                         net (fo=1, routed)           0.584    32.557    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1_n_319
    SLICE_X87Y135        LUT5 (Prop_lut5_I4_O)        0.124    32.681 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg[103]_i_2/O
                         net (fo=1, routed)           0.834    33.515    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/data_reg_reg[103]_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124    33.639 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[103]_i_1__21/O
                         net (fo=1, routed)           0.000    33.639    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/next_addroundkey_data_reg[103]
    SLICE_X87Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718    44.623    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/clk
    SLICE_X87Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[103]/C
                         clock pessimism              0.343    44.965    
                         clock uncertainty           -0.035    44.930    
    SLICE_X87Y136        FDCE (Setup_fdce_C_D)        0.029    44.959    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[103]
  -------------------------------------------------------------------
                         required time                         44.959    
                         arrival time                         -33.639    
  -------------------------------------------------------------------
                         slack                                 11.320    

Slack (MET) :             11.321ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.362ns  (logic 0.746ns (2.630%)  route 27.616ns (97.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 44.611 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.384    31.769    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/enb_AESD_reg
    SLICE_X88Y129        LUT3 (Prop_lut3_I2_O)        0.327    32.096 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg[122]_i_1__20/O
                         net (fo=4, routed)           1.232    33.328    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/outmux[26]
    SLICE_X85Y125        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.706    44.611    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/clk
    SLICE_X85Y125        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[122]/C
                         clock pessimism              0.343    44.953    
                         clock uncertainty           -0.035    44.918    
    SLICE_X85Y125        FDCE (Setup_fdce_C_D)       -0.269    44.649    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[122]
  -------------------------------------------------------------------
                         required time                         44.649    
                         arrival time                         -33.328    
  -------------------------------------------------------------------
                         slack                                 11.321    

Slack (MET) :             11.405ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_reg_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.491ns  (logic 0.718ns (2.520%)  route 27.773ns (97.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 44.622 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.064    31.450    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/enb_AESD_reg
    SLICE_X87Y144        LUT6 (Prop_lut6_I5_O)        0.299    31.749 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/data_reg[110]_i_1__51/O
                         net (fo=4, routed)           1.708    33.457    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/D[1]
    SLICE_X81Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.717    44.622    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/clk
    SLICE_X81Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_reg_reg[46]/C
                         clock pessimism              0.343    44.964    
                         clock uncertainty           -0.035    44.929    
    SLICE_X81Y136        FDCE (Setup_fdce_C_D)       -0.067    44.862    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         44.862    
                         arrival time                         -33.457    
  -------------------------------------------------------------------
                         slack                                 11.405    

Slack (MET) :             11.415ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 0.966ns (3.380%)  route 27.617ns (96.620%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 44.625 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.403    31.789    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/enb_AESD_reg
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.299    32.088 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[7]_i_4__21/O
                         net (fo=1, routed)           0.451    32.539    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1_n_415
    SLICE_X89Y138        LUT5 (Prop_lut5_I4_O)        0.124    32.663 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.763    33.426    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/data_reg_reg[7]_0
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.124    33.550 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[7]_i_1__21/O
                         net (fo=1, routed)           0.000    33.550    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/next_addroundkey_data_reg[7]
    SLICE_X87Y138        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.720    44.625    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/clk
    SLICE_X87Y138        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[7]/C
                         clock pessimism              0.343    44.967    
                         clock uncertainty           -0.035    44.932    
    SLICE_X87Y138        FDCE (Setup_fdce_C_D)        0.032    44.964    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         44.964    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                 11.415    

Slack (MET) :             11.434ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[90]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.263ns  (logic 0.746ns (2.640%)  route 27.517ns (97.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 44.616 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.384    31.769    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/enb_AESD_reg
    SLICE_X88Y129        LUT3 (Prop_lut3_I2_O)        0.327    32.096 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg[122]_i_1__20/O
                         net (fo=4, routed)           1.133    33.229    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/outmux[26]
    SLICE_X83Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.711    44.616    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/clk
    SLICE_X83Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[90]/C
                         clock pessimism              0.343    44.958    
                         clock uncertainty           -0.035    44.923    
    SLICE_X83Y128        FDCE (Setup_fdce_C_D)       -0.260    44.663    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/mix1/data_reg_reg[90]
  -------------------------------------------------------------------
                         required time                         44.663    
                         arrival time                         -33.229    
  -------------------------------------------------------------------
                         slack                                 11.434    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.402ns  (logic 0.718ns (2.528%)  route 27.684ns (97.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 44.680 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       25.277    30.663    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/enb_AESD_reg
    SLICE_X92Y145        LUT3 (Prop_lut3_I2_O)        0.299    30.962 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_reg[98]_i_1__19/O
                         net (fo=4, routed)           2.407    33.369    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/outmux[2]
    SLICE_X103Y120       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.775    44.680    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/clk
    SLICE_X103Y120       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[2]/C
                         clock pessimism              0.343    45.022    
                         clock uncertainty           -0.035    44.987    
    SLICE_X103Y120       FDCE (Setup_fdce_C_D)       -0.081    44.906    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         44.906    
                         arrival time                         -33.369    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.501ns  (logic 0.966ns (3.389%)  route 27.535ns (96.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 44.685 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       26.037    31.422    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/enb_AESD_reg
    SLICE_X108Y134       LUT6 (Prop_lut6_I0_O)        0.299    31.721 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[33]_i_4__21/O
                         net (fo=1, routed)           0.791    32.512    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1_n_389
    SLICE_X109Y134       LUT5 (Prop_lut5_I4_O)        0.124    32.636 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg[33]_i_2/O
                         net (fo=1, routed)           0.707    33.344    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/data_reg_reg[33]_0
    SLICE_X103Y134       LUT6 (Prop_lut6_I0_O)        0.124    33.468 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/sub1/addroundkey_data_reg[33]_i_1__21/O
                         net (fo=1, routed)           0.000    33.468    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/next_addroundkey_data_reg[33]
    SLICE_X103Y134       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.780    44.685    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/clk
    SLICE_X103Y134       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[33]/C
                         clock pessimism              0.343    45.027    
                         clock uncertainty           -0.035    44.992    
    SLICE_X103Y134       FDCE (Setup_fdce_C_D)        0.031    45.023    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         45.023    
                         arrival time                         -33.468    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.163ns  (logic 0.744ns (2.642%)  route 27.419ns (97.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 44.692 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.719     4.966    design_1_i/coproc_0/inst/clk
    SLICE_X68Y18         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       25.990    31.375    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/enb_AESD_reg
    SLICE_X88Y145        LUT3 (Prop_lut3_I2_O)        0.325    31.700 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_reg[120]_i_1__19/O
                         net (fo=4, routed)           1.430    33.130    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/outmux[24]
    SLICE_X105Y148       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.787    44.692    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/clk
    SLICE_X105Y148       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[24]/C
                         clock pessimism              0.343    45.035    
                         clock uncertainty           -0.035    44.999    
    SLICE_X105Y148       FDCE (Setup_fdce_C_D)       -0.301    44.698    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/mix1/data_o_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                         -33.130    
  -------------------------------------------------------------------
                         slack                                 11.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/key_reg_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/addroundkey_data_reg_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.246ns (59.979%)  route 0.164ns (40.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.623     1.516    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/clk
    SLICE_X50Y124        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/key_reg_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDCE (Prop_fdce_C_Q)         0.148     1.664 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/key_reg_reg[85]/Q
                         net (fo=2, routed)           0.164     1.828    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/Q[85]
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.098     1.926 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/addroundkey_data_reg[85]_i_1__17/O
                         net (fo=1, routed)           0.000     1.926    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/next_addroundkey_data_reg[85]
    SLICE_X49Y124        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/addroundkey_data_reg_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.896     2.037    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/clk
    SLICE_X49Y124        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/addroundkey_data_reg_reg[85]/C
                         clock pessimism             -0.256     1.781    
    SLICE_X49Y124        FDCE (Hold_fdce_C_D)         0.092     1.873    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/addroundkey_data_reg_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_reg_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_o_reg_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.406%)  route 0.226ns (61.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.561     1.454    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/clk
    SLICE_X47Y2          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.141     1.595 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_reg_reg[72]/Q
                         net (fo=1, routed)           0.226     1.821    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_reg[72]
    SLICE_X50Y2          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_o_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.824     1.965    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/clk
    SLICE_X50Y2          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_o_reg_reg[72]/C
                         clock pessimism             -0.253     1.712    
    SLICE_X50Y2          FDCE (Hold_fdce_C_D)         0.052     1.764    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/mix1/data_o_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.227ns (50.958%)  route 0.218ns (49.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.557     1.450    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/clk
    SLICE_X49Y93         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[76]/Q
                         net (fo=2, routed)           0.218     1.796    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/Q[76]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.099     1.895 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/addroundkey_data_reg[76]_i_1__16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/next_addroundkey_data_reg[76]
    SLICE_X50Y93         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.822     1.963    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/clk
    SLICE_X50Y93         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[76]/C
                         clock pessimism             -0.253     1.710    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.121     1.831    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.159%)  route 0.127ns (37.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.641     1.534    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/clk
    SLICE_X38Y100        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDCE (Prop_fdce_C_Q)         0.164     1.698 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg_reg[21]/Q
                         net (fo=6, routed)           0.127     1.826    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/addroundkey_data_reg_reg[127]_1[21]
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg[117]_i_1__16/O
                         net (fo=1, routed)           0.000     1.871    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg[117]_i_1__16_n_0
    SLICE_X39Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.827     1.968    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/clk
    SLICE_X39Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg_reg[117]/C
                         clock pessimism             -0.253     1.715    
    SLICE_X39Y99         FDCE (Hold_fdce_C_D)         0.091     1.806    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/data_reg_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.300%)  route 0.177ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.693     1.586    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/clk
    SLICE_X99Y100        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg_reg[73]/Q
                         net (fo=1, routed)           0.177     1.905    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg[73]
    SLICE_X97Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.880     2.021    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/clk
    SLICE_X97Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[73]/C
                         clock pessimism             -0.253     1.768    
    SLICE_X97Y99         FDCE (Hold_fdce_C_D)         0.072     1.840    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/col_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/key_reg_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.523%)  route 0.165ns (46.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.720     1.613    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/clk
    SLICE_X107Y100       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/col_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_fdce_C_Q)         0.141     1.754 r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/col_reg[16]/Q
                         net (fo=5, routed)           0.165     1.919    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/p_1_in[16]
    SLICE_X107Y98        LUT4 (Prop_lut4_I1_O)        0.049     1.968 r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/key_reg[48]_i_1__24/O
                         net (fo=1, routed)           0.000     1.968    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/p_2_out[48]
    SLICE_X107Y98        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/key_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.908     2.049    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/clk
    SLICE_X107Y98        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/key_reg_reg[48]/C
                         clock pessimism             -0.253     1.796    
    SLICE_X107Y98        FDCE (Hold_fdce_C_D)         0.107     1.903    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/ks1/key_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/ks1/key_reg_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/addroundkey_data_reg_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.246ns (59.279%)  route 0.169ns (40.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.589     1.482    design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/ks1/clk
    SLICE_X30Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/ks1/key_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.148     1.630 r  design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/ks1/key_reg_reg[124]/Q
                         net (fo=2, routed)           0.169     1.799    design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/sub1/Q[124]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.098     1.897 r  design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/sub1/addroundkey_data_reg[124]_i_1__10/O
                         net (fo=1, routed)           0.000     1.897    design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/next_addroundkey_data_reg[124]
    SLICE_X29Y50         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/addroundkey_data_reg_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.847     1.988    design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/clk
    SLICE_X29Y50         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/addroundkey_data_reg_reg[124]/C
                         clock pessimism             -0.248     1.740    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.091     1.831    design_1_i/coproc_0/inst/qmaes/genblk1[11].aes_inst/addroundkey_data_reg_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.377%)  route 0.177ns (55.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.693     1.586    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/clk
    SLICE_X99Y100        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg_reg[65]/Q
                         net (fo=1, routed)           0.177     1.904    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_reg[65]
    SLICE_X97Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.880     2.021    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/clk
    SLICE_X97Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[65]/C
                         clock pessimism             -0.253     1.768    
    SLICE_X97Y99         FDCE (Hold_fdce_C_D)         0.070     1.838    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/mix1/data_o_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.667%)  route 0.351ns (65.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.559     1.452    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/clk
    SLICE_X37Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[29]/Q
                         net (fo=2, routed)           0.351     1.943    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/Q[29]
    SLICE_X42Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.988 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/addroundkey_data_reg[29]_i_1__16/O
                         net (fo=1, routed)           0.000     1.988    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/next_addroundkey_data_reg[29]
    SLICE_X42Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.913     2.054    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/clk
    SLICE_X42Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[29]/C
                         clock pessimism             -0.253     1.801    
    SLICE_X42Y101        FDCE (Hold_fdce_C_D)         0.121     1.922    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/ks1/key_reg_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.667%)  route 0.271ns (59.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.550     1.443    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/ks1/clk
    SLICE_X51Y63         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/ks1/key_reg_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/ks1/key_reg_reg[125]/Q
                         net (fo=2, routed)           0.271     1.855    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/sub1/Q[125]
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.900 r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/sub1/addroundkey_data_reg[125]_i_1__11/O
                         net (fo=1, routed)           0.000     1.900    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/next_addroundkey_data_reg[125]
    SLICE_X46Y62         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.822     1.963    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/clk
    SLICE_X46Y62         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[125]/C
                         clock pessimism             -0.253     1.710    
    SLICE_X46Y62         FDCE (Hold_fdce_C_D)         0.121     1.831    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  clk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X68Y18   design_1_i/coproc_0/inst/enb_AESD_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X68Y18   design_1_i/coproc_0/inst/enb_AESE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X65Y33   design_1_i/coproc_0/inst/load_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X32Y86   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[45]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X32Y86   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[46]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X49Y89   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[47]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X53Y84   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[48]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X53Y84   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[49]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X35Y81   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y86   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[45]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X32Y86   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[46]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X53Y84   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[48]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X53Y84   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[49]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X53Y84   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[51]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X27Y82   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[60]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X27Y82   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[61]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X54Y83   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[67]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X50Y84   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[72]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X50Y84   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[73]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y26   design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[64]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X78Y14   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[77]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y26   design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[65]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X42Y23   design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[73]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y26   design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[82]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X43Y85   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[89]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y85   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[90]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y83   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[92]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y83   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[93]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X46Y123  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/col_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg11_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 1.450ns (15.298%)  route 8.028ns (84.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=135, routed)         8.028    12.509    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X92Y13         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg11_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.617    12.797    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y13         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X92Y13         FDRE (Setup_fdre_C_D)       -0.028    12.729    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg11_reg[22]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg9_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 1.450ns (15.395%)  route 7.968ns (84.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=135, routed)         7.968    12.449    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X91Y17         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg9_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.614    12.793    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y17         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg9_reg[22]/C
                         clock pessimism              0.115    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X91Y17         FDRE (Setup_fdre_C_D)       -0.081    12.673    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg9_reg[22]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 1.450ns (15.308%)  route 8.022ns (84.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=135, routed)         8.022    12.503    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X92Y11         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.619    12.799    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y11         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[22]/C
                         clock pessimism              0.115    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X92Y11         FDRE (Setup_fdre_C_D)       -0.028    12.731    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[22]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg31_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.450ns (15.444%)  route 7.939ns (84.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=135, routed)         7.939    12.420    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X25Y12         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg31_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.568    12.747    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg31_reg[22]/C
                         clock pessimism              0.115    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X25Y12         FDRE (Setup_fdre_C_D)       -0.047    12.661    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg31_reg[22]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 1.450ns (15.342%)  route 8.001ns (84.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=135, routed)         8.001    12.482    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X90Y11         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.619    12.799    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y11         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[22]/C
                         clock pessimism              0.115    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X90Y11         FDRE (Setup_fdre_C_D)       -0.028    12.731    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[22]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 1.450ns (15.707%)  route 7.782ns (84.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=135, routed)         7.782    12.263    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X35Y13         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.491    12.670    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y13         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[22]/C
                         clock pessimism              0.115    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)       -0.061    12.570    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[22]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg111_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 1.450ns (15.554%)  route 7.872ns (84.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=135, routed)         7.872    12.353    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[31]
    SLICE_X99Y65         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg111_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.602    12.781    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y65         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg111_reg[31]/C
                         clock pessimism              0.129    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X99Y65         FDRE (Setup_fdre_C_D)       -0.058    12.698    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg111_reg[31]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg84_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 1.450ns (15.258%)  route 8.053ns (84.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 12.952 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=135, routed)         8.053    12.534    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[18]
    SLICE_X102Y118       FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg84_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.773    12.952    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y118       FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg84_reg[18]/C
                         clock pessimism              0.129    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X102Y118       FDRE (Setup_fdre_C_D)       -0.031    12.896    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg84_reg[18]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg91_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 1.450ns (15.321%)  route 8.014ns (84.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=135, routed)         8.014    12.495    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[18]
    SLICE_X103Y119       FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg91_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.772    12.951    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X103Y119       FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg91_reg[18]/C
                         clock pessimism              0.129    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X103Y119       FDRE (Setup_fdre_C_D)       -0.067    12.859    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg91_reg[18]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 1.450ns (15.690%)  route 7.792ns (84.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=135, routed)         7.792    12.273    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[31]
    SLICE_X88Y14         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.558    12.738    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y14         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[31]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X88Y14         FDRE (Setup_fdre_C_D)       -0.058    12.640    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[31]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.545%)  route 0.235ns (62.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.235     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.976%)  route 0.363ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.363     1.414    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[30]
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.061     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.449%)  route 0.246ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.246     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.710%)  route 0.366ns (66.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.366     1.419    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X28Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.299     0.905    
    SLICE_X27Y86         FDRE (Hold_fdre_C_D)         0.076     0.981    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.655     0.991    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.188    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.926     1.292    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.991    
    SLICE_X31Y137        FDRE (Hold_fdre_C_D)         0.075     1.066    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.299     0.905    
    SLICE_X27Y86         FDRE (Hold_fdre_C_D)         0.075     0.980    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.309%)  route 0.183ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.339    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.309%)  route 0.183ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.183     1.339    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.880ns  (logic 1.788ns (16.434%)  route 9.092ns (83.566%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 44.629 - 40.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 32.963 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.669    32.963    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.456    33.419 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/Q
                         net (fo=65, routed)          3.905    37.324    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key[9]
    SLICE_X80Y99         LUT6 (Prop_lut6_I3_O)        0.124    37.448 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key_reg[9]_i_2/O
                         net (fo=2, routed)           0.364    37.812    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/keysched_last_key_i[9]
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    37.936 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_10__25/O
                         net (fo=1, routed)           0.826    38.762    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1_n_152
    SLICE_X82Y99         LUT6 (Prop_lut6_I0_O)        0.124    38.886 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           0.831    39.716    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox_data_i[1]
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    39.840 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/ah_reg[1]_i_3__25/O
                         net (fo=4, routed)           1.076    40.916    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.150    41.066 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_4__25/O
                         net (fo=10, routed)          1.450    42.517    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_7_in
    SLICE_X83Y101        LUT4 (Prop_lut4_I1_O)        0.354    42.871 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[3]_i_4__25/O
                         net (fo=1, routed)           0.640    43.511    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[3]_i_4__25_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I4_O)        0.332    43.843 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[3]_i_1__25/O
                         net (fo=1, routed)           0.000    43.843    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X83Y102        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.724    44.629    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/clk
    SLICE_X83Y102        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.000    44.629    
                         clock uncertainty           -0.154    44.475    
    SLICE_X83Y102        FDCE (Setup_fdce_C_D)        0.032    44.507    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                         44.507    
                         arrival time                         -43.843    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.729ns  (logic 1.324ns (12.341%)  route 9.405ns (87.659%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 44.629 - 40.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 32.963 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.669    32.963    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.456    33.419 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/Q
                         net (fo=65, routed)          3.905    37.324    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key[9]
    SLICE_X80Y99         LUT6 (Prop_lut6_I3_O)        0.124    37.448 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key_reg[9]_i_2/O
                         net (fo=2, routed)           0.364    37.812    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/keysched_last_key_i[9]
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    37.936 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_10__25/O
                         net (fo=1, routed)           0.826    38.762    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1_n_152
    SLICE_X82Y99         LUT6 (Prop_lut6_I0_O)        0.124    38.886 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           0.898    39.784    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox_data_i[1]
    SLICE_X83Y99         LUT5 (Prop_lut5_I1_O)        0.124    39.908 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_2__25/O
                         net (fo=10, routed)          0.934    40.842    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_0_in55_in
    SLICE_X83Y101        LUT4 (Prop_lut4_I1_O)        0.124    40.966 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/ah_reg[1]_i_1__25/O
                         net (fo=9, routed)           1.213    42.180    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/p_2_in
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.124    42.304 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[2]_i_2__25/O
                         net (fo=1, routed)           1.264    43.568    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_0_in10_in
    SLICE_X82Y101        LUT6 (Prop_lut6_I3_O)        0.124    43.692 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[2]_i_1__25/O
                         net (fo=1, routed)           0.000    43.692    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X82Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.724    44.629    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/clk
    SLICE_X82Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.000    44.629    
                         clock uncertainty           -0.154    44.475    
    SLICE_X82Y101        FDCE (Setup_fdce_C_D)        0.081    44.556    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                         44.556    
                         arrival time                         -43.692    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.608ns  (logic 1.552ns (14.631%)  route 9.056ns (85.369%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    3.014ns = ( 33.014 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.720    33.014    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y92         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.456    33.470 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/Q
                         net (fo=65, routed)          3.935    37.405    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key[25]
    SLICE_X12Y6          LUT6 (Prop_lut6_I3_O)        0.124    37.529 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key_reg[25]_i_2/O
                         net (fo=2, routed)           0.614    38.143    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/keysched_last_key_i[25]
    SLICE_X14Y9          LUT5 (Prop_lut5_I1_O)        0.124    38.267 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/alph[3]_i_11__6/O
                         net (fo=1, routed)           0.680    38.947    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1_n_144
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.124    39.071 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           1.099    40.170    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox_data_i[1]
    SLICE_X7Y4           LUT5 (Prop_lut5_I1_O)        0.124    40.294 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/alph[3]_i_2__6/O
                         net (fo=10, routed)          1.021    41.314    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/p_0_in55_in
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.124    41.438 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_1__6/O
                         net (fo=6, routed)           0.862    42.300    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/p_4_in
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.148    42.448 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[3]_i_3__6/O
                         net (fo=1, routed)           0.845    43.294    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/to_invert311_out
    SLICE_X2Y2           LUT6 (Prop_lut6_I3_O)        0.328    43.622 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[3]_i_1__6/O
                         net (fo=1, routed)           0.000    43.622    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X2Y2           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.657    44.562    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/clk
    SLICE_X2Y2           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.000    44.562    
                         clock uncertainty           -0.154    44.408    
    SLICE_X2Y2           FDCE (Setup_fdce_C_D)        0.081    44.489    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                         44.489    
                         arrival time                         -43.622    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.593ns  (logic 1.552ns (14.651%)  route 9.041ns (85.349%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 44.629 - 40.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 32.963 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.669    32.963    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.456    33.419 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/Q
                         net (fo=65, routed)          3.905    37.324    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key[9]
    SLICE_X80Y99         LUT6 (Prop_lut6_I3_O)        0.124    37.448 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key_reg[9]_i_2/O
                         net (fo=2, routed)           0.364    37.812    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/keysched_last_key_i[9]
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    37.936 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_10__25/O
                         net (fo=1, routed)           0.826    38.762    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1_n_152
    SLICE_X82Y99         LUT6 (Prop_lut6_I0_O)        0.124    38.886 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           0.831    39.716    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox_data_i[1]
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    39.840 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/ah_reg[1]_i_3__25/O
                         net (fo=4, routed)           1.076    40.916    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.150    41.066 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_4__25/O
                         net (fo=10, routed)          1.450    42.517    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_7_in
    SLICE_X83Y101        LUT4 (Prop_lut4_I3_O)        0.326    42.843 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[0]_i_2__25/O
                         net (fo=1, routed)           0.589    43.432    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[0]_i_2__25_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I2_O)        0.124    43.556 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[0]_i_1__25/O
                         net (fo=1, routed)           0.000    43.556    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/FSM_onehot_state_reg[1][0]
    SLICE_X83Y102        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.724    44.629    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/clk
    SLICE_X83Y102        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[0]/C
                         clock pessimism              0.000    44.629    
                         clock uncertainty           -0.154    44.475    
    SLICE_X83Y102        FDCE (Setup_fdce_C_D)        0.031    44.506    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[0]
  -------------------------------------------------------------------
                         required time                         44.506    
                         arrival time                         -43.556    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.331ns  (logic 1.790ns (17.327%)  route 8.541ns (82.673%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 44.627 - 40.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 32.963 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.669    32.963    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.456    33.419 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/Q
                         net (fo=65, routed)          3.577    36.996    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/key[9]
    SLICE_X90Y132        LUT6 (Prop_lut6_I3_O)        0.124    37.120 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/key_reg[9]_i_2/O
                         net (fo=2, routed)           0.478    37.598    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/keysched_last_key_i[9]
    SLICE_X90Y132        LUT4 (Prop_lut4_I0_O)        0.124    37.722 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/alph[3]_i_10__20/O
                         net (fo=1, routed)           0.668    38.390    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1_n_152
    SLICE_X86Y132        LUT6 (Prop_lut6_I0_O)        0.124    38.514 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           0.975    39.489    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/sbox_data_i[1]
    SLICE_X82Y139        LUT5 (Prop_lut5_I2_O)        0.124    39.613 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/ah_reg[1]_i_3__20/O
                         net (fo=4, routed)           0.865    40.478    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X81Y143        LUT2 (Prop_lut2_I1_O)        0.149    40.627 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/alph[3]_i_4__20/O
                         net (fo=10, routed)          0.986    41.613    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/sbox1/p_7_in
    SLICE_X81Y145        LUT4 (Prop_lut4_I1_O)        0.362    41.975 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/to_invert[3]_i_4__20/O
                         net (fo=1, routed)           0.992    42.967    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/to_invert[3]_i_4__20_n_0
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.327    43.294 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/to_invert[3]_i_1__20/O
                         net (fo=1, routed)           0.000    43.294    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X81Y145        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.722    44.627    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sbox1/clk
    SLICE_X81Y145        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.000    44.627    
                         clock uncertainty           -0.154    44.473    
    SLICE_X81Y145        FDCE (Setup_fdce_C_D)        0.032    44.505    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                         44.505    
                         arrival time                         -43.294    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.196ns  (logic 1.852ns (18.163%)  route 8.344ns (81.837%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 44.546 - 40.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 33.006 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.712    33.006    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y88         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    33.524 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[28]/Q
                         net (fo=65, routed)          3.174    36.698    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/key[28]
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.124    36.822 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/key_reg[28]_i_2/O
                         net (fo=2, routed)           0.440    37.262    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/keysched_last_key_i[28]
    SLICE_X4Y45          LUT5 (Prop_lut5_I1_O)        0.124    37.386 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/alph[3]_i_14__8/O
                         net (fo=1, routed)           0.731    38.118    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1_n_147
    SLICE_X4Y41          LUT6 (Prop_lut6_I1_O)        0.124    38.242 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/alph[3]_i_6/O
                         net (fo=5, routed)           1.445    39.686    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/sbox_data_i[4]
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.124    39.810 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/ah_reg[1]_i_3__8/O
                         net (fo=4, routed)           0.997    40.807    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.154    40.961 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/alph[3]_i_4__8/O
                         net (fo=10, routed)          0.974    41.935    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/sbox1/p_7_in
    SLICE_X1Y24          LUT4 (Prop_lut4_I3_O)        0.352    42.287 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/to_invert[3]_i_2__8/O
                         net (fo=1, routed)           0.584    42.870    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/sbox1/to_invert210_out
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.332    43.202 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/ks1/to_invert[3]_i_1__8/O
                         net (fo=1, routed)           0.000    43.202    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X1Y23          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.641    44.546    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sbox1/clk
    SLICE_X1Y23          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.000    44.546    
                         clock uncertainty           -0.154    44.392    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)        0.031    44.423    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                         44.423    
                         arrival time                         -43.202    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.293ns  (logic 1.748ns (16.982%)  route 8.545ns (83.018%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 44.629 - 40.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 32.963 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.669    32.963    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.456    33.419 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/Q
                         net (fo=65, routed)          3.905    37.324    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key[9]
    SLICE_X80Y99         LUT6 (Prop_lut6_I3_O)        0.124    37.448 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key_reg[9]_i_2/O
                         net (fo=2, routed)           0.364    37.812    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/keysched_last_key_i[9]
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    37.936 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_10__25/O
                         net (fo=1, routed)           0.826    38.762    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1_n_152
    SLICE_X82Y99         LUT6 (Prop_lut6_I0_O)        0.124    38.886 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           0.831    39.716    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox_data_i[1]
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    39.840 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/ah_reg[1]_i_3__25/O
                         net (fo=4, routed)           1.076    40.916    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.150    41.066 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_4__25/O
                         net (fo=10, routed)          0.855    41.921    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_7_in
    SLICE_X83Y102        LUT2 (Prop_lut2_I0_O)        0.320    42.241 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[1]_i_3__25/O
                         net (fo=1, routed)           0.689    42.930    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/to_invert331_out
    SLICE_X83Y102        LUT6 (Prop_lut6_I4_O)        0.326    43.256 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[1]_i_1__25/O
                         net (fo=1, routed)           0.000    43.256    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/FSM_onehot_state_reg[1][1]
    SLICE_X83Y102        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.724    44.629    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/clk
    SLICE_X83Y102        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[1]/C
                         clock pessimism              0.000    44.629    
                         clock uncertainty           -0.154    44.475    
    SLICE_X83Y102        FDCE (Setup_fdce_C_D)        0.031    44.506    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[1]
  -------------------------------------------------------------------
                         required time                         44.506    
                         arrival time                         -43.256    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.145ns  (logic 1.778ns (17.526%)  route 8.367ns (82.474%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 44.483 - 40.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 32.995 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.701    32.995    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456    33.451 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/Q
                         net (fo=65, routed)          3.235    36.686    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/key[8]
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.124    36.810 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/key_reg[8]_i_2/O
                         net (fo=2, routed)           0.767    37.577    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/keysched_last_key_i[8]
    SLICE_X42Y2          LUT4 (Prop_lut4_I0_O)        0.124    37.701 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[2]_i_5__5/O
                         net (fo=1, routed)           0.567    38.268    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1_n_151
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.392 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ah_reg[2]_i_4/O
                         net (fo=5, routed)           1.527    39.919    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/sbox_data_i[0]
    SLICE_X13Y2          LUT5 (Prop_lut5_I2_O)        0.124    40.043 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[1]_i_2__5/O
                         net (fo=3, routed)           0.670    40.713    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/sbox1/p_1_in44_in
    SLICE_X12Y1          LUT2 (Prop_lut2_I1_O)        0.148    40.861 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/alph[2]_i_2__5/O
                         net (fo=6, routed)           0.981    41.843    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/sbox1/p_5_in
    SLICE_X10Y1          LUT5 (Prop_lut5_I4_O)        0.350    42.193 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[2]_i_3__5/O
                         net (fo=1, routed)           0.619    42.812    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[2]_i_3__5_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I4_O)        0.328    43.140 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[2]_i_1__5/O
                         net (fo=1, routed)           0.000    43.140    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X8Y2           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.578    44.483    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/clk
    SLICE_X8Y2           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.000    44.483    
                         clock uncertainty           -0.154    44.329    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.079    44.408    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                         44.408    
                         arrival time                         -43.140    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.138ns  (logic 1.550ns (15.289%)  route 8.588ns (84.711%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 44.484 - 40.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 32.995 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.701    32.995    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y71         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456    33.451 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/Q
                         net (fo=65, routed)          3.235    36.686    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/key[8]
    SLICE_X50Y2          LUT6 (Prop_lut6_I3_O)        0.124    36.810 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/key_reg[8]_i_2/O
                         net (fo=2, routed)           0.767    37.577    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/keysched_last_key_i[8]
    SLICE_X42Y2          LUT4 (Prop_lut4_I0_O)        0.124    37.701 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[2]_i_5__5/O
                         net (fo=1, routed)           0.567    38.268    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1_n_151
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.392 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ah_reg[2]_i_4/O
                         net (fo=5, routed)           1.755    40.147    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/sbox_data_i[0]
    SLICE_X12Y2          LUT5 (Prop_lut5_I1_O)        0.146    40.293 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[2]_i_3__5/O
                         net (fo=1, routed)           0.977    41.270    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/sbox1/p_2_in60_in
    SLICE_X11Y1          LUT4 (Prop_lut4_I1_O)        0.328    41.598 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[2]_i_1__5/O
                         net (fo=6, routed)           0.861    42.460    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/p_4_in
    SLICE_X11Y2          LUT6 (Prop_lut6_I2_O)        0.124    42.584 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[1]_i_4__5/O
                         net (fo=1, routed)           0.425    43.009    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[1]_i_4__5_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124    43.133 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[1]_i_1__5/O
                         net (fo=1, routed)           0.000    43.133    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/FSM_onehot_state_reg[1][1]
    SLICE_X10Y2          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.579    44.484    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/clk
    SLICE_X10Y2          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[1]/C
                         clock pessimism              0.000    44.484    
                         clock uncertainty           -0.154    44.330    
    SLICE_X10Y2          FDCE (Setup_fdce_C_D)        0.077    44.407    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[1]
  -------------------------------------------------------------------
                         required time                         44.407    
                         arrival time                         -43.133    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/alph_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        10.191ns  (logic 1.428ns (14.013%)  route 8.763ns (85.987%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 44.629 - 40.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 32.963 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.669    32.963    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.456    33.419 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[9]/Q
                         net (fo=65, routed)          3.905    37.324    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key[9]
    SLICE_X80Y99         LUT6 (Prop_lut6_I3_O)        0.124    37.448 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/key_reg[9]_i_2/O
                         net (fo=2, routed)           0.364    37.812    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/keysched_last_key_i[9]
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    37.936 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_10__25/O
                         net (fo=1, routed)           0.826    38.762    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1_n_152
    SLICE_X82Y99         LUT6 (Prop_lut6_I0_O)        0.124    38.886 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           0.831    39.716    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox_data_i[1]
    SLICE_X84Y100        LUT5 (Prop_lut5_I2_O)        0.124    39.840 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/ah_reg[1]_i_3__25/O
                         net (fo=4, routed)           1.076    40.916    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.150    41.066 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_4__25/O
                         net (fo=10, routed)          0.791    41.858    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_7_in
    SLICE_X84Y101        LUT3 (Prop_lut3_I2_O)        0.326    42.184 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/alph[3]_i_1__25/O
                         net (fo=1, routed)           0.970    43.154    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/D[3]
    SLICE_X84Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/alph_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.724    44.629    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/clk
    SLICE_X84Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/alph_reg[3]/C
                         clock pessimism              0.000    44.629    
                         clock uncertainty           -0.154    44.475    
    SLICE_X84Y101        FDCE (Setup_fdce_C_D)       -0.047    44.428    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/alph_reg[3]
  -------------------------------------------------------------------
                         required time                         44.428    
                         arrival time                         -43.154    
  -------------------------------------------------------------------
                         slack                                  1.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg259_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.467ns (16.426%)  route 2.376ns (83.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.541     2.720    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y93         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg259_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.367     3.087 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg259_reg[22]/Q
                         net (fo=65, routed)          2.376     5.463    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/key[86]
    SLICE_X92Y83         LUT6 (Prop_lut6_I3_O)        0.100     5.563 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/addroundkey_data_reg[86]_i_1__25/O
                         net (fo=1, routed)           0.000     5.563    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/next_addroundkey_data_reg[86]
    SLICE_X92Y83         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.778     5.025    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/clk
    SLICE_X92Y83         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[86]/C
                         clock pessimism              0.000     5.025    
                         clock uncertainty            0.154     5.180    
    SLICE_X92Y83         FDCE (Hold_fdce_C_D)         0.331     5.511    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[86]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           5.563    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.467ns (16.282%)  route 2.401ns (83.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.524     2.703    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y75         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.367     3.070 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[4]/Q
                         net (fo=65, routed)          2.401     5.471    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/sub1/key[4]
    SLICE_X109Y75        LUT6 (Prop_lut6_I3_O)        0.100     5.571 r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/sub1/addroundkey_data_reg[4]_i_1__24/O
                         net (fo=1, routed)           0.000     5.571    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/next_addroundkey_data_reg[4]
    SLICE_X109Y75        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.846     5.093    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/clk
    SLICE_X109Y75        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[4]/C
                         clock pessimism              0.000     5.093    
                         clock uncertainty            0.154     5.248    
    SLICE_X109Y75        FDCE (Hold_fdce_C_D)         0.270     5.518    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.518    
                         arrival time                           5.571    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg260_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/addroundkey_data_reg_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.467ns (16.258%)  route 2.405ns (83.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.536     2.715    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y87         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg260_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.367     3.082 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg260_reg[28]/Q
                         net (fo=65, routed)          2.405     5.487    design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/sub1/key[124]
    SLICE_X107Y68        LUT6 (Prop_lut6_I3_O)        0.100     5.587 r  design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/sub1/addroundkey_data_reg[124]_i_1__23/O
                         net (fo=1, routed)           0.000     5.587    design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/next_addroundkey_data_reg[124]
    SLICE_X107Y68        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/addroundkey_data_reg_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.855     5.102    design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/clk
    SLICE_X107Y68        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/addroundkey_data_reg_reg[124]/C
                         clock pessimism              0.000     5.102    
                         clock uncertainty            0.154     5.257    
    SLICE_X107Y68        FDCE (Hold_fdce_C_D)         0.269     5.526    design_1_i/coproc_0/inst/qmaes/genblk1[24].aes_inst/addroundkey_data_reg_reg[124]
  -------------------------------------------------------------------
                         required time                         -5.526    
                         arrival time                           5.587    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg113_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/addroundkey_data_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.567ns (20.350%)  route 2.219ns (79.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.562     2.741    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y44         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg113_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y44         FDRE (Prop_fdre_C_Q)         0.367     3.108 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg113_reg[19]/Q
                         net (fo=2, routed)           0.991     4.100    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/input_data[19]
    SLICE_X87Y40         LUT5 (Prop_lut5_I4_O)        0.100     4.200 r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/addroundkey_data_reg[19]_i_3/O
                         net (fo=2, routed)           1.228     5.428    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[19]_2
    SLICE_X86Y40         LUT6 (Prop_lut6_I2_O)        0.100     5.528 r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/addroundkey_data_reg[19]_i_1__27/O
                         net (fo=1, routed)           0.000     5.528    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/next_addroundkey_data_reg[19]
    SLICE_X86Y40         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/addroundkey_data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.734     4.981    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/clk
    SLICE_X86Y40         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/addroundkey_data_reg_reg[19]/C
                         clock pessimism              0.000     4.981    
                         clock uncertainty            0.154     5.136    
    SLICE_X86Y40         FDCE (Hold_fdce_C_D)         0.330     5.466    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/addroundkey_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.466    
                         arrival time                           5.528    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.467ns (16.006%)  route 2.451ns (83.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.538     2.717    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y88         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.367     3.084 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[31]/Q
                         net (fo=65, routed)          2.451     5.534    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/key[31]
    SLICE_X84Y123        LUT6 (Prop_lut6_I3_O)        0.100     5.634 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/addroundkey_data_reg[31]_i_1__20/O
                         net (fo=1, routed)           0.000     5.634    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/next_addroundkey_data_reg[31]
    SLICE_X84Y123        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.898     5.145    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/clk
    SLICE_X84Y123        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[31]/C
                         clock pessimism              0.000     5.145    
                         clock uncertainty            0.154     5.300    
    SLICE_X84Y123        FDCE (Hold_fdce_C_D)         0.269     5.569    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.569    
                         arrival time                           5.634    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg78_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.567ns (20.096%)  route 2.255ns (79.904%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.141ns
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.632     2.811    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y117        FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg78_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.367     3.178 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg78_reg[26]/Q
                         net (fo=2, routed)           0.761     3.939    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/input_data[58]
    SLICE_X54Y118        LUT5 (Prop_lut5_I4_O)        0.100     4.039 r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg[58]_i_3/O
                         net (fo=2, routed)           1.493     5.533    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[58]_1
    SLICE_X57Y120        LUT6 (Prop_lut6_I2_O)        0.100     5.633 r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/addroundkey_data_reg[58]_i_1__18/O
                         net (fo=1, routed)           0.000     5.633    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/next_addroundkey_data_reg[58]
    SLICE_X57Y120        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.894     5.141    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/clk
    SLICE_X57Y120        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[58]/C
                         clock pessimism              0.000     5.141    
                         clock uncertainty            0.154     5.296    
    SLICE_X57Y120        FDCE (Hold_fdce_C_D)         0.271     5.567    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -5.567    
                         arrival time                           5.633    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/addroundkey_data_reg_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.567ns (19.640%)  route 2.320ns (80.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.564     2.743    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y17         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.367     3.110 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg32_reg[22]/Q
                         net (fo=2, routed)           1.522     4.632    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/input_data[118]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.100     4.732 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/addroundkey_data_reg[118]_i_3/O
                         net (fo=2, routed)           0.798     5.531    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sub1/data_reg_reg[118]_1
    SLICE_X0Y13          LUT6 (Prop_lut6_I2_O)        0.100     5.631 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sub1/addroundkey_data_reg[118]_i_1__6/O
                         net (fo=1, routed)           0.000     5.631    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/next_addroundkey_data_reg[118]
    SLICE_X0Y13          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/addroundkey_data_reg_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.830     5.077    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/clk
    SLICE_X0Y13          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/addroundkey_data_reg_reg[118]/C
                         clock pessimism              0.000     5.077    
                         clock uncertainty            0.154     5.232    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.330     5.562    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/addroundkey_data_reg_reg[118]
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           5.631    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg119_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.231ns (16.345%)  route 1.182ns (83.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.591     0.927    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y47         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg119_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg119_reg[16]/Q
                         net (fo=2, routed)           0.487     1.554    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/input_data[80]
    SLICE_X92Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.599 r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg[80]_i_3/O
                         net (fo=2, routed)           0.695     2.295    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/sub1/data_reg_reg[80]_1
    SLICE_X93Y52         LUT6 (Prop_lut6_I2_O)        0.045     2.340 r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/sub1/addroundkey_data_reg[80]_i_1__28/O
                         net (fo=1, routed)           0.000     2.340    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/next_addroundkey_data_reg[80]
    SLICE_X93Y52         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.879     2.020    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/clk
    SLICE_X93Y52         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[80]/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.154     2.174    
    SLICE_X93Y52         FDCE (Hold_fdce_C_D)         0.092     2.266    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg88_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.678ns (25.086%)  route 2.025ns (74.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.769     2.948    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y118        FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg88_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y118        FDRE (Prop_fdre_C_Q)         0.337     3.285 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg88_reg[15]/Q
                         net (fo=2, routed)           0.958     4.243    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/input_data[111]
    SLICE_X86Y120        LUT5 (Prop_lut5_I4_O)        0.241     4.484 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg[111]_i_3/O
                         net (fo=2, routed)           1.067     5.551    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[111]_1
    SLICE_X87Y120        LUT6 (Prop_lut6_I2_O)        0.100     5.651 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/addroundkey_data_reg[111]_i_1__20/O
                         net (fo=1, routed)           0.000     5.651    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/next_addroundkey_data_reg[111]
    SLICE_X87Y120        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.904     5.151    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/clk
    SLICE_X87Y120        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[111]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.154     5.306    
    SLICE_X87Y120        FDCE (Hold_fdce_C_D)         0.269     5.575    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[111]
  -------------------------------------------------------------------
                         required time                         -5.575    
                         arrival time                           5.651    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.467ns (16.971%)  route 2.285ns (83.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.537     2.716    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y88         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.367     3.083 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[22]/Q
                         net (fo=65, routed)          2.285     5.368    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/key[54]
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.100     5.468 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/addroundkey_data_reg[54]_i_1__25/O
                         net (fo=1, routed)           0.000     5.468    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/next_addroundkey_data_reg[54]
    SLICE_X89Y85         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.720     4.967    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/clk
    SLICE_X89Y85         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[54]/C
                         clock pessimism              0.000     4.967    
                         clock uncertainty            0.154     5.122    
    SLICE_X89Y85         FDCE (Hold_fdce_C_D)         0.269     5.391    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/addroundkey_data_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -5.391    
                         arrival time                           5.468    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.816ns (26.351%)  route 5.076ns (73.649%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.981     5.228    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X98Y147        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y147        FDCE (Prop_fdce_C_Q)         0.518     5.746 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[41]/Q
                         net (fo=3, routed)           1.578     7.325    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2601]
    SLICE_X98Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.449 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[9]_i_83/O
                         net (fo=1, routed)           0.000     7.449    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[9]_i_83_n_0
    SLICE_X98Y130        MUXF7 (Prop_muxf7_I0_O)      0.241     7.690 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_39/O
                         net (fo=1, routed)           0.000     7.690    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_39_n_0
    SLICE_X98Y130        MUXF8 (Prop_muxf8_I0_O)      0.098     7.788 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_17/O
                         net (fo=1, routed)           2.844    10.632    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_17_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.319    10.951 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[9]_i_8/O
                         net (fo=1, routed)           0.000    10.951    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[9]_i_8_n_0
    SLICE_X63Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    11.168 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3/O
                         net (fo=1, routed)           0.653    11.821    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.299    12.120 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    12.120    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[9]
    SLICE_X60Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.539    12.718    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    12.718    
                         clock uncertainty           -0.154    12.564    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.031    12.595    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 1.811ns (26.520%)  route 5.018ns (73.480%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.971     5.218    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X102Y132       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDCE (Prop_fdce_C_Q)         0.518     5.736 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[26]/Q
                         net (fo=3, routed)           1.826     7.562    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2586]
    SLICE_X99Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.686 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[26]_i_83/O
                         net (fo=1, routed)           0.000     7.686    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[26]_i_83_n_0
    SLICE_X99Y116        MUXF7 (Prop_muxf7_I0_O)      0.238     7.924 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_39/O
                         net (fo=1, routed)           0.000     7.924    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_39_n_0
    SLICE_X99Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     8.028 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_17/O
                         net (fo=1, routed)           2.618    10.646    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_17_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.316    10.962 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[26]_i_8/O
                         net (fo=1, routed)           0.000    10.962    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[26]_i_8_n_0
    SLICE_X50Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    11.176 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_3/O
                         net (fo=1, routed)           0.575    11.750    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_3_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.297    12.047 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    12.047    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[26]
    SLICE_X51Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.467    12.646    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.154    12.492    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.031    12.523    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.750ns (25.644%)  route 5.074ns (74.356%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.966     5.213    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/clk
    SLICE_X105Y121       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.456     5.669 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[110]/Q
                         net (fo=3, routed)           1.850     7.519    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2926]
    SLICE_X84Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[14]_i_86/O
                         net (fo=1, routed)           0.000     7.643    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[14]_i_86_n_0
    SLICE_X84Y120        MUXF7 (Prop_muxf7_I1_O)      0.217     7.860 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_40/O
                         net (fo=1, routed)           0.000     7.860    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_40_n_0
    SLICE_X84Y120        MUXF8 (Prop_muxf8_I1_O)      0.094     7.954 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_17/O
                         net (fo=1, routed)           2.797    10.751    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_17_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.316    11.067 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[14]_i_8/O
                         net (fo=1, routed)           0.000    11.067    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[14]_i_8_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    11.312 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_3/O
                         net (fo=1, routed)           0.428    11.740    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_3_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.298    12.038 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    12.038    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[14]
    SLICE_X46Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.479    12.658    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.154    12.504    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)        0.077    12.581    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.807ns (27.348%)  route 4.801ns (72.652%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       2.049     5.296    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/clk
    SLICE_X112Y131       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDCE (Prop_fdce_C_Q)         0.518     5.814 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[48]/Q
                         net (fo=3, routed)           1.854     7.668    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2864]
    SLICE_X93Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.792 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[16]_i_85/O
                         net (fo=1, routed)           0.000     7.792    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[16]_i_85_n_0
    SLICE_X93Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     8.004 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_40/O
                         net (fo=1, routed)           0.000     8.004    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_40_n_0
    SLICE_X93Y108        MUXF8 (Prop_muxf8_I1_O)      0.094     8.098 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_17/O
                         net (fo=1, routed)           2.313    10.411    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_17_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I3_O)        0.316    10.727 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[16]_i_8/O
                         net (fo=1, routed)           0.000    10.727    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[16]_i_8_n_0
    SLICE_X67Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    10.972 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/O
                         net (fo=1, routed)           0.634    11.606    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.298    11.904 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    11.904    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[16]
    SLICE_X55Y54         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.536    12.715    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y54         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    12.715    
                         clock uncertainty           -0.154    12.561    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)        0.032    12.593    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.816ns (27.253%)  route 4.848ns (72.747%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.914     5.161    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X82Y140        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y140        FDCE (Prop_fdce_C_Q)         0.518     5.679 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[22]/Q
                         net (fo=3, routed)           1.596     7.276    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2582]
    SLICE_X84Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.400 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[22]_i_83/O
                         net (fo=1, routed)           0.000     7.400    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[22]_i_83_n_0
    SLICE_X84Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     7.638 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_39/O
                         net (fo=1, routed)           0.000     7.638    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_39_n_0
    SLICE_X84Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     7.742 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_17/O
                         net (fo=1, routed)           2.920    10.661    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_17_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I3_O)        0.316    10.977 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[22]_i_8/O
                         net (fo=1, routed)           0.000    10.977    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[22]_i_8_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    11.194 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           0.332    11.526    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.299    11.825 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    11.825    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[22]
    SLICE_X48Y51         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.478    12.657    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X48Y51         FDRE (Setup_fdre_C_D)        0.029    12.532    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.785ns (27.094%)  route 4.803ns (72.906%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.977     5.224    design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/clk
    SLICE_X92Y108        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y108        FDCE (Prop_fdce_C_Q)         0.518     5.742 r  design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[55]/Q
                         net (fo=3, routed)           1.521     7.263    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2999]
    SLICE_X88Y126        LUT6 (Prop_lut6_I1_O)        0.124     7.387 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[23]_i_86/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[23]_i_86_n_0
    SLICE_X88Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     7.604 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_40/O
                         net (fo=1, routed)           0.000     7.604    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_40_n_0
    SLICE_X88Y126        MUXF8 (Prop_muxf8_I1_O)      0.094     7.698 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_17/O
                         net (fo=1, routed)           2.827    10.525    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_17_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.316    10.841 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[23]_i_8/O
                         net (fo=1, routed)           0.000    10.841    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[23]_i_8_n_0
    SLICE_X51Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.058 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_3/O
                         net (fo=1, routed)           0.455    11.514    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_3_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.299    11.813 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    11.813    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[23]
    SLICE_X48Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.478    12.657    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)        0.029    12.532    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 1.843ns (27.777%)  route 4.792ns (72.223%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.917     5.164    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X86Y144        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[71]/Q
                         net (fo=3, routed)           1.875     7.558    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2631]
    SLICE_X82Y109        LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=1, routed)           0.000     7.682    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X82Y109        MUXF7 (Prop_muxf7_I0_O)      0.241     7.923 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_39/O
                         net (fo=1, routed)           0.000     7.923    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_39_n_0
    SLICE_X82Y109        MUXF8 (Prop_muxf8_I0_O)      0.098     8.021 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_17/O
                         net (fo=1, routed)           2.233    10.253    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_17_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I3_O)        0.319    10.572 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_8/O
                         net (fo=1, routed)           0.000    10.572    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_8_n_0
    SLICE_X55Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    10.817 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.684    11.501    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_3_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.298    11.799 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.799    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[7]
    SLICE_X48Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.478    12.657    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)        0.031    12.534    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.812ns (27.606%)  route 4.752ns (72.394%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       2.055     5.302    design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/clk
    SLICE_X108Y111       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111       FDCE (Prop_fdce_C_Q)         0.518     5.820 r  design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[61]/Q
                         net (fo=3, routed)           1.801     7.622    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[3005]
    SLICE_X93Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.746 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[29]_i_86/O
                         net (fo=1, routed)           0.000     7.746    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[29]_i_86_n_0
    SLICE_X93Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     7.963 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_40/O
                         net (fo=1, routed)           0.000     7.963    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_40_n_0
    SLICE_X93Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     8.057 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_17/O
                         net (fo=1, routed)           2.428    10.485    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_17_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.316    10.801 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[29]_i_8/O
                         net (fo=1, routed)           0.000    10.801    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[29]_i_8_n_0
    SLICE_X63Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    11.046 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_3/O
                         net (fo=1, routed)           0.522    11.568    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.298    11.866 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    11.866    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[29]
    SLICE_X62Y55         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.540    12.719    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y55         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)        0.081    12.646    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.774ns (26.918%)  route 4.816ns (73.082%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.966     5.213    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/clk
    SLICE_X102Y128       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y128       FDCE (Prop_fdce_C_Q)         0.518     5.731 r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/addroundkey_data_reg_reg[5]/Q
                         net (fo=3, routed)           2.703     8.435    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2821]
    SLICE_X86Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.559 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[5]_i_85/O
                         net (fo=1, routed)           0.000     8.559    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[5]_i_85_n_0
    SLICE_X86Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     8.768 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_40/O
                         net (fo=1, routed)           0.000     8.768    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_40_n_0
    SLICE_X86Y82         MUXF8 (Prop_muxf8_I1_O)      0.088     8.856 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_17/O
                         net (fo=1, routed)           1.679    10.535    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_17_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.319    10.854 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[5]_i_8/O
                         net (fo=1, routed)           0.000    10.854    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[5]_i_8_n_0
    SLICE_X61Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    11.071 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_3/O
                         net (fo=1, routed)           0.434    11.505    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.299    11.804 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.804    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[5]
    SLICE_X60Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.539    12.718    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    12.718    
                         clock uncertainty           -0.154    12.564    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.031    12.595    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 1.785ns (27.338%)  route 4.744ns (72.662%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.977     5.224    design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/clk
    SLICE_X102Y111       FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y111       FDCE (Prop_fdce_C_Q)         0.518     5.742 r  design_1_i/coproc_0/inst/qmaes/genblk1[23].aes_inst/addroundkey_data_reg_reg[25]/Q
                         net (fo=3, routed)           1.607     7.349    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[2969]
    SLICE_X93Y125        LUT6 (Prop_lut6_I3_O)        0.124     7.473 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[25]_i_86/O
                         net (fo=1, routed)           0.000     7.473    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[25]_i_86_n_0
    SLICE_X93Y125        MUXF7 (Prop_muxf7_I1_O)      0.217     7.690 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_40/O
                         net (fo=1, routed)           0.000     7.690    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_40_n_0
    SLICE_X93Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     7.784 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_17/O
                         net (fo=1, routed)           2.667    10.451    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_17_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.316    10.767 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[25]_i_8/O
                         net (fo=1, routed)           0.000    10.767    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[25]_i_8_n_0
    SLICE_X63Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    10.984 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_3/O
                         net (fo=1, routed)           0.470    11.455    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.299    11.754 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    11.754    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[25]
    SLICE_X64Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.540    12.719    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.029    12.594    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.276ns (32.508%)  route 0.573ns (67.492%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.584     1.477    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X64Y49         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[107]/Q
                         net (fo=3, routed)           0.378     1.996    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4075]
    SLICE_X62Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.041 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[11]_i_6/O
                         net (fo=1, routed)           0.054     2.095    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[11]_i_6_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.140 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.141     2.281    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[11]_i_2_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.326 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.326    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[11]
    SLICE_X62Y55         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.848     1.214    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y55         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.154     1.368    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.120     1.488    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (27.981%)  route 0.710ns (72.019%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.581     1.474    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X65Y54         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[114]/Q
                         net (fo=3, routed)           0.304     1.919    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4082]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.964 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[18]_i_6/O
                         net (fo=1, routed)           0.135     2.099    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[18]_i_6_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.144 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.272     2.415    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[18]_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.460 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     2.460    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[18]
    SLICE_X60Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.847     1.213    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y57         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.154     1.367    
    SLICE_X60Y57         FDRE (Hold_fdre_C_D)         0.091     1.458    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.276ns (27.597%)  route 0.724ns (72.403%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.582     1.475    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X65Y50         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[113]/Q
                         net (fo=3, routed)           0.325     1.941    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4081]
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.986 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[17]_i_6/O
                         net (fo=1, routed)           0.135     2.121    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[17]_i_6_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.166 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.264     2.430    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[17]_i_2_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045     2.475 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.475    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[17]
    SLICE_X65Y59         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.847     1.213    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y59         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.154     1.367    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.091     1.458    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.276ns (27.213%)  route 0.738ns (72.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.557     1.450    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X52Y47         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[103]/Q
                         net (fo=3, routed)           0.285     1.876    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4071]
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_6/O
                         net (fo=1, routed)           0.170     2.091    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_6_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.136 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.283     2.419    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.464 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.464    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[7]
    SLICE_X48Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.825     1.191    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.092     1.437    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.276ns (25.801%)  route 0.794ns (74.199%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.555     1.448    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X51Y50         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[111]/Q
                         net (fo=3, routed)           0.488     2.077    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4079]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[15]_i_6/O
                         net (fo=1, routed)           0.164     2.287    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[15]_i_6_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.332 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.141     2.473    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[15]_i_2_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.518 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.518    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[15]
    SLICE_X54Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.846     1.212    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.154     1.366    
    SLICE_X54Y52         FDRE (Hold_fdre_C_D)         0.120     1.486    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.299ns (27.855%)  route 0.774ns (72.145%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.581     1.474    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X54Y47         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[123]/Q
                         net (fo=4, routed)           0.446     2.084    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4091]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[27]_i_6/O
                         net (fo=1, routed)           0.108     2.237    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[27]_i_6_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.282 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[27]_i_2/O
                         net (fo=1, routed)           0.220     2.502    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[27]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.547 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     2.547    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[27]
    SLICE_X54Y51         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.846     1.212    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y51         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.154     1.366    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.120     1.486    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.299ns (28.952%)  route 0.734ns (71.048%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.580     1.473    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X58Y51         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[99]/Q
                         net (fo=3, routed)           0.270     1.907    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4067]
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.270     2.222    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[3]_i_6_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.267 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.193     2.461    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.506 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.506    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X51Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.821     1.187    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y52         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.154     1.341    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092     1.433    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.276ns (24.941%)  route 0.831ns (75.059%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.583     1.476    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X61Y44         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[96]/Q
                         net (fo=3, routed)           0.429     2.045    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4064]
    SLICE_X62Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.090 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.150     2.240    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I4_O)        0.045     2.285 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.252     2.537    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.582 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.582    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[0]
    SLICE_X62Y56         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.848     1.214    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y56         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.154     1.368    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.121     1.489    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.276ns (24.483%)  route 0.851ns (75.517%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.579     1.472    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X56Y38         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[108]/Q
                         net (fo=3, routed)           0.362     1.975    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4076]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[12]_i_6/O
                         net (fo=1, routed)           0.144     2.164    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[12]_i_6_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.209 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.345     2.554    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[12]_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.599 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.599    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[12]
    SLICE_X62Y56         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.848     1.214    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y56         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.154     1.368    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.120     1.488    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[98]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.299ns (26.993%)  route 0.809ns (73.007%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.582     1.475    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/clk
    SLICE_X62Y51         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/addroundkey_data_reg_reg[98]/Q
                         net (fo=3, routed)           0.187     1.826    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/big_buff_out[4066]
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[2]_i_6/O
                         net (fo=1, routed)           0.280     2.151    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[2]_i_6_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.196 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.342     2.538    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.583 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.583    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/reg_data_out__0[2]
    SLICE_X56Y53         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.847     1.213    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y53         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.154     1.367    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.091     1.458    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  1.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       24.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.788ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[100]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.707ns  (logic 0.456ns (3.101%)  route 14.251ns (96.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.251    19.672    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/reset_reg
    SLICE_X44Y109        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.653    44.558    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X44Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[100]/C
                         clock pessimism              0.343    44.900    
                         clock uncertainty           -0.035    44.865    
    SLICE_X44Y109        FDCE (Recov_fdce_C_CLR)     -0.405    44.460    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[100]
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                 24.788    

Slack (MET) :             24.788ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[104]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.707ns  (logic 0.456ns (3.101%)  route 14.251ns (96.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.251    19.672    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/reset_reg
    SLICE_X44Y109        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.653    44.558    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X44Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[104]/C
                         clock pessimism              0.343    44.900    
                         clock uncertainty           -0.035    44.865    
    SLICE_X44Y109        FDCE (Recov_fdce_C_CLR)     -0.405    44.460    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[104]
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                 24.788    

Slack (MET) :             24.788ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.707ns  (logic 0.456ns (3.101%)  route 14.251ns (96.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.251    19.672    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/reset_reg
    SLICE_X44Y109        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.653    44.558    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X44Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]/C
                         clock pessimism              0.343    44.900    
                         clock uncertainty           -0.035    44.865    
    SLICE_X44Y109        FDCE (Recov_fdce_C_CLR)     -0.405    44.460    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                 24.788    

Slack (MET) :             24.788ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[116]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.707ns  (logic 0.456ns (3.101%)  route 14.251ns (96.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.251    19.672    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/reset_reg
    SLICE_X44Y109        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.653    44.558    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X44Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[116]/C
                         clock pessimism              0.343    44.900    
                         clock uncertainty           -0.035    44.865    
    SLICE_X44Y109        FDCE (Recov_fdce_C_CLR)     -0.405    44.460    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[116]
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                 24.788    

Slack (MET) :             24.823ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/round_reg[1]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.711ns  (logic 0.456ns (3.100%)  route 14.255ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 44.597 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.255    19.676    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/reset_reg
    SLICE_X31Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/round_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.692    44.597    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/clk
    SLICE_X31Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/round_reg[1]/C
                         clock pessimism              0.343    44.939    
                         clock uncertainty           -0.035    44.904    
    SLICE_X31Y131        FDCE (Recov_fdce_C_CLR)     -0.405    44.499    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/round_reg[1]
  -------------------------------------------------------------------
                         required time                         44.499    
                         arrival time                         -19.676    
  -------------------------------------------------------------------
                         slack                                 24.823    

Slack (MET) :             24.867ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/state_reg__0/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.711ns  (logic 0.456ns (3.100%)  route 14.255ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 44.597 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.255    19.676    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/reset_reg
    SLICE_X30Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/state_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.692    44.597    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/clk
    SLICE_X30Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/state_reg__0/C
                         clock pessimism              0.343    44.939    
                         clock uncertainty           -0.035    44.904    
    SLICE_X30Y131        FDCE (Recov_fdce_C_CLR)     -0.361    44.543    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/state_reg__0
  -------------------------------------------------------------------
                         required time                         44.543    
                         arrival time                         -19.676    
  -------------------------------------------------------------------
                         slack                                 24.867    

Slack (MET) :             24.909ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/addroundkey_start_i_reg/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.711ns  (logic 0.456ns (3.100%)  route 14.255ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 44.597 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.255    19.676    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/reset_reg
    SLICE_X30Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/addroundkey_start_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.692    44.597    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/clk
    SLICE_X30Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/addroundkey_start_i_reg/C
                         clock pessimism              0.343    44.939    
                         clock uncertainty           -0.035    44.904    
    SLICE_X30Y131        FDCE (Recov_fdce_C_CLR)     -0.319    44.585    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/addroundkey_start_i_reg
  -------------------------------------------------------------------
                         required time                         44.585    
                         arrival time                         -19.676    
  -------------------------------------------------------------------
                         slack                                 24.909    

Slack (MET) :             24.909ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/first_round_reg_reg/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.711ns  (logic 0.456ns (3.100%)  route 14.255ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 44.597 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.255    19.676    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/reset_reg
    SLICE_X30Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/first_round_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.692    44.597    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/clk
    SLICE_X30Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/first_round_reg_reg/C
                         clock pessimism              0.343    44.939    
                         clock uncertainty           -0.035    44.904    
    SLICE_X30Y131        FDCE (Recov_fdce_C_CLR)     -0.319    44.585    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/first_round_reg_reg
  -------------------------------------------------------------------
                         required time                         44.585    
                         arrival time                         -19.676    
  -------------------------------------------------------------------
                         slack                                 24.909    

Slack (MET) :             24.940ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.544ns  (logic 0.456ns (3.135%)  route 14.088ns (96.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 44.547 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.088    19.509    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/reset_reg
    SLICE_X33Y127        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.642    44.547    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/clk
    SLICE_X33Y127        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[29]/C
                         clock pessimism              0.343    44.889    
                         clock uncertainty           -0.035    44.854    
    SLICE_X33Y127        FDCE (Recov_fdce_C_CLR)     -0.405    44.449    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         44.449    
                         arrival time                         -19.509    
  -------------------------------------------------------------------
                         slack                                 24.940    

Slack (MET) :             24.940ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[61]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_0 rise@40.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.544ns  (logic 0.456ns (3.135%)  route 14.088ns (96.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 44.547 - 40.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.718     4.965    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      14.088    19.509    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/reset_reg
    SLICE_X33Y127        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_0 (IN)
                         net (fo=0)                   0.000    40.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972    42.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.642    44.547    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/clk
    SLICE_X33Y127        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[61]/C
                         clock pessimism              0.343    44.889    
                         clock uncertainty           -0.035    44.854    
    SLICE_X33Y127        FDCE (Recov_fdce_C_CLR)     -0.405    44.449    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/key_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         44.449    
                         arrival time                         -19.509    
  -------------------------------------------------------------------
                         slack                                 24.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.357%)  route 0.227ns (61.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.227     1.837    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/reset_reg
    SLICE_X67Y19         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.841     1.982    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/clk
    SLICE_X67Y19         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[25]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X67Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[57]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.357%)  route 0.227ns (61.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.227     1.837    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/reset_reg
    SLICE_X67Y19         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.841     1.982    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/clk
    SLICE_X67Y19         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[57]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X67Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[89]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.357%)  route 0.227ns (61.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.227     1.837    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/reset_reg
    SLICE_X67Y19         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.841     1.982    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/clk
    SLICE_X67Y19         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[89]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X67Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/key_reg_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/addroundkey_data_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.804%)  route 0.232ns (62.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.232     1.843    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/reset_reg
    SLICE_X64Y19         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/addroundkey_data_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.841     1.982    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/clk
    SLICE_X64Y19         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/addroundkey_data_reg_reg[20]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X64Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/addroundkey_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.454%)  route 0.307ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.307     1.918    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/reset_reg
    SLICE_X62Y18         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.842     1.983    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/clk
    SLICE_X62Y18         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[16]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.454%)  route 0.307ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.307     1.918    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/reset_reg
    SLICE_X62Y18         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.842     1.983    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/clk
    SLICE_X62Y18         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[20]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[33]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.454%)  route 0.307ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.307     1.918    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/reset_reg
    SLICE_X62Y18         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.842     1.983    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/clk
    SLICE_X62Y18         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[33]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[48]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.454%)  route 0.307ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.307     1.918    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/reset_reg
    SLICE_X62Y18         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.842     1.983    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/clk
    SLICE_X62Y18         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[48]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[80]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.454%)  route 0.307ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.307     1.918    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/reset_reg
    SLICE_X62Y18         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.842     1.983    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/clk
    SLICE_X62Y18         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[80]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X62Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[112]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.454%)  route 0.307ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.577     1.470    design_1_i/coproc_0/inst/clk
    SLICE_X71Y19         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.307     1.918    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/reset_reg
    SLICE_X63Y18         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.842     1.983    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/clk
    SLICE_X63Y18         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[112]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X63Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/data_o_reg_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.508    





