<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: TIM Extended Remapping</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___t_i_m_ex___remap.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">TIM Extended Remapping<div class="ingroups"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html">STM32L0xx_HAL_Driver</a> &raquo; <a class="el" href="group___t_i_m_ex.html">TIMEx</a> &raquo; <a class="el" href="group___t_i_m_ex___exported___constants.html">TIM Extended Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaea1ae9fa7c8f17fb952333d22291cd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaea1ae9fa7c8f17fb952333d22291cd66">TIM2_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaea1ae9fa7c8f17fb952333d22291cd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735d5ce0f4731ee826e8a6ca2163f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga9735d5ce0f4731ee826e8a6ca2163f91">TIM2_ETR_HSI16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a26dddb973a996c4ebe85cf0f91e759">TIM2_OR_ETR_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f0ab01507fec6fbc3c6879ba7bdecb">TIM2_OR_ETR_RMP_0</a>)</td></tr>
<tr class="separator:ga9735d5ce0f4731ee826e8a6ca2163f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3394dbaf3b1f8efa93616ffa8a82a1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga3394dbaf3b1f8efa93616ffa8a82a1a1">TIM2_ETR_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e400e6d0651220a22e5948de5c36f">TIM2_OR_ETR_RMP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f0ab01507fec6fbc3c6879ba7bdecb">TIM2_OR_ETR_RMP_0</a>)</td></tr>
<tr class="separator:ga3394dbaf3b1f8efa93616ffa8a82a1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee405a2b4ca264e8c570d7b58a05875a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaee405a2b4ca264e8c570d7b58a05875a">TIM2_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaee405a2b4ca264e8c570d7b58a05875a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332dd3f16c7df2710b2be74d41402ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga332dd3f16c7df2710b2be74d41402ece">TIM21_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga332dd3f16c7df2710b2be74d41402ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4d9f1191e392b6bc3b53db5aaf9b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga3b4d9f1191e392b6bc3b53db5aaf9b94">TIM21_ETR_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7846af64a6436f5fc9844fe3f7eec74">TIM21_OR_ETR_RMP</a></td></tr>
<tr class="separator:ga3b4d9f1191e392b6bc3b53db5aaf9b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739d492b11844bc9a6297fddb58dec4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga739d492b11844bc9a6297fddb58dec4f">TIM21_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga739d492b11844bc9a6297fddb58dec4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d54c87c6db2277d228923807ef1c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga11d54c87c6db2277d228923807ef1c3a">TIM21_TI1_MCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47355d37433be539be0edc989631238">TIM21_OR_TI1_RMP</a></td></tr>
<tr class="separator:ga11d54c87c6db2277d228923807ef1c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a4627162f5883944ec9f7ad9f5c30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gac9a4627162f5883944ec9f7ad9f5c30a">TIM21_TI1_RTC_WKUT_IT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b">TIM21_OR_TI1_RMP_0</a></td></tr>
<tr class="separator:gac9a4627162f5883944ec9f7ad9f5c30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac687f79b011cbf315c80c3e82ea4595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gac687f79b011cbf315c80c3e82ea4595a">TIM21_TI1_HSE_RTC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc768d540e6e0c8654f6e593f3ca340">TIM21_OR_TI1_RMP_1</a></td></tr>
<tr class="separator:gac687f79b011cbf315c80c3e82ea4595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787e4ef4c08cbd1706dabb07a672ed4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga787e4ef4c08cbd1706dabb07a672ed4c">TIM21_TI1_MSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b">TIM21_OR_TI1_RMP_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc768d540e6e0c8654f6e593f3ca340">TIM21_OR_TI1_RMP_1</a>)</td></tr>
<tr class="separator:ga787e4ef4c08cbd1706dabb07a672ed4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782a0b97a6360903216ef19762f5c9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga782a0b97a6360903216ef19762f5c9c2">TIM21_TI1_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f457ff60eeda6ce10c9e21b42e1f0df">TIM21_OR_TI1_RMP_2</a></td></tr>
<tr class="separator:ga782a0b97a6360903216ef19762f5c9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdb37165d616c6ce8b0ce874e6d6008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaffdb37165d616c6ce8b0ce874e6d6008">TIM21_TI1_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f457ff60eeda6ce10c9e21b42e1f0df">TIM21_OR_TI1_RMP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b">TIM21_OR_TI1_RMP_0</a>)</td></tr>
<tr class="separator:gaffdb37165d616c6ce8b0ce874e6d6008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52276cd608e6542a7235690cf6e2c09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga52276cd608e6542a7235690cf6e2c09c">TIM21_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga52276cd608e6542a7235690cf6e2c09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga332dd3f16c7df2710b2be74d41402ece" name="ga332dd3f16c7df2710b2be74d41402ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga332dd3f16c7df2710b2be74d41402ece">&#9670;&nbsp;</a></span>TIM21_ETR_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_ETR_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 ETR input connected to ORed GPIOs </p>

</div>
</div>
<a id="ga3b4d9f1191e392b6bc3b53db5aaf9b94" name="ga3b4d9f1191e392b6bc3b53db5aaf9b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b4d9f1191e392b6bc3b53db5aaf9b94">&#9670;&nbsp;</a></span>TIM21_ETR_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_ETR_LSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7846af64a6436f5fc9844fe3f7eec74">TIM21_OR_ETR_RMP</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 ETR input connected to LSE clock </p>

</div>
</div>
<a id="ga739d492b11844bc9a6297fddb58dec4f" name="ga739d492b11844bc9a6297fddb58dec4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739d492b11844bc9a6297fddb58dec4f">&#9670;&nbsp;</a></span>TIM21_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI1 input connected to ORed GPIOs </p>

</div>
</div>
<a id="gac687f79b011cbf315c80c3e82ea4595a" name="gac687f79b011cbf315c80c3e82ea4595a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac687f79b011cbf315c80c3e82ea4595a">&#9670;&nbsp;</a></span>TIM21_TI1_HSE_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI1_HSE_RTC&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc768d540e6e0c8654f6e593f3ca340">TIM21_OR_TI1_RMP_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI1 input connected to HSE_RTC clock </p>

</div>
</div>
<a id="ga782a0b97a6360903216ef19762f5c9c2" name="ga782a0b97a6360903216ef19762f5c9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782a0b97a6360903216ef19762f5c9c2">&#9670;&nbsp;</a></span>TIM21_TI1_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI1_LSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f457ff60eeda6ce10c9e21b42e1f0df">TIM21_OR_TI1_RMP_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI1 input connected to LSE clock </p>

</div>
</div>
<a id="gaffdb37165d616c6ce8b0ce874e6d6008" name="gaffdb37165d616c6ce8b0ce874e6d6008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffdb37165d616c6ce8b0ce874e6d6008">&#9670;&nbsp;</a></span>TIM21_TI1_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI1_LSI&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f457ff60eeda6ce10c9e21b42e1f0df">TIM21_OR_TI1_RMP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b">TIM21_OR_TI1_RMP_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI1 input connected to LSI clock </p>

</div>
</div>
<a id="ga11d54c87c6db2277d228923807ef1c3a" name="ga11d54c87c6db2277d228923807ef1c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11d54c87c6db2277d228923807ef1c3a">&#9670;&nbsp;</a></span>TIM21_TI1_MCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI1_MCO&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47355d37433be539be0edc989631238">TIM21_OR_TI1_RMP</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI1 input connected to MCO clock </p>

</div>
</div>
<a id="ga787e4ef4c08cbd1706dabb07a672ed4c" name="ga787e4ef4c08cbd1706dabb07a672ed4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga787e4ef4c08cbd1706dabb07a672ed4c">&#9670;&nbsp;</a></span>TIM21_TI1_MSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI1_MSI&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b">TIM21_OR_TI1_RMP_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc768d540e6e0c8654f6e593f3ca340">TIM21_OR_TI1_RMP_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI1 input connected to MSI clock </p>

</div>
</div>
<a id="gac9a4627162f5883944ec9f7ad9f5c30a" name="gac9a4627162f5883944ec9f7ad9f5c30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9a4627162f5883944ec9f7ad9f5c30a">&#9670;&nbsp;</a></span>TIM21_TI1_RTC_WKUT_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI1_RTC_WKUT_IT&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b">TIM21_OR_TI1_RMP_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI1 input connected to RTC WAKEUP interrupt </p>

</div>
</div>
<a id="ga52276cd608e6542a7235690cf6e2c09c" name="ga52276cd608e6542a7235690cf6e2c09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52276cd608e6542a7235690cf6e2c09c">&#9670;&nbsp;</a></span>TIM21_TI2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM21_TI2_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM21 TI2 input connected to ORed GPIOs </p>

</div>
</div>
<a id="gaea1ae9fa7c8f17fb952333d22291cd66" name="gaea1ae9fa7c8f17fb952333d22291cd66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1ae9fa7c8f17fb952333d22291cd66">&#9670;&nbsp;</a></span>TIM2_ETR_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_ETR_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 ETR input is connected to ORed GPIOs </p>

</div>
</div>
<a id="ga9735d5ce0f4731ee826e8a6ca2163f91" name="ga9735d5ce0f4731ee826e8a6ca2163f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9735d5ce0f4731ee826e8a6ca2163f91">&#9670;&nbsp;</a></span>TIM2_ETR_HSI16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_ETR_HSI16&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a26dddb973a996c4ebe85cf0f91e759">TIM2_OR_ETR_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f0ab01507fec6fbc3c6879ba7bdecb">TIM2_OR_ETR_RMP_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 ETR input is connected to HSI16 clock </p>

</div>
</div>
<a id="ga3394dbaf3b1f8efa93616ffa8a82a1a1" name="ga3394dbaf3b1f8efa93616ffa8a82a1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3394dbaf3b1f8efa93616ffa8a82a1a1">&#9670;&nbsp;</a></span>TIM2_ETR_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_ETR_LSE&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e400e6d0651220a22e5948de5c36f">TIM2_OR_ETR_RMP_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f0ab01507fec6fbc3c6879ba7bdecb">TIM2_OR_ETR_RMP_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 ETR input is connected to LSE clock </p>

</div>
</div>
<a id="gaee405a2b4ca264e8c570d7b58a05875a" name="gaee405a2b4ca264e8c570d7b58a05875a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee405a2b4ca264e8c570d7b58a05875a">&#9670;&nbsp;</a></span>TIM2_TI4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_TI4_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 TI4 input connected to ORed GPIOs </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
