;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @12, #201
	CMP @121, 190
	SPL @12, #201
	SUB @-27, 0
	SLT 12, @19
	SUB -207, <-120
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 103
	SUB #0, -33
	CMP @-127, 100
	SLT 12, @19
	SUB @127, 106
	DJN 300, 90
	SUB @-127, 100
	CMP @-127, 100
	DJN 300, 90
	DJN 300, 90
	SPL 0, <-7
	SUB 12, @19
	CMP -7, <-120
	SLT 20, @12
	SLT 12, @10
	CMP 207, <120
	SUB 207, <120
	ADD #270, <1
	SUB @-27, 0
	SUB -207, <-120
	SUB @-27, 0
	SUB @127, 106
	ADD #270, <1
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SUB -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	DJN 300, 90
	CMP -207, <-120
	MOV -1, <-20
	SLT 12, @10
	SUB #0, -33
	CMP -207, <-120
	MOV -1, <-20
