

================================================================
== Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_37_2'
================================================================
* Date:           Sun Jun 23 03:45:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49159|    49159|  0.246 ms|  0.246 ms|  49159|  49159|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_2  |    49157|    49157|        12|          6|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     197|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     105|    -|
|Register             |        -|     -|      223|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      223|     302|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_139_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln38_fu_149_p2     |         +|   0|  0|  20|          13|          13|
    |and_ln40_1_fu_241_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_133_p2    |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln40_1_fu_191_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln40_2_fu_211_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln40_3_fu_217_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln40_fu_185_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln40_1_fu_237_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln40_2_fu_246_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln40_fu_228_p2      |        or|   0|  0|   2|           1|           1|
    |s_1_5_fu_256_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 197|         110|          74|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   14|         28|
    |grp_fu_111_p0            |  14|          3|   32|         96|
    |j_2_fu_60                |   9|          2|   14|         28|
    |s_1_fu_56                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   96|        229|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_0_load_reg_305             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln37_reg_285            |   1|   0|    1|          0|
    |icmp_ln40_1_reg_315          |   1|   0|    1|          0|
    |icmp_ln40_2_reg_320          |   1|   0|    1|          0|
    |icmp_ln40_3_reg_325          |   1|   0|    1|          0|
    |icmp_ln40_reg_310            |   1|   0|    1|          0|
    |j_2_fu_60                    |  14|   0|   14|          0|
    |mul2_reg_351                 |  32|   0|   32|          0|
    |or_ln40_2_reg_346            |   1|   0|    1|          0|
    |s_1_1_reg_362                |  32|   0|   32|          0|
    |s_1_fu_56                    |  32|   0|   32|          0|
    |s_1_load_reg_356             |  32|   0|   32|          0|
    |temp_a_reg_299               |  32|   0|   32|          0|
    |tmp_10_reg_341               |   1|   0|    1|          0|
    |tmp_9_reg_336                |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 223|   0|  223|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3756_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3756_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3756_p_opcode  |  out|    2|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3756_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3756_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3760_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3760_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3760_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3760_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3764_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3764_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3764_p_opcode  |  out|    5|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3764_p_dout0   |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|grp_fu_3764_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_37_2|  return value|
|zext_ln29_1           |   in|    5|     ap_none|                          zext_ln29_1|        scalar|
|A_1_address0          |  out|   13|   ap_memory|                                  A_1|         array|
|A_1_ce0               |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_q0                |   in|   32|   ap_memory|                                  A_1|         array|
|B_0_address0          |  out|   13|   ap_memory|                                  B_0|         array|
|B_0_ce0               |  out|    1|   ap_memory|                                  B_0|         array|
|B_0_q0                |   in|   32|   ap_memory|                                  B_0|         array|
|s_1_out               |  out|   32|      ap_vld|                              s_1_out|       pointer|
|s_1_out_ap_vld        |  out|    1|      ap_vld|                              s_1_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:36]   --->   Operation 15 'alloca' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 16 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln29_1"   --->   Operation 17 'read' 'zext_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29_1_cast = zext i5 %zext_ln29_1_read"   --->   Operation 18 'zext' 'zext_ln29_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln37 = store i14 0, i14 %j_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 21 'store' 'store_ln37' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln36 = store i32 0.1, i32 %s_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:36]   --->   Operation 22 'store' 'store_ln36' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body21"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = load i14 %j_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 24 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln37 = icmp_eq  i14 %j, i14 8192" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 25 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.05ns)   --->   "%add_ln37 = add i14 %j, i14 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 26 'add' 'add_ln37' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.body21.split, void %VITIS_LOOP_45_3.exitStub" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 27 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i14 %j" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 28 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%add_ln38 = add i13 %trunc_ln37, i13 %zext_ln29_1_cast" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:38]   --->   Operation 29 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i13 %add_ln38" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:38]   --->   Operation 30 'zext' 'zext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln38" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:38]   --->   Operation 31 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%A_1_load = load i13 %A_1_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:38]   --->   Operation 32 'load' 'A_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln38" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:39]   --->   Operation 33 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%B_0_load = load i13 %B_0_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:39]   --->   Operation 34 'load' 'B_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln37 = store i14 %add_ln37, i14 %j_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 35 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%A_1_load = load i13 %A_1_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:38]   --->   Operation 36 'load' 'A_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_a = bitcast i32 %A_1_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:38]   --->   Operation 37 'bitcast' 'temp_a' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%B_0_load = load i13 %B_0_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:39]   --->   Operation 38 'load' 'B_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_1_load, i32 23, i32 30" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 39 'partselect' 'tmp_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %A_1_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 40 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_ne  i8 %tmp_8, i8 255" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 41 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.13ns)   --->   "%icmp_ln40_1 = icmp_eq  i23 %trunc_ln40, i23 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 42 'icmp' 'icmp_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (1.91ns)   --->   "%tmp_9 = fcmp_oeq  i32 %temp_a, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 43 'fcmp' 'tmp_9' <Predicate = (!icmp_ln37)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %B_0_load, i32 23, i32 30" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 44 'partselect' 'tmp_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i32 %B_0_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 45 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln40_2 = icmp_ne  i8 %tmp_s, i8 255" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 46 'icmp' 'icmp_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.13ns)   --->   "%icmp_ln40_3 = icmp_eq  i23 %trunc_ln40_1, i23 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 47 'icmp' 'icmp_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%temp_b = bitcast i32 %B_0_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:39]   --->   Operation 48 'bitcast' 'temp_b' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (1.91ns)   --->   "%tmp_9 = fcmp_oeq  i32 %temp_a, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 49 'fcmp' 'tmp_9' <Predicate = (!icmp_ln37)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (1.91ns)   --->   "%tmp_10 = fcmp_oeq  i32 %temp_b, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 50 'fcmp' 'tmp_10' <Predicate = (!icmp_ln37)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [4/4] (2.78ns)   --->   "%mul2 = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 51 'fmul' 'mul2' <Predicate = (!icmp_ln37)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 52 [1/2] (1.91ns)   --->   "%tmp_10 = fcmp_oeq  i32 %temp_b, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 52 'fcmp' 'tmp_10' <Predicate = (!icmp_ln37)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/4] (2.78ns)   --->   "%mul2 = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 53 'fmul' 'mul2' <Predicate = (!icmp_ln37)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 54 [2/4] (2.78ns)   --->   "%mul2 = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 54 'fmul' 'mul2' <Predicate = (!icmp_ln37)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln40_2)   --->   "%or_ln40 = or i1 %icmp_ln40_1, i1 %icmp_ln40" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 55 'or' 'or_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln40_2)   --->   "%and_ln40 = and i1 %or_ln40, i1 %tmp_9" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 56 'and' 'and_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln40_2)   --->   "%or_ln40_1 = or i1 %icmp_ln40_3, i1 %icmp_ln40_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 57 'or' 'or_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln40_2)   --->   "%and_ln40_1 = and i1 %or_ln40_1, i1 %tmp_10" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 58 'and' 'and_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln40_2 = or i1 %and_ln40, i1 %and_ln40_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 59 'or' 'or_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/4] (2.78ns)   --->   "%mul2 = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 60 'fmul' 'mul2' <Predicate = (!icmp_ln37)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%s_1_load_3 = load i32 %s_1"   --->   Operation 73 'load' 's_1_load_3' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_1_out, i32 %s_1_load_3"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%s_1_load = load i32 %s_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 61 'load' 's_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [5/5] (3.57ns)   --->   "%s_1_1 = fadd i32 %s_1_load, i32 %mul2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 62 'fadd' 's_1_1' <Predicate = (!or_ln40_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 63 [4/5] (3.57ns)   --->   "%s_1_1 = fadd i32 %s_1_load, i32 %mul2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 63 'fadd' 's_1_1' <Predicate = (!or_ln40_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 64 [3/5] (3.57ns)   --->   "%s_1_1 = fadd i32 %s_1_load, i32 %mul2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 64 'fadd' 's_1_1' <Predicate = (!or_ln40_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 65 [2/5] (3.57ns)   --->   "%s_1_1 = fadd i32 %s_1_load, i32 %mul2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 65 'fadd' 's_1_1' <Predicate = (!or_ln40_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 66 [1/5] (3.57ns)   --->   "%s_1_1 = fadd i32 %s_1_load, i32 %mul2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:41]   --->   Operation 66 'fadd' 's_1_1' <Predicate = (!or_ln40_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.74>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 67 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 69 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%s_1_5 = select i1 %or_ln40_2, i32 %s_1_load, i32 %s_1_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:40]   --->   Operation 70 'select' 's_1_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln36 = store i32 %s_1_5, i32 %s_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:36]   --->   Operation 71 'store' 'store_ln36' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body21" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37]   --->   Operation 72 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln29_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_1                    (alloca           ) [ 0111111111111]
j_2                    (alloca           ) [ 0100000000000]
zext_ln29_1_read       (read             ) [ 0000000000000]
zext_ln29_1_cast       (zext             ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
store_ln37             (store            ) [ 0000000000000]
store_ln36             (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
j                      (load             ) [ 0000000000000]
icmp_ln37              (icmp             ) [ 0111111000000]
add_ln37               (add              ) [ 0000000000000]
br_ln37                (br               ) [ 0000000000000]
trunc_ln37             (trunc            ) [ 0000000000000]
add_ln38               (add              ) [ 0000000000000]
zext_ln38              (zext             ) [ 0000000000000]
A_1_addr               (getelementptr    ) [ 0010000000000]
B_0_addr               (getelementptr    ) [ 0010000000000]
store_ln37             (store            ) [ 0000000000000]
A_1_load               (load             ) [ 0000000000000]
temp_a                 (bitcast          ) [ 0001111000000]
B_0_load               (load             ) [ 0001000000000]
tmp_8                  (partselect       ) [ 0000000000000]
trunc_ln40             (trunc            ) [ 0000000000000]
icmp_ln40              (icmp             ) [ 0001111000000]
icmp_ln40_1            (icmp             ) [ 0001111000000]
tmp_s                  (partselect       ) [ 0000000000000]
trunc_ln40_1           (trunc            ) [ 0000000000000]
icmp_ln40_2            (icmp             ) [ 0001111000000]
icmp_ln40_3            (icmp             ) [ 0001111000000]
temp_b                 (bitcast          ) [ 0000111000000]
tmp_9                  (fcmp             ) [ 0000111000000]
tmp_10                 (fcmp             ) [ 0000011000000]
or_ln40                (or               ) [ 0000000000000]
and_ln40               (and              ) [ 0000000000000]
or_ln40_1              (or               ) [ 0000000000000]
and_ln40_1             (and              ) [ 0000000000000]
or_ln40_2              (or               ) [ 0111111111111]
mul2                   (fmul             ) [ 0111110111110]
s_1_load               (load             ) [ 0011111011111]
s_1_1                  (fadd             ) [ 0000001000001]
specpipeline_ln37      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln37 (speclooptripcount) [ 0000000000000]
specloopname_ln37      (specloopname     ) [ 0000000000000]
s_1_5                  (select           ) [ 0000000000000]
store_ln36             (store            ) [ 0000000000000]
br_ln37                (br               ) [ 0000000000000]
s_1_load_3             (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln29_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="s_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln29_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln29_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="B_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s_1_1/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/2 tmp_10/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln29_1_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln37_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="14" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln36_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln37_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="14" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln37_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln37_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln38_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="0"/>
<pin id="152" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln38_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln37_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="14" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="temp_a_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_a/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_8_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln40_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln40_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln40_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="23" slack="0"/>
<pin id="193" dir="0" index="1" bw="23" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln40_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln40_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln40_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="23" slack="0"/>
<pin id="219" dir="0" index="1" bw="23" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_3/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="temp_b_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_b/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln40_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="4"/>
<pin id="230" dir="0" index="1" bw="1" slack="4"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln40_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="3"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="or_ln40_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="4"/>
<pin id="239" dir="0" index="1" bw="1" slack="4"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_1/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="and_ln40_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="2"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40_1/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln40_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_2/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="s_1_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="6"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1_load/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="s_1_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="6"/>
<pin id="258" dir="0" index="1" bw="32" slack="5"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_1_5/12 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln36_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="11"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/12 "/>
</bind>
</comp>

<comp id="266" class="1004" name="s_1_load_3_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="5"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1_load_3/6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="s_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="j_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln37_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="289" class="1005" name="A_1_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="1"/>
<pin id="291" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="B_0_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="1"/>
<pin id="296" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="temp_a_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_a "/>
</bind>
</comp>

<comp id="305" class="1005" name="B_0_load_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="310" class="1005" name="icmp_ln40_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="4"/>
<pin id="312" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="315" class="1005" name="icmp_ln40_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="4"/>
<pin id="317" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln40_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln40_2_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="4"/>
<pin id="322" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln40_2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln40_3_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="4"/>
<pin id="327" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln40_3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="temp_b_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_b "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_9_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="3"/>
<pin id="338" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_10_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="2"/>
<pin id="343" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="346" class="1005" name="or_ln40_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="or_ln40_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="mul2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="s_1_load_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1_load "/>
</bind>
</comp>

<comp id="362" class="1005" name="s_1_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="64" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="116" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="165"><net_src comp="139" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="84" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="84" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="84" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="171" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="181" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="97" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="97" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="197" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="207" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="237" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="232" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="265"><net_src comp="256" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="273"><net_src comp="56" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="60" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="288"><net_src comp="133" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="77" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="297"><net_src comp="90" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="302"><net_src comp="166" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="308"><net_src comp="97" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="313"><net_src comp="185" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="318"><net_src comp="191" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="323"><net_src comp="211" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="328"><net_src comp="217" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="333"><net_src comp="223" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="339"><net_src comp="111" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="344"><net_src comp="111" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="349"><net_src comp="246" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="354"><net_src comp="107" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="359"><net_src comp="252" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="365"><net_src comp="103" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="256" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_1 | {}
	Port: B_0 | {}
	Port: s_1_out | {6 }
 - Input state : 
	Port: matrixmult_Pipeline_VITIS_LOOP_37_2 : zext_ln29_1 | {1 }
	Port: matrixmult_Pipeline_VITIS_LOOP_37_2 : A_1 | {1 2 }
	Port: matrixmult_Pipeline_VITIS_LOOP_37_2 : B_0 | {1 2 }
  - Chain level:
	State 1
		store_ln37 : 1
		store_ln36 : 1
		j : 1
		icmp_ln37 : 2
		add_ln37 : 2
		br_ln37 : 3
		trunc_ln37 : 2
		add_ln38 : 3
		zext_ln38 : 4
		A_1_addr : 5
		A_1_load : 6
		B_0_addr : 5
		B_0_load : 6
		store_ln37 : 3
	State 2
		temp_a : 1
		tmp_8 : 1
		trunc_ln40 : 1
		icmp_ln40 : 2
		icmp_ln40_1 : 2
		tmp_9 : 2
		tmp_s : 1
		trunc_ln40_1 : 1
		icmp_ln40_2 : 2
		icmp_ln40_3 : 2
	State 3
		tmp_10 : 1
		mul2 : 1
	State 4
	State 5
	State 6
		write_ln0 : 1
	State 7
		s_1_1 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_103         |    2    |   205   |   219   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_107         |    3    |   143   |    78   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln37_fu_133      |    0    |    0    |    21   |
|          |       icmp_ln40_fu_185      |    0    |    0    |    15   |
|   icmp   |      icmp_ln40_1_fu_191     |    0    |    0    |    30   |
|          |      icmp_ln40_2_fu_211     |    0    |    0    |    15   |
|          |      icmp_ln40_3_fu_217     |    0    |    0    |    30   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln37_fu_139       |    0    |    0    |    21   |
|          |       add_ln38_fu_149       |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|  select  |         s_1_5_fu_256        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln40_fu_228       |    0    |    0    |    2    |
|    or    |       or_ln40_1_fu_237      |    0    |    0    |    2    |
|          |       or_ln40_2_fu_246      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln40_fu_232       |    0    |    0    |    2    |
|          |      and_ln40_1_fu_241      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln29_1_read_read_fu_64 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_70    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_111         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |   zext_ln29_1_cast_fu_116   |    0    |    0    |    0    |
|          |       zext_ln38_fu_155      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln37_fu_145      |    0    |    0    |    0    |
|   trunc  |      trunc_ln40_fu_181      |    0    |    0    |    0    |
|          |     trunc_ln40_1_fu_207     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_8_fu_171        |    0    |    0    |    0    |
|          |         tmp_s_fu_197        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   348   |   491   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_1_addr_reg_289 |   13   |
|  B_0_addr_reg_294 |   13   |
|  B_0_load_reg_305 |   32   |
| icmp_ln37_reg_285 |    1   |
|icmp_ln40_1_reg_315|    1   |
|icmp_ln40_2_reg_320|    1   |
|icmp_ln40_3_reg_325|    1   |
| icmp_ln40_reg_310 |    1   |
|    j_2_reg_278    |   14   |
|    mul2_reg_351   |   32   |
| or_ln40_2_reg_346 |    1   |
|   s_1_1_reg_362   |   32   |
|  s_1_load_reg_356 |   32   |
|    s_1_reg_270    |   32   |
|   temp_a_reg_299  |   32   |
|   temp_b_reg_330  |   32   |
|   tmp_10_reg_341  |    1   |
|   tmp_9_reg_336   |    1   |
+-------------------+--------+
|       Total       |   272  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_103    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_107    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_111    |  p0  |   4  |  32  |   128  ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   308  || 2.38429 ||    56   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   491  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   56   |
|  Register |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   620  |   547  |
+-----------+--------+--------+--------+--------+
