<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>MOKA(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">MOKA(1)</td>
    <td class="head-vol">CAO-VLSI Reference Manual</td>
    <td class="head-rtitle">MOKA(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">MOKA - Model checker ancestor</dt>
  <dd class="It-tag">
    <div style="height: 1.00em;">&#x00A0;</div>
    See the file man1/alc_origin.1alc.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">moka [-VDB] fsm_filename ctl_filename</dt>
  <dd class="It-tag">
    <div>&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>moka</b> is a CTL model checker.
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
Made to run on FSM or RTL descriptions, <b>moka</b> supports the same VHDL
  subset as syf or boom (for further informations about this subset see SYF(1),
  BOOM(1), FSM(5), VBE(5) ). Nevertheless <b>moka</b> imposes that each register
  of the behavioral description have the same clock condition and that there are
  no tristate or multiplexed buses. In particular VHDL type MUX_BIT and WOR_BIT
  aren't not supported.
<div>&#x00A0;</div>
First of all <b>moka</b> build the fonction transition of the FSM using a
  Reduced Ordered Binary Decision Diagrams representation.
<div>&#x00A0;</div>
It then applies the initial conditions to find the first state (keyword INITIAL
  and/or RESET_COND in the CTL(5) file format).
<div>&#x00A0;</div>
After it computes a symbolic simulation of the FSM in order to find all
  reachable states. This computation takes into account the assumptions
  conditions (ASSUME keyword in the CTL(5) file format).
<div>&#x00A0;</div>
<b>moka</b> finally verifies one by one each CTL formulae. (see CTL(5) for CTL
  file format details).
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="CTL_OPERATORS"><a class="selflink" href="#CTL_OPERATORS">CTL
  OPERATORS</a></h1>
For each CTL sub-expression <b>moka</b> will return the set of states that
  verifies the formula. For example EX(p) will return the set of reachable
  states that verifies EX(p).
<div>&#x00A0;</div>
CTL operators :
<div style="margin-left: 5.00ex;">
<div>&#x00A0;</div>
EX(p) : returns all states which have almost one primary state successor that
  verifies <b>p</b>.
<div>&#x00A0;</div>
EU(p,q) : returns all states that are the root of almost one path, such that
  <b>p</b> is true until <b>q</b> is always true.
<div>&#x00A0;</div>
EG(p) : returns all states that are the root of almost one path, such that
  <b>p</b> is always true.
<div>&#x00A0;</div>
AX(p) : returns all states which have all their primary state successor that
  verifies <b>p</b>.
<div>&#x00A0;</div>
AU(p,q) : returns all states that are the root of only pathes from which
  <b>p</b> is true until <b>q</b> is always true.
<div>&#x00A0;</div>
AG(p) : returns all states that are the root of only pathes, such that <b>p</b>
  is always true.
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="ENVIRONMENT_VARIABLES"><a class="selflink" href="#ENVIRONMENT_VARIABLES">ENVIRONMENT
  VARIABLES</a></h1>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><i>MBK_WORK_LIB</i>
  gives the path for the description and the CTL file. The default value is the
  current directory.
<div>&#x00A0;</div>
</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><i>MBK_CATA_LIB</i>
  gives some auxiliary pathes for the descriptions and the CTL file. The default
  value is the current directory.</div>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
-V Sets verbose mode on. Each step of the model checking is displayed on the
  standard output.
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
-D Sets debug mode on. Each step of the model checking is detailed on the
  standard output. In particular all states set are displayed for each CTL
  sub-expression.
<div style="height: 1.00em;">&#x00A0;</div>
<div>&#x00A0;</div>
-B The input file is a VHDL description using the Alliance VHDL subset (see
  VBE(5) file format).
<div>&#x00A0;</div>
<h1 class="Sh" title="Sh" id="FSM_EXAMPLE"><a class="selflink" href="#FSM_EXAMPLE">FSM
  EXAMPLE</a></h1>
<pre>
-- A multi fsm example
<div class="Pp"></div>
ENTITY example is
PORT 
( 
   ck       : in  BIT;
   data_in  : in  BIT;
   reset    : in  BIT; 
   data_out : out BIT
);
END example;
<div class="Pp"></div>
<div class="Pp"></div>
ARCHITECTURE FSM OF example is
<div class="Pp"></div>
   TYPE A_ETAT_TYPE IS (A_E0, A_E1);
   SIGNAL A_NS, A_CS : A_ETAT_TYPE;
<div class="Pp"></div>
   TYPE B_ETAT_TYPE IS (B_E0, B_E1);
   SIGNAL B_NS, B_CS : B_ETAT_TYPE;
<div class="Pp"></div>
--PRAGMA CURRENT_STATE A_CS  FSM_A
--PRAGMA NEXT_STATE A_NS     FSM_A
--PRAGMA CLOCK ck            FSM_A
--PRAGMA FIRST_STATE A_E0    FSM_A
<div class="Pp"></div>
--PRAGMA CURRENT_STATE B_CS  FSM_B
--PRAGMA NEXT_STATE B_NS     FSM_B
--PRAGMA CLOCK ck            FSM_B
--PRAGMA FIRST_STATE B_E0    FSM_B
<div class="Pp"></div>
   SIGNAL ACK, REQ, DATA_INT : BIT;
<div class="Pp"></div>
BEGIN
<div class="Pp"></div>
A_1 : PROCESS ( A_CS, ACK )
BEGIN
  IF ( reset = '1' )
  THEN A_NS     &lt;= A_E0;
       DATA_OUT &lt;= '0';
       REQ      &lt;= '0';
  ELSE
  CASE A_CS is
    WHEN A_E0 =&gt;
      IF ( ACK ='1') THEN A_NS &lt;= A_E1;
                     ELSE A_NS &lt;= A_E0;
      END IF;
      DATA_OUT &lt;= '0';
      REQ      &lt;= '1';
    WHEN A_E1 =&gt;
      IF ( ACK ='1') THEN A_NS &lt;= A_E1;
                     ELSE A_NS &lt;= A_E0;
      END IF;
      DATA_OUT &lt;= DATA_INT;
      REQ      &lt;= '0';
  END CASE;
  END IF;
END PROCESS A_1;
<div class="Pp"></div>
A_2 : PROCESS( ck )
BEGIN
    IF ( ck = '1' AND NOT ck'STABLE )
    THEN A_CS &lt;= A_NS;
    END IF;
END PROCESS A_2;
<div class="Pp"></div>
-------
<div class="Pp"></div>
B_1 : PROCESS ( B_CS, ACK )
BEGIN
  IF ( reset = '1' )
  THEN B_NS     &lt;= B_E0;
       DATA_INT &lt;= '0';
       ACK      &lt;= '0';
  ELSE
  CASE B_CS is
    WHEN B_E0 =&gt;
      IF ( REQ ='1') THEN B_NS &lt;= B_E1;
                     ELSE B_NS &lt;= B_E0;
      END IF;
      DATA_INT &lt;= '0';
      ACK      &lt;= '0';
    WHEN B_E1 =&gt;
      IF ( REQ ='1') THEN B_NS &lt;= B_E1;
                     ELSE B_NS &lt;= B_E0;
      END IF;
      DATA_INT &lt;= DATA_IN;
      ACK      &lt;= '1';
  END CASE;
  END IF;
END PROCESS B_1;
<div class="Pp"></div>
B_2 : PROCESS( ck )
BEGIN
    IF ( ck = '1' AND NOT ck'STABLE )
    THEN B_CS &lt;= B_NS;
    END IF;
END PROCESS B_2;
<div class="Pp"></div>
END FSM;
<div class="Pp"></div>
<div>&#x00A0;</div>
</pre>
<h1 class="Sh" title="Sh" id="CTL_EXAMPLE"><a class="selflink" href="#CTL_EXAMPLE">CTL
  EXAMPLE</a></h1>
<pre>
<div class="Pp"></div>
-- A CTL file example
<div class="Pp"></div>
   TYPE A_ETAT_TYPE IS (A_E0, A_E1);
   TYPE B_ETAT_TYPE IS (B_E0, B_E1);
<div class="Pp"></div>
   VARIABLE A_NS, A_CS : A_ETAT_TYPE;
   VARIABLE B_NS, B_CS : B_ETAT_TYPE;
<div class="Pp"></div>
   VARIABLE    ck       : BIT;
   VARIABLE    data_in  : BIT;
   VARIABLE    data_out : BIT;
   VARIABLE    reset    : BIT;
   VARIABLE    ack      : BIT;
   VARIABLE    req      : BIT;
<div class="Pp"></div>
   RESET_COND init1 := (reset='1');
   ASSUME     ass1  := (reset='0');
<div class="Pp"></div>
begin
<div class="Pp"></div>
       prop1 : EX( ack='1' );
       prop2 : AG( req -&gt; AF( ack ) );
       prop4 : AU( req='1', ack='1');
<div class="Pp"></div>
end;
<div class="Pp"></div>
<div>&#x00A0;</div>
</pre>
<h1 class="Sh" title="Sh" id="MOKA_EXAMPLE"><a class="selflink" href="#MOKA_EXAMPLE">MOKA
  EXAMPLE</a></h1>
	moka -V example example
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<br/>
 <b>syf</b> (1), <b>fsp</b> (1), <b>fsm</b> (5), <b>ctl</b> (5), <b>vbe(5)</b>.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_bug_report.1alc.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">August 5, 2002</td>
    <td class="foot-os">ASIM/LIP6</td>
  </tr>
</table>
</body>
</html>
