# 16. State

Register is used to hold up the transfer of data to adder.



<figure><img src=".gitbook/assets/image (93).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (94).png" alt=""><figcaption></figcaption></figure>

## Flip-flop&#x20;

* The output flips and flops between and 0,1
* D is “data”, Q is “output”
* Also called “D-type Flip-Flop” There used to be other types of flip-flops

<figure><img src=".gitbook/assets/image (95).png" alt=""><figcaption></figcaption></figure>

### Timing

Rising Edge-triggered or Falling Edge-triggered

<figure><img src=".gitbook/assets/image (96).png" alt=""><figcaption></figcaption></figure>

> “<mark style="color:red;">On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored</mark>.”

<figure><img src=".gitbook/assets/image (97).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (98).png" alt=""><figcaption></figcaption></figure>

## Maximum Clock Frequency

<figure><img src=".gitbook/assets/image (101).png" alt="" width="375"><figcaption></figcaption></figure>

<mark style="color:yellow;">Max Delay</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">CL Delay</mark> + <mark style="color:red;">Setup Time</mark>

## Pipeline to improve performance

* Extra Registers are often added to help speed up the clock rate.
* TradeOff: Through put is larger, but the latency for one thing is longer.

<mark style="color:yellow;">Max Delay</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">CL Delay (Adder)</mark> + <mark style="color:yellow;">CL Delay (Shifter)</mark> + <mark style="color:red;">Setup Time</mark>

<figure><img src=".gitbook/assets/image (102).png" alt=""><figcaption></figcaption></figure>

<mark style="color:yellow;">Max Delay 1</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">CL Delay (Adder)</mark> + <mark style="color:red;">Setup Time</mark>

<mark style="color:yellow;">Max Delay 2</mark> = <mark style="color:blue;">CLK-to-Q Delay</mark> + <mark style="color:yellow;">CL Delay (Shifter)</mark> + <mark style="color:red;">Setup Time</mark>

<figure><img src=".gitbook/assets/image (103).png" alt=""><figcaption></figcaption></figure>

## Finite State Machines

Example:&#x20;

FSM to detect the occurrence of 3 consecutive 1’s in the input.

controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output

<figure><img src=".gitbook/assets/image (104).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (105).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (106).png" alt=""><figcaption></figcaption></figure>

## General Model for Synchronous Systems

<figure><img src=".gitbook/assets/image (107).png" alt=""><figcaption></figcaption></figure>

* Collection of CL blocks separated by registers.&#x20;
* Registers may be back-to-back and CL blocks may be back-to-back.&#x20;
* Feedback is optional.&#x20;
* Clock signal(s) connects only to clock input of registers.





