
F446RE_PCM1808.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad54  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800af24  0800af24  0001af24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b074  0800b074  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b074  0800b074  0001b074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b07c  0800b07c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b07c  0800b07c  0001b07c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b080  0800b080  0001b080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d48  20000074  0800b0f8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000dbc  0800b0f8  00020dbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186c2  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033ba  00000000  00000000  00038766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  0003bb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d0  00000000  00000000  0003d058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002556f  00000000  00000000  0003e428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001abf6  00000000  00000000  00063997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9b2c  00000000  00000000  0007e58d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001580b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d44  00000000  00000000  0015810c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800af0c 	.word	0x0800af0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	0800af0c 	.word	0x0800af0c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002e4:	f000 b974 	b.w	80005d0 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	4604      	mov	r4, r0
 8000308:	468e      	mov	lr, r1
 800030a:	2b00      	cmp	r3, #0
 800030c:	d14d      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030e:	428a      	cmp	r2, r1
 8000310:	4694      	mov	ip, r2
 8000312:	d969      	bls.n	80003e8 <__udivmoddi4+0xe8>
 8000314:	fab2 f282 	clz	r2, r2
 8000318:	b152      	cbz	r2, 8000330 <__udivmoddi4+0x30>
 800031a:	fa01 f302 	lsl.w	r3, r1, r2
 800031e:	f1c2 0120 	rsb	r1, r2, #32
 8000322:	fa20 f101 	lsr.w	r1, r0, r1
 8000326:	fa0c fc02 	lsl.w	ip, ip, r2
 800032a:	ea41 0e03 	orr.w	lr, r1, r3
 800032e:	4094      	lsls	r4, r2
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	0c21      	lsrs	r1, r4, #16
 8000336:	fbbe f6f8 	udiv	r6, lr, r8
 800033a:	fa1f f78c 	uxth.w	r7, ip
 800033e:	fb08 e316 	mls	r3, r8, r6, lr
 8000342:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000346:	fb06 f107 	mul.w	r1, r6, r7
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000356:	f080 811f 	bcs.w	8000598 <__udivmoddi4+0x298>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 811c 	bls.w	8000598 <__udivmoddi4+0x298>
 8000360:	3e02      	subs	r6, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a5b      	subs	r3, r3, r1
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb3 f0f8 	udiv	r0, r3, r8
 800036c:	fb08 3310 	mls	r3, r8, r0, r3
 8000370:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000374:	fb00 f707 	mul.w	r7, r0, r7
 8000378:	42a7      	cmp	r7, r4
 800037a:	d90a      	bls.n	8000392 <__udivmoddi4+0x92>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000384:	f080 810a 	bcs.w	800059c <__udivmoddi4+0x29c>
 8000388:	42a7      	cmp	r7, r4
 800038a:	f240 8107 	bls.w	800059c <__udivmoddi4+0x29c>
 800038e:	4464      	add	r4, ip
 8000390:	3802      	subs	r0, #2
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	1be4      	subs	r4, r4, r7
 8000398:	2600      	movs	r6, #0
 800039a:	b11d      	cbz	r5, 80003a4 <__udivmoddi4+0xa4>
 800039c:	40d4      	lsrs	r4, r2
 800039e:	2300      	movs	r3, #0
 80003a0:	e9c5 4300 	strd	r4, r3, [r5]
 80003a4:	4631      	mov	r1, r6
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0xc2>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80ef 	beq.w	8000592 <__udivmoddi4+0x292>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x160>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xd4>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80f9 	bhi.w	80005c6 <__udivmoddi4+0x2c6>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0303 	sbc.w	r3, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	469e      	mov	lr, r3
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0e0      	beq.n	80003a4 <__udivmoddi4+0xa4>
 80003e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003e6:	e7dd      	b.n	80003a4 <__udivmoddi4+0xa4>
 80003e8:	b902      	cbnz	r2, 80003ec <__udivmoddi4+0xec>
 80003ea:	deff      	udf	#255	; 0xff
 80003ec:	fab2 f282 	clz	r2, r2
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	f040 8092 	bne.w	800051a <__udivmoddi4+0x21a>
 80003f6:	eba1 010c 	sub.w	r1, r1, ip
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2601      	movs	r6, #1
 8000404:	0c20      	lsrs	r0, r4, #16
 8000406:	fbb1 f3f7 	udiv	r3, r1, r7
 800040a:	fb07 1113 	mls	r1, r7, r3, r1
 800040e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000412:	fb0e f003 	mul.w	r0, lr, r3
 8000416:	4288      	cmp	r0, r1
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x12c>
 800041a:	eb1c 0101 	adds.w	r1, ip, r1
 800041e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x12a>
 8000424:	4288      	cmp	r0, r1
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2c0>
 800042a:	4643      	mov	r3, r8
 800042c:	1a09      	subs	r1, r1, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb1 f0f7 	udiv	r0, r1, r7
 8000434:	fb07 1110 	mls	r1, r7, r0, r1
 8000438:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x156>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x154>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2ca>
 8000454:	4608      	mov	r0, r1
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800045e:	e79c      	b.n	800039a <__udivmoddi4+0x9a>
 8000460:	f1c6 0720 	rsb	r7, r6, #32
 8000464:	40b3      	lsls	r3, r6
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa20 f407 	lsr.w	r4, r0, r7
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	431c      	orrs	r4, r3
 8000478:	40f9      	lsrs	r1, r7
 800047a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047e:	fa00 f306 	lsl.w	r3, r0, r6
 8000482:	fbb1 f8f9 	udiv	r8, r1, r9
 8000486:	0c20      	lsrs	r0, r4, #16
 8000488:	fa1f fe8c 	uxth.w	lr, ip
 800048c:	fb09 1118 	mls	r1, r9, r8, r1
 8000490:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000494:	fb08 f00e 	mul.w	r0, r8, lr
 8000498:	4288      	cmp	r0, r1
 800049a:	fa02 f206 	lsl.w	r2, r2, r6
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b8>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2bc>
 80004ac:	4288      	cmp	r0, r1
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2bc>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4461      	add	r1, ip
 80004b8:	1a09      	subs	r1, r1, r0
 80004ba:	b2a4      	uxth	r4, r4
 80004bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c0:	fb09 1110 	mls	r1, r9, r0, r1
 80004c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004cc:	458e      	cmp	lr, r1
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1e2>
 80004d0:	eb1c 0101 	adds.w	r1, ip, r1
 80004d4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2b4>
 80004da:	458e      	cmp	lr, r1
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2b4>
 80004de:	3802      	subs	r0, #2
 80004e0:	4461      	add	r1, ip
 80004e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004e6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ea:	eba1 010e 	sub.w	r1, r1, lr
 80004ee:	42a1      	cmp	r1, r4
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46a6      	mov	lr, r4
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x2a4>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x2a0>
 80004f8:	b15d      	cbz	r5, 8000512 <__udivmoddi4+0x212>
 80004fa:	ebb3 0208 	subs.w	r2, r3, r8
 80004fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000502:	fa01 f707 	lsl.w	r7, r1, r7
 8000506:	fa22 f306 	lsr.w	r3, r2, r6
 800050a:	40f1      	lsrs	r1, r6
 800050c:	431f      	orrs	r7, r3
 800050e:	e9c5 7100 	strd	r7, r1, [r5]
 8000512:	2600      	movs	r6, #0
 8000514:	4631      	mov	r1, r6
 8000516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	40d8      	lsrs	r0, r3
 8000520:	fa0c fc02 	lsl.w	ip, ip, r2
 8000524:	fa21 f303 	lsr.w	r3, r1, r3
 8000528:	4091      	lsls	r1, r2
 800052a:	4301      	orrs	r1, r0
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb3 f0f7 	udiv	r0, r3, r7
 8000538:	fb07 3610 	mls	r6, r7, r0, r3
 800053c:	0c0b      	lsrs	r3, r1, #16
 800053e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000542:	fb00 f60e 	mul.w	r6, r0, lr
 8000546:	429e      	cmp	r6, r3
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x260>
 800054e:	eb1c 0303 	adds.w	r3, ip, r3
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b8>
 8000558:	429e      	cmp	r6, r3
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b8>
 800055c:	3802      	subs	r0, #2
 800055e:	4463      	add	r3, ip
 8000560:	1b9b      	subs	r3, r3, r6
 8000562:	b289      	uxth	r1, r1
 8000564:	fbb3 f6f7 	udiv	r6, r3, r7
 8000568:	fb07 3316 	mls	r3, r7, r6, r3
 800056c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000570:	fb06 f30e 	mul.w	r3, r6, lr
 8000574:	428b      	cmp	r3, r1
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x28a>
 8000578:	eb1c 0101 	adds.w	r1, ip, r1
 800057c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000582:	428b      	cmp	r3, r1
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000586:	3e02      	subs	r6, #2
 8000588:	4461      	add	r1, ip
 800058a:	1ac9      	subs	r1, r1, r3
 800058c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0x104>
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e705      	b.n	80003a4 <__udivmoddi4+0xa4>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e3      	b.n	8000364 <__udivmoddi4+0x64>
 800059c:	4618      	mov	r0, r3
 800059e:	e6f8      	b.n	8000392 <__udivmoddi4+0x92>
 80005a0:	454b      	cmp	r3, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f8>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f8>
 80005b0:	4646      	mov	r6, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x28a>
 80005b4:	4620      	mov	r0, r4
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1e2>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x260>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b8>
 80005c0:	3b02      	subs	r3, #2
 80005c2:	4461      	add	r1, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x12c>
 80005c6:	4630      	mov	r0, r6
 80005c8:	e709      	b.n	80003de <__udivmoddi4+0xde>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x156>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b0c0      	sub	sp, #256	; 0x100
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005da:	f000 ffe7 	bl	80015ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005de:	f000 f84b 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e2:	f000 f9cf 	bl	8000984 <MX_GPIO_Init>
  MX_DMA_Init();
 80005e6:	f000 f98f 	bl	8000908 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005ea:	f000 f963 	bl	80008b4 <MX_USART2_UART_Init>
  MX_I2S2_Init();
 80005ee:	f000 f8c3 	bl	8000778 <MX_I2S2_Init>
  MX_SDIO_SD_Init();
 80005f2:	f000 f8ef 	bl	80007d4 <MX_SDIO_SD_Init>
  MX_CRC_Init();
 80005f6:	f000 f8ab 	bl	8000750 <MX_CRC_Init>
  MX_FATFS_Init();
 80005fa:	f006 ffdd 	bl	80075b8 <MX_FATFS_Init>
  MX_TIM3_Init();
 80005fe:	f000 f90b 	bl	8000818 <MX_TIM3_Init>
  /* USER CODE BEGIN WHILE */
  char filename[256];

  do
  {
	  res = f_mount(&SDFatFS, SDPath, 1);
 8000602:	2201      	movs	r2, #1
 8000604:	4916      	ldr	r1, [pc, #88]	; (8000660 <main+0x8c>)
 8000606:	4817      	ldr	r0, [pc, #92]	; (8000664 <main+0x90>)
 8000608:	f008 ffc8 	bl	800959c <f_mount>
 800060c:	4603      	mov	r3, r0
 800060e:	461a      	mov	r2, r3
 8000610:	4b15      	ldr	r3, [pc, #84]	; (8000668 <main+0x94>)
 8000612:	701a      	strb	r2, [r3, #0]
  }
  while( res != FR_OK);
 8000614:	4b14      	ldr	r3, [pc, #80]	; (8000668 <main+0x94>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d1f2      	bne.n	8000602 <main+0x2e>

  do
  {
	  res = Format_SD();
 800061c:	f000 fbfc 	bl	8000e18 <Format_SD>
 8000620:	4603      	mov	r3, r0
 8000622:	461a      	mov	r2, r3
 8000624:	4b10      	ldr	r3, [pc, #64]	; (8000668 <main+0x94>)
 8000626:	701a      	strb	r2, [r3, #0]
  }
  while (res != FR_OK);
 8000628:	4b0f      	ldr	r3, [pc, #60]	; (8000668 <main+0x94>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d1f5      	bne.n	800061c <main+0x48>

  while (1)
  {
	  if(audio_state == STATE_START_RECORDING)
 8000630:	4b0e      	ldr	r3, [pc, #56]	; (800066c <main+0x98>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b03      	cmp	r3, #3
 8000636:	d1fb      	bne.n	8000630 <main+0x5c>
	  	  {
	  		  HAL_Delay(1);
 8000638:	2001      	movs	r0, #1
 800063a:	f001 f829 	bl	8001690 <HAL_Delay>
	  		  sprintf(filename, "%sr_%05d.wav", SDPath, count++);
 800063e:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <main+0x9c>)
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	b291      	uxth	r1, r2
 8000646:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <main+0x9c>)
 8000648:	8011      	strh	r1, [r2, #0]
 800064a:	4638      	mov	r0, r7
 800064c:	4a04      	ldr	r2, [pc, #16]	; (8000660 <main+0x8c>)
 800064e:	4909      	ldr	r1, [pc, #36]	; (8000674 <main+0xa0>)
 8000650:	f00a f8de 	bl	800a810 <siprintf>
	  		  startRecord(filename);
 8000654:	463b      	mov	r3, r7
 8000656:	4618      	mov	r0, r3
 8000658:	f000 fb08 	bl	8000c6c <startRecord>
	  if(audio_state == STATE_START_RECORDING)
 800065c:	e7e8      	b.n	8000630 <main+0x5c>
 800065e:	bf00      	nop
 8000660:	20000b44 	.word	0x20000b44
 8000664:	20000b48 	.word	0x20000b48
 8000668:	20000b18 	.word	0x20000b18
 800066c:	20000002 	.word	0x20000002
 8000670:	20000b1a 	.word	0x20000b1a
 8000674:	0800af24 	.word	0x0800af24

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	; 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 031c 	add.w	r3, r7, #28
 8000682:	2234      	movs	r2, #52	; 0x34
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f009 ffca 	bl	800a620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	f107 0308 	add.w	r3, r7, #8
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800069c:	2300      	movs	r3, #0
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	4b29      	ldr	r3, [pc, #164]	; (8000748 <SystemClock_Config+0xd0>)
 80006a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a4:	4a28      	ldr	r2, [pc, #160]	; (8000748 <SystemClock_Config+0xd0>)
 80006a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006aa:	6413      	str	r3, [r2, #64]	; 0x40
 80006ac:	4b26      	ldr	r3, [pc, #152]	; (8000748 <SystemClock_Config+0xd0>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b8:	2300      	movs	r3, #0
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	4b23      	ldr	r3, [pc, #140]	; (800074c <SystemClock_Config+0xd4>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a22      	ldr	r2, [pc, #136]	; (800074c <SystemClock_Config+0xd4>)
 80006c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006c6:	6013      	str	r3, [r2, #0]
 80006c8:	4b20      	ldr	r3, [pc, #128]	; (800074c <SystemClock_Config+0xd4>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006d0:	603b      	str	r3, [r7, #0]
 80006d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d4:	2302      	movs	r3, #2
 80006d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d8:	2301      	movs	r3, #1
 80006da:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006dc:	2310      	movs	r3, #16
 80006de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e0:	2302      	movs	r3, #2
 80006e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006e4:	2300      	movs	r3, #0
 80006e6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006e8:	2308      	movs	r3, #8
 80006ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006ec:	23a8      	movs	r3, #168	; 0xa8
 80006ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f0:	2302      	movs	r3, #2
 80006f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006f4:	2307      	movs	r3, #7
 80006f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006f8:	2302      	movs	r3, #2
 80006fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fc:	f107 031c 	add.w	r3, r7, #28
 8000700:	4618      	mov	r0, r3
 8000702:	f003 fbb7 	bl	8003e74 <HAL_RCC_OscConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800070c:	f000 fbea 	bl	8000ee4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	230f      	movs	r3, #15
 8000712:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000714:	2302      	movs	r3, #2
 8000716:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800071c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000726:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000728:	f107 0308 	add.w	r3, r7, #8
 800072c:	2105      	movs	r1, #5
 800072e:	4618      	mov	r0, r3
 8000730:	f002 fae4 	bl	8002cfc <HAL_RCC_ClockConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800073a:	f000 fbd3 	bl	8000ee4 <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3750      	adds	r7, #80	; 0x50
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <MX_CRC_Init+0x20>)
 8000756:	4a07      	ldr	r2, [pc, #28]	; (8000774 <MX_CRC_Init+0x24>)
 8000758:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800075a:	4805      	ldr	r0, [pc, #20]	; (8000770 <MX_CRC_Init+0x20>)
 800075c:	f001 f8cd 	bl	80018fa <HAL_CRC_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000766:	f000 fbbd 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000090 	.word	0x20000090
 8000774:	40023000 	.word	0x40023000

08000778 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800077c:	4b13      	ldr	r3, [pc, #76]	; (80007cc <MX_I2S2_Init+0x54>)
 800077e:	4a14      	ldr	r2, [pc, #80]	; (80007d0 <MX_I2S2_Init+0x58>)
 8000780:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000782:	4b12      	ldr	r3, [pc, #72]	; (80007cc <MX_I2S2_Init+0x54>)
 8000784:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000788:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <MX_I2S2_Init+0x54>)
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_32B;
 8000790:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_I2S2_Init+0x54>)
 8000792:	2205      	movs	r2, #5
 8000794:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000796:	4b0d      	ldr	r3, [pc, #52]	; (80007cc <MX_I2S2_Init+0x54>)
 8000798:	f44f 7200 	mov.w	r2, #512	; 0x200
 800079c:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_I2S2_Init+0x54>)
 80007a0:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80007a4:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80007a6:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_I2S2_Init+0x54>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80007ac:	4b07      	ldr	r3, [pc, #28]	; (80007cc <MX_I2S2_Init+0x54>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_I2S2_Init+0x54>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80007b8:	4804      	ldr	r0, [pc, #16]	; (80007cc <MX_I2S2_Init+0x54>)
 80007ba:	f001 fe9b 	bl	80024f4 <HAL_I2S_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80007c4:	f000 fb8e 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000098 	.word	0x20000098
 80007d0:	40003800 	.word	0x40003800

080007d4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80007d8:	4b0d      	ldr	r3, [pc, #52]	; (8000810 <MX_SDIO_SD_Init+0x3c>)
 80007da:	4a0e      	ldr	r2, [pc, #56]	; (8000814 <MX_SDIO_SD_Init+0x40>)
 80007dc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80007de:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_SDIO_SD_Init+0x3c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80007e4:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <MX_SDIO_SD_Init+0x3c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_SDIO_SD_Init+0x3c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <MX_SDIO_SD_Init+0x3c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 80007f6:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_SDIO_SD_Init+0x3c>)
 80007f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007fc:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80007fe:	4b04      	ldr	r3, [pc, #16]	; (8000810 <MX_SDIO_SD_Init+0x3c>)
 8000800:	2200      	movs	r2, #0
 8000802:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	20000140 	.word	0x20000140
 8000814:	40012c00 	.word	0x40012c00

08000818 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b086      	sub	sp, #24
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800081e:	f107 0308 	add.w	r3, r7, #8
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800082c:	463b      	mov	r3, r7
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000834:	4b1d      	ldr	r3, [pc, #116]	; (80008ac <MX_TIM3_Init+0x94>)
 8000836:	4a1e      	ldr	r2, [pc, #120]	; (80008b0 <MX_TIM3_Init+0x98>)
 8000838:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1680;
 800083a:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <MX_TIM3_Init+0x94>)
 800083c:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8000840:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000842:	4b1a      	ldr	r3, [pc, #104]	; (80008ac <MX_TIM3_Init+0x94>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000;
 8000848:	4b18      	ldr	r3, [pc, #96]	; (80008ac <MX_TIM3_Init+0x94>)
 800084a:	f241 3288 	movw	r2, #5000	; 0x1388
 800084e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000850:	4b16      	ldr	r3, [pc, #88]	; (80008ac <MX_TIM3_Init+0x94>)
 8000852:	2200      	movs	r2, #0
 8000854:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <MX_TIM3_Init+0x94>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800085c:	4813      	ldr	r0, [pc, #76]	; (80008ac <MX_TIM3_Init+0x94>)
 800085e:	f005 f9c6 	bl	8005bee <HAL_TIM_Base_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000868:	f000 fb3c 	bl	8000ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800086c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000870:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000872:	f107 0308 	add.w	r3, r7, #8
 8000876:	4619      	mov	r1, r3
 8000878:	480c      	ldr	r0, [pc, #48]	; (80008ac <MX_TIM3_Init+0x94>)
 800087a:	f005 fbae 	bl	8005fda <HAL_TIM_ConfigClockSource>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000884:	f000 fb2e 	bl	8000ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000888:	2300      	movs	r3, #0
 800088a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800088c:	2300      	movs	r3, #0
 800088e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000890:	463b      	mov	r3, r7
 8000892:	4619      	mov	r1, r3
 8000894:	4805      	ldr	r0, [pc, #20]	; (80008ac <MX_TIM3_Init+0x94>)
 8000896:	f005 fdc9 	bl	800642c <HAL_TIMEx_MasterConfigSynchronization>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80008a0:	f000 fb20 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000284 	.word	0x20000284
 80008b0:	40000400 	.word	0x40000400

080008b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008b8:	4b11      	ldr	r3, [pc, #68]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008ba:	4a12      	ldr	r2, [pc, #72]	; (8000904 <MX_USART2_UART_Init+0x50>)
 80008bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008be:	4b10      	ldr	r3, [pc, #64]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008c6:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008cc:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008d2:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008d8:	4b09      	ldr	r3, [pc, #36]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008da:	220c      	movs	r2, #12
 80008dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e4:	4b06      	ldr	r3, [pc, #24]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_USART2_UART_Init+0x4c>)
 80008ec:	f005 fe2e 	bl	800654c <HAL_UART_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008f6:	f000 faf5 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200002cc 	.word	0x200002cc
 8000904:	40004400 	.word	0x40004400

08000908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <MX_DMA_Init+0x78>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	4a1a      	ldr	r2, [pc, #104]	; (8000980 <MX_DMA_Init+0x78>)
 8000918:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
 800091e:	4b18      	ldr	r3, [pc, #96]	; (8000980 <MX_DMA_Init+0x78>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	603b      	str	r3, [r7, #0]
 800092e:	4b14      	ldr	r3, [pc, #80]	; (8000980 <MX_DMA_Init+0x78>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a13      	ldr	r2, [pc, #76]	; (8000980 <MX_DMA_Init+0x78>)
 8000934:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <MX_DMA_Init+0x78>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000946:	2200      	movs	r2, #0
 8000948:	2100      	movs	r1, #0
 800094a:	200e      	movs	r0, #14
 800094c:	f000 ff9f 	bl	800188e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000950:	200e      	movs	r0, #14
 8000952:	f000 ffb8 	bl	80018c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000956:	2200      	movs	r2, #0
 8000958:	2100      	movs	r1, #0
 800095a:	203b      	movs	r0, #59	; 0x3b
 800095c:	f000 ff97 	bl	800188e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000960:	203b      	movs	r0, #59	; 0x3b
 8000962:	f000 ffb0 	bl	80018c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	2100      	movs	r1, #0
 800096a:	2045      	movs	r0, #69	; 0x45
 800096c:	f000 ff8f 	bl	800188e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000970:	2045      	movs	r0, #69	; 0x45
 8000972:	f000 ffa8 	bl	80018c6 <HAL_NVIC_EnableIRQ>

}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800

08000984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	; 0x28
 8000988:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
 800099e:	4b3f      	ldr	r3, [pc, #252]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a3e      	ldr	r2, [pc, #248]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009a4:	f043 0304 	orr.w	r3, r3, #4
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b3c      	ldr	r3, [pc, #240]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0304 	and.w	r3, r3, #4
 80009b2:	613b      	str	r3, [r7, #16]
 80009b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	4b38      	ldr	r3, [pc, #224]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a37      	ldr	r2, [pc, #220]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b35      	ldr	r3, [pc, #212]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	4b31      	ldr	r3, [pc, #196]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a30      	ldr	r2, [pc, #192]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b2e      	ldr	r3, [pc, #184]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	607b      	str	r3, [r7, #4]
 80009f2:	4b2a      	ldr	r3, [pc, #168]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a29      	ldr	r2, [pc, #164]	; (8000a9c <MX_GPIO_Init+0x118>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b27      	ldr	r3, [pc, #156]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	603b      	str	r3, [r7, #0]
 8000a0e:	4b23      	ldr	r3, [pc, #140]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	4a22      	ldr	r2, [pc, #136]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a14:	f043 0308 	orr.w	r3, r3, #8
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0308 	and.w	r3, r3, #8
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2120      	movs	r1, #32
 8000a2a:	481d      	ldr	r0, [pc, #116]	; (8000aa0 <MX_GPIO_Init+0x11c>)
 8000a2c:	f001 fd30 	bl	8002490 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a36:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	4619      	mov	r1, r3
 8000a46:	4817      	ldr	r0, [pc, #92]	; (8000aa4 <MX_GPIO_Init+0x120>)
 8000a48:	f001 fb76 	bl	8002138 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a4c:	2320      	movs	r3, #32
 8000a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	4619      	mov	r1, r3
 8000a62:	480f      	ldr	r0, [pc, #60]	; (8000aa0 <MX_GPIO_Init+0x11c>)
 8000a64:	f001 fb68 	bl	8002138 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000a68:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a76:	f107 0314 	add.w	r3, r7, #20
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	480a      	ldr	r0, [pc, #40]	; (8000aa8 <MX_GPIO_Init+0x124>)
 8000a7e:	f001 fb5b 	bl	8002138 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2100      	movs	r1, #0
 8000a86:	2028      	movs	r0, #40	; 0x28
 8000a88:	f000 ff01 	bl	800188e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a8c:	2028      	movs	r0, #40	; 0x28
 8000a8e:	f000 ff1a 	bl	80018c6 <HAL_NVIC_EnableIRQ>

}
 8000a92:	bf00      	nop
 8000a94:	3728      	adds	r7, #40	; 0x28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40020000 	.word	0x40020000
 8000aa4:	40020800 	.word	0x40020800
 8000aa8:	40020400 	.word	0x40020400

08000aac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13 && contando == false) {
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000abc:	d10c      	bne.n	8000ad8 <HAL_GPIO_EXTI_Callback+0x2c>
 8000abe:	4b09      	ldr	r3, [pc, #36]	; (8000ae4 <HAL_GPIO_EXTI_Callback+0x38>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	f083 0301 	eor.w	r3, r3, #1
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d005      	beq.n	8000ad8 <HAL_GPIO_EXTI_Callback+0x2c>
		HAL_TIM_Base_Start_IT(&htim3);
 8000acc:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000ace:	f005 f8dd 	bl	8005c8c <HAL_TIM_Base_Start_IT>
		contando = true;
 8000ad2:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <HAL_GPIO_EXTI_Callback+0x38>)
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 8000ad8:	bf00      	nop
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000b19 	.word	0x20000b19
 8000ae8:	20000284 	.word	0x20000284

08000aec <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000af4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000af8:	4813      	ldr	r0, [pc, #76]	; (8000b48 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000afa:	f001 fcb1 	bl	8002460 <HAL_GPIO_ReadPin>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d11d      	bne.n	8000b40 <HAL_TIM_PeriodElapsedCallback+0x54>
		switch (audio_state) {
 8000b04:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d012      	beq.n	8000b32 <HAL_TIM_PeriodElapsedCallback+0x46>
 8000b0c:	2b03      	cmp	r3, #3
 8000b0e:	dc0c      	bgt.n	8000b2a <HAL_TIM_PeriodElapsedCallback+0x3e>
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d002      	beq.n	8000b1a <HAL_TIM_PeriodElapsedCallback+0x2e>
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d004      	beq.n	8000b22 <HAL_TIM_PeriodElapsedCallback+0x36>
 8000b18:	e007      	b.n	8000b2a <HAL_TIM_PeriodElapsedCallback+0x3e>
		case STATE_STOP:
			audio_state = STATE_START_RECORDING;
 8000b1a:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000b1c:	2203      	movs	r2, #3
 8000b1e:	701a      	strb	r2, [r3, #0]
			break;
 8000b20:	e008      	b.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0x48>
		case STATE_RECORDING:
			audio_state = STATE_STOP;
 8000b22:	4b0a      	ldr	r3, [pc, #40]	; (8000b4c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	701a      	strb	r2, [r3, #0]
			break;
 8000b28:	e004      	b.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0x48>
		case STATE_START_RECORDING:
			break;
		default:
			audio_state = STATE_STOP;
 8000b2a:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	701a      	strb	r2, [r3, #0]
			break;
 8000b30:	e000      	b.n	8000b34 <HAL_TIM_PeriodElapsedCallback+0x48>
			break;
 8000b32:	bf00      	nop
		}
		contando = false;
 8000b34:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim3);
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000b3c:	f005 f916 	bl	8005d6c <HAL_TIM_Base_Stop_IT>
	}
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40020800 	.word	0x40020800
 8000b4c:	20000002 	.word	0x20000002
 8000b50:	20000b19 	.word	0x20000b19
 8000b54:	20000284 	.word	0x20000284

08000b58 <HAL_I2S_RxCpltCallback>:
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	uint8_t rcvCplt = 0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	73fb      	strb	r3, [r7, #15]
	uint16_t* rpt, *wpt, *temppt;

	rCount++;
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <HAL_I2S_RxCpltCallback+0x40>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	4a0b      	ldr	r2, [pc, #44]	; (8000b98 <HAL_I2S_RxCpltCallback+0x40>)
 8000b6c:	6013      	str	r3, [r2, #0]
	rpt = (rcvBuf)+(rCount%BUFFER_COUNT)*DMA_TxRx_SIZE;
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	; (8000b98 <HAL_I2S_RxCpltCallback+0x40>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f003 0303 	and.w	r3, r3, #3
 8000b76:	4a09      	ldr	r2, [pc, #36]	; (8000b9c <HAL_I2S_RxCpltCallback+0x44>)
 8000b78:	8812      	ldrh	r2, [r2, #0]
 8000b7a:	fb02 f303 	mul.w	r3, r2, r3
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	4a07      	ldr	r2, [pc, #28]	; (8000ba0 <HAL_I2S_RxCpltCallback+0x48>)
 8000b82:	4413      	add	r3, r2
 8000b84:	60bb      	str	r3, [r7, #8]
	HAL_I2S_Receive_DMA(hi2s, rpt, DMA_READ_SIZE);
 8000b86:	2280      	movs	r2, #128	; 0x80
 8000b88:	68b9      	ldr	r1, [r7, #8]
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f001 fdaa 	bl	80026e4 <HAL_I2S_Receive_DMA>
}
 8000b90:	bf00      	nop
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000b10 	.word	0x20000b10
 8000b9c:	20000000 	.word	0x20000000
 8000ba0:	20000310 	.word	0x20000310

08000ba4 <fwrite_wav_header>:

FRESULT fwrite_wav_header(FIL* file, uint16_t sampleRate, uint8_t bitsPerSample, uint8_t channels) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08e      	sub	sp, #56	; 0x38
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	4608      	mov	r0, r1
 8000bae:	4611      	mov	r1, r2
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	807b      	strh	r3, [r7, #2]
 8000bb6:	460b      	mov	r3, r1
 8000bb8:	707b      	strb	r3, [r7, #1]
 8000bba:	4613      	mov	r3, r2
 8000bbc:	703b      	strb	r3, [r7, #0]
	UINT bw;
	WAVE_HEADER wave_header;
	wave_header.riff[0] = 'R';wave_header.riff[1] = 'I';
 8000bbe:	2352      	movs	r3, #82	; 0x52
 8000bc0:	723b      	strb	r3, [r7, #8]
 8000bc2:	2349      	movs	r3, #73	; 0x49
 8000bc4:	727b      	strb	r3, [r7, #9]
	wave_header.riff[2] = 'F';wave_header.riff[3] = 'F';
 8000bc6:	2346      	movs	r3, #70	; 0x46
 8000bc8:	72bb      	strb	r3, [r7, #10]
 8000bca:	2346      	movs	r3, #70	; 0x46
 8000bcc:	72fb      	strb	r3, [r7, #11]
	wave_header.size = (uint32_t)0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
	wave_header.wave[0] = 'W';wave_header.wave[1] = 'A';
 8000bd2:	2357      	movs	r3, #87	; 0x57
 8000bd4:	743b      	strb	r3, [r7, #16]
 8000bd6:	2341      	movs	r3, #65	; 0x41
 8000bd8:	747b      	strb	r3, [r7, #17]
	wave_header.wave[2] = 'V';wave_header.wave[3] = 'E';
 8000bda:	2356      	movs	r3, #86	; 0x56
 8000bdc:	74bb      	strb	r3, [r7, #18]
 8000bde:	2345      	movs	r3, #69	; 0x45
 8000be0:	74fb      	strb	r3, [r7, #19]
	wave_header.fmt[0] = 'f';wave_header.fmt[1] = 'm';
 8000be2:	2366      	movs	r3, #102	; 0x66
 8000be4:	753b      	strb	r3, [r7, #20]
 8000be6:	236d      	movs	r3, #109	; 0x6d
 8000be8:	757b      	strb	r3, [r7, #21]
	wave_header.fmt[2] = 't';wave_header.fmt[3] = ' ';
 8000bea:	2374      	movs	r3, #116	; 0x74
 8000bec:	75bb      	strb	r3, [r7, #22]
 8000bee:	2320      	movs	r3, #32
 8000bf0:	75fb      	strb	r3, [r7, #23]
	wave_header.fmt_size = 16;
 8000bf2:	2310      	movs	r3, #16
 8000bf4:	61bb      	str	r3, [r7, #24]
	wave_header.format = 1; // PCM
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	83bb      	strh	r3, [r7, #28]
	wave_header.channels = channels; // channels
 8000bfa:	783b      	ldrb	r3, [r7, #0]
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	83fb      	strh	r3, [r7, #30]
	wave_header.sampleRate=sampleRate;  // sample rate
 8000c00:	887b      	ldrh	r3, [r7, #2]
 8000c02:	623b      	str	r3, [r7, #32]
	wave_header.rbc = sampleRate*bitsPerSample*channels/8;
 8000c04:	887b      	ldrh	r3, [r7, #2]
 8000c06:	787a      	ldrb	r2, [r7, #1]
 8000c08:	fb02 f303 	mul.w	r3, r2, r3
 8000c0c:	783a      	ldrb	r2, [r7, #0]
 8000c0e:	fb02 f303 	mul.w	r3, r2, r3
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	da00      	bge.n	8000c18 <fwrite_wav_header+0x74>
 8000c16:	3307      	adds	r3, #7
 8000c18:	10db      	asrs	r3, r3, #3
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
	wave_header.bc =  bitsPerSample*channels/8;
 8000c1c:	787b      	ldrb	r3, [r7, #1]
 8000c1e:	783a      	ldrb	r2, [r7, #0]
 8000c20:	fb02 f303 	mul.w	r3, r2, r3
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	da00      	bge.n	8000c2a <fwrite_wav_header+0x86>
 8000c28:	3307      	adds	r3, #7
 8000c2a:	10db      	asrs	r3, r3, #3
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	853b      	strh	r3, [r7, #40]	; 0x28
	wave_header.bitsPerSample = bitsPerSample; //bitsPerSample
 8000c30:	787b      	ldrb	r3, [r7, #1]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	857b      	strh	r3, [r7, #42]	; 0x2a
	wave_header.data[0] = 'd'; wave_header.data[1] = 'a';
 8000c36:	2364      	movs	r3, #100	; 0x64
 8000c38:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8000c3c:	2361      	movs	r3, #97	; 0x61
 8000c3e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	wave_header.data[2] = 't'; wave_header.data[3] = 'a';
 8000c42:	2374      	movs	r3, #116	; 0x74
 8000c44:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000c48:	2361      	movs	r3, #97	; 0x61
 8000c4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	wave_header.data_size = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	633b      	str	r3, [r7, #48]	; 0x30
	return f_write(file, (uint8_t*)&wave_header, sizeof(wave_header), &bw);
 8000c52:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c56:	f107 0108 	add.w	r1, r7, #8
 8000c5a:	222c      	movs	r2, #44	; 0x2c
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f008 fea1 	bl	80099a4 <f_write>
 8000c62:	4603      	mov	r3, r0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3738      	adds	r7, #56	; 0x38
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <startRecord>:

void startRecord(char *filename) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8000c78:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8000c7c:	6018      	str	r0, [r3, #0]
	uint16_t* rpt, *wpt, *temppt;
	UINT bw;
	UINT writeBytes;
	UINT skipCount=125;// skip 0.5 second
 8000c7e:	237d      	movs	r3, #125	; 0x7d
 8000c80:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
	FIL fp;
	FRESULT res;

	writeBytes = DMA_TxRx_SIZE*2;
 8000c84:	4b5d      	ldr	r3, [pc, #372]	; (8000dfc <startRecord+0x190>)
 8000c86:	881b      	ldrh	r3, [r3, #0]
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
	do
	{
		res = f_open(&fp, filename, FA_CREATE_ALWAYS|FA_WRITE);
 8000c8e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8000c92:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8000c96:	f107 0010 	add.w	r0, r7, #16
 8000c9a:	220a      	movs	r2, #10
 8000c9c:	6819      	ldr	r1, [r3, #0]
 8000c9e:	f008 fcc3 	bl	8009628 <f_open>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
	}
	while(res != FR_OK);
 8000ca8:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1ee      	bne.n	8000c8e <startRecord+0x22>
	res = fwrite_wav_header(&fp, 48000, 24, 2);
 8000cb0:	f107 0010 	add.w	r0, r7, #16
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	2218      	movs	r2, #24
 8000cb8:	f64b 3180 	movw	r1, #48000	; 0xbb80
 8000cbc:	f7ff ff72 	bl	8000ba4 <fwrite_wav_header>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b

	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	2120      	movs	r1, #32
 8000cca:	484d      	ldr	r0, [pc, #308]	; (8000e00 <startRecord+0x194>)
 8000ccc:	f001 fbe0 	bl	8002490 <HAL_GPIO_WritePin>
	audio_state = STATE_RECORDING;
 8000cd0:	4b4c      	ldr	r3, [pc, #304]	; (8000e04 <startRecord+0x198>)
 8000cd2:	2202      	movs	r2, #2
 8000cd4:	701a      	strb	r2, [r3, #0]
	rpt = rcvBuf;
 8000cd6:	4b4c      	ldr	r3, [pc, #304]	; (8000e08 <startRecord+0x19c>)
 8000cd8:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
	wpt = rpt;
 8000cdc:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8000ce0:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
	rCount=0; wCount=0;
 8000ce4:	4b49      	ldr	r3, [pc, #292]	; (8000e0c <startRecord+0x1a0>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	4b49      	ldr	r3, [pc, #292]	; (8000e10 <startRecord+0x1a4>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
	HAL_I2S_Receive_DMA(&hi2s2, rpt, DMA_READ_SIZE);
 8000cf0:	2280      	movs	r2, #128	; 0x80
 8000cf2:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8000cf6:	4847      	ldr	r0, [pc, #284]	; (8000e14 <startRecord+0x1a8>)
 8000cf8:	f001 fcf4 	bl	80026e4 <HAL_I2S_Receive_DMA>

	while (1)
	{
		if (wCount < rCount ) {
 8000cfc:	4b44      	ldr	r3, [pc, #272]	; (8000e10 <startRecord+0x1a4>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	4b42      	ldr	r3, [pc, #264]	; (8000e0c <startRecord+0x1a0>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d224      	bcs.n	8000d52 <startRecord+0xe6>
			if (rCount > skipCount)
 8000d08:	4b40      	ldr	r3, [pc, #256]	; (8000e0c <startRecord+0x1a0>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d20c      	bcs.n	8000d2e <startRecord+0xc2>
			{
				res = f_write(&fp, wpt, writeBytes, &bw);
 8000d14:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000d18:	f107 0010 	add.w	r0, r7, #16
 8000d1c:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 8000d20:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 8000d24:	f008 fe3e 	bl	80099a4 <f_write>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
			}
			 wCount++;
 8000d2e:	4b38      	ldr	r3, [pc, #224]	; (8000e10 <startRecord+0x1a4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	3301      	adds	r3, #1
 8000d34:	4a36      	ldr	r2, [pc, #216]	; (8000e10 <startRecord+0x1a4>)
 8000d36:	6013      	str	r3, [r2, #0]
			 wpt = (rcvBuf)+(wCount%BUFFER_COUNT)*DMA_TxRx_SIZE;
 8000d38:	4b35      	ldr	r3, [pc, #212]	; (8000e10 <startRecord+0x1a4>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f003 0303 	and.w	r3, r3, #3
 8000d40:	4a2e      	ldr	r2, [pc, #184]	; (8000dfc <startRecord+0x190>)
 8000d42:	8812      	ldrh	r2, [r2, #0]
 8000d44:	fb02 f303 	mul.w	r3, r2, r3
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	4a2f      	ldr	r2, [pc, #188]	; (8000e08 <startRecord+0x19c>)
 8000d4c:	4413      	add	r3, r2
 8000d4e:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
		  }

		  if (audio_state == STATE_STOP || rCount > MAX_DMA_ACCESS_COUNT)
 8000d52:	4b2c      	ldr	r3, [pc, #176]	; (8000e04 <startRecord+0x198>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d004      	beq.n	8000d64 <startRecord+0xf8>
 8000d5a:	4b2c      	ldr	r3, [pc, #176]	; (8000e0c <startRecord+0x1a0>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8000d62:	d9cb      	bls.n	8000cfc <startRecord+0x90>
		  {
			  HAL_I2S_DMAStop(&hi2s2);
 8000d64:	482b      	ldr	r0, [pc, #172]	; (8000e14 <startRecord+0x1a8>)
 8000d66:	f001 fd79 	bl	800285c <HAL_I2S_DMAStop>
			  break;
 8000d6a:	bf00      	nop
		  }
	}
	uint32_t data_len = (wCount-1) * writeBytes;
 8000d6c:	4b28      	ldr	r3, [pc, #160]	; (8000e10 <startRecord+0x1a4>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	3b01      	subs	r3, #1
 8000d72:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 8000d76:	fb03 f202 	mul.w	r2, r3, r2
 8000d7a:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8000d7e:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 8000d82:	601a      	str	r2, [r3, #0]
	uint32_t total_len = data_len+36;
 8000d84:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8000d88:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8000d92:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8000d96:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8000d9a:	601a      	str	r2, [r3, #0]
	f_lseek(&fp, 4);
 8000d9c:	f107 0310 	add.w	r3, r7, #16
 8000da0:	2104      	movs	r1, #4
 8000da2:	4618      	mov	r0, r3
 8000da4:	f009 f81b 	bl	8009dde <f_lseek>
	f_write(&fp, (uint8_t*)&total_len, 4, &bw);
 8000da8:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000dac:	f107 0108 	add.w	r1, r7, #8
 8000db0:	f107 0010 	add.w	r0, r7, #16
 8000db4:	2204      	movs	r2, #4
 8000db6:	f008 fdf5 	bl	80099a4 <f_write>
	f_lseek(&fp, 40);
 8000dba:	f107 0310 	add.w	r3, r7, #16
 8000dbe:	2128      	movs	r1, #40	; 0x28
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f009 f80c 	bl	8009dde <f_lseek>
	f_write(&fp, (uint8_t*)&data_len, 4, &bw);
 8000dc6:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000dca:	f107 010c 	add.w	r1, r7, #12
 8000dce:	f107 0010 	add.w	r0, r7, #16
 8000dd2:	2204      	movs	r2, #4
 8000dd4:	f008 fde6 	bl	80099a4 <f_write>
	f_close(&fp);
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f008 ffd4 	bl	8009d8a <f_close>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000de2:	2200      	movs	r2, #0
 8000de4:	2120      	movs	r1, #32
 8000de6:	4806      	ldr	r0, [pc, #24]	; (8000e00 <startRecord+0x194>)
 8000de8:	f001 fb52 	bl	8002490 <HAL_GPIO_WritePin>
	audio_state = STATE_STOP;
 8000dec:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <startRecord+0x198>)
 8000dee:	2201      	movs	r2, #1
 8000df0:	701a      	strb	r2, [r3, #0]
}
 8000df2:	bf00      	nop
 8000df4:	f507 7716 	add.w	r7, r7, #600	; 0x258
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20000000 	.word	0x20000000
 8000e00:	40020000 	.word	0x40020000
 8000e04:	20000002 	.word	0x20000002
 8000e08:	20000310 	.word	0x20000310
 8000e0c:	20000b10 	.word	0x20000b10
 8000e10:	20000b14 	.word	0x20000b14
 8000e14:	20000098 	.word	0x20000098

08000e18 <Format_SD>:

FRESULT Format_SD (void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08e      	sub	sp, #56	; 0x38
 8000e1c:	af00      	add	r7, sp, #0
    DIR dir;
    static FILINFO fno;
    static FRESULT fresult;

    char *path = malloc(20*sizeof (char));
 8000e1e:	2014      	movs	r0, #20
 8000e20:	f009 fbee 	bl	800a600 <malloc>
 8000e24:	4603      	mov	r3, r0
 8000e26:	637b      	str	r3, [r7, #52]	; 0x34
    sprintf (path, "%s","/");
 8000e28:	4a28      	ldr	r2, [pc, #160]	; (8000ecc <Format_SD+0xb4>)
 8000e2a:	4929      	ldr	r1, [pc, #164]	; (8000ed0 <Format_SD+0xb8>)
 8000e2c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000e2e:	f009 fcef 	bl	800a810 <siprintf>

    fresult = f_opendir(&dir, path);                       /* Open the directory */
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000e36:	4618      	mov	r0, r3
 8000e38:	f009 f9da 	bl	800a1f0 <f_opendir>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b24      	ldr	r3, [pc, #144]	; (8000ed4 <Format_SD+0xbc>)
 8000e42:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 8000e44:	4b23      	ldr	r3, [pc, #140]	; (8000ed4 <Format_SD+0xbc>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d136      	bne.n	8000eba <Format_SD+0xa2>
    {
        for (;;)
        {
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	4922      	ldr	r1, [pc, #136]	; (8000ed8 <Format_SD+0xc0>)
 8000e50:	4618      	mov	r0, r3
 8000e52:	f009 fa66 	bl	800a322 <f_readdir>
 8000e56:	4603      	mov	r3, r0
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <Format_SD+0xbc>)
 8000e5c:	701a      	strb	r2, [r3, #0]
            if (fresult != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8000e5e:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <Format_SD+0xbc>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d125      	bne.n	8000eb2 <Format_SD+0x9a>
 8000e66:	4b1c      	ldr	r3, [pc, #112]	; (8000ed8 <Format_SD+0xc0>)
 8000e68:	7a5b      	ldrb	r3, [r3, #9]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d021      	beq.n	8000eb2 <Format_SD+0x9a>
            if (fno.fattrib & AM_DIR)     /* It is a directory */
 8000e6e:	4b1a      	ldr	r3, [pc, #104]	; (8000ed8 <Format_SD+0xc0>)
 8000e70:	7a1b      	ldrb	r3, [r3, #8]
 8000e72:	f003 0310 	and.w	r3, r3, #16
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d011      	beq.n	8000e9e <Format_SD+0x86>
            {
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 8000e7a:	4918      	ldr	r1, [pc, #96]	; (8000edc <Format_SD+0xc4>)
 8000e7c:	4818      	ldr	r0, [pc, #96]	; (8000ee0 <Format_SD+0xc8>)
 8000e7e:	f7ff f9c7 	bl	8000210 <strcmp>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d012      	beq.n	8000eae <Format_SD+0x96>
            	fresult = f_unlink(fno.fname);
 8000e88:	4814      	ldr	r0, [pc, #80]	; (8000edc <Format_SD+0xc4>)
 8000e8a:	f009 fa87 	bl	800a39c <f_unlink>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b10      	ldr	r3, [pc, #64]	; (8000ed4 <Format_SD+0xbc>)
 8000e94:	701a      	strb	r2, [r3, #0]
            	if (fresult == FR_DENIED) continue;
 8000e96:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <Format_SD+0xbc>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b07      	cmp	r3, #7
 8000e9c:	e7d6      	b.n	8000e4c <Format_SD+0x34>
            }
            else
            {   /* It is a file. */
               fresult = f_unlink(fno.fname);
 8000e9e:	480f      	ldr	r0, [pc, #60]	; (8000edc <Format_SD+0xc4>)
 8000ea0:	f009 fa7c 	bl	800a39c <f_unlink>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <Format_SD+0xbc>)
 8000eaa:	701a      	strb	r2, [r3, #0]
 8000eac:	e7ce      	b.n	8000e4c <Format_SD+0x34>
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 8000eae:	bf00      	nop
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 8000eb0:	e7cc      	b.n	8000e4c <Format_SD+0x34>
            }
        }
        f_closedir(&dir);
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f009 fa0e 	bl	800a2d6 <f_closedir>
    }
    free(path);
 8000eba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000ebc:	f009 fba8 	bl	800a610 <free>
    return fresult;
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <Format_SD+0xbc>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3738      	adds	r7, #56	; 0x38
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	0800af34 	.word	0x0800af34
 8000ed0:	0800af38 	.word	0x0800af38
 8000ed4:	20000b1c 	.word	0x20000b1c
 8000ed8:	20000b20 	.word	0x20000b20
 8000edc:	20000b29 	.word	0x20000b29
 8000ee0:	0800af3c 	.word	0x0800af3c

08000ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee8:	b672      	cpsid	i
}
 8000eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eec:	e7fe      	b.n	8000eec <Error_Handler+0x8>
	...

08000ef0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	607b      	str	r3, [r7, #4]
 8000efa:	4b10      	ldr	r3, [pc, #64]	; (8000f3c <HAL_MspInit+0x4c>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efe:	4a0f      	ldr	r2, [pc, #60]	; (8000f3c <HAL_MspInit+0x4c>)
 8000f00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f04:	6453      	str	r3, [r2, #68]	; 0x44
 8000f06:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <HAL_MspInit+0x4c>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	603b      	str	r3, [r7, #0]
 8000f16:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <HAL_MspInit+0x4c>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1a:	4a08      	ldr	r2, [pc, #32]	; (8000f3c <HAL_MspInit+0x4c>)
 8000f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f20:	6413      	str	r3, [r2, #64]	; 0x40
 8000f22:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <HAL_MspInit+0x4c>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2a:	603b      	str	r3, [r7, #0]
 8000f2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f2e:	2007      	movs	r0, #7
 8000f30:	f000 fca2 	bl	8001878 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800

08000f40 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0b      	ldr	r2, [pc, #44]	; (8000f7c <HAL_CRC_MspInit+0x3c>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d10d      	bne.n	8000f6e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60fb      	str	r3, [r7, #12]
 8000f56:	4b0a      	ldr	r3, [pc, #40]	; (8000f80 <HAL_CRC_MspInit+0x40>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	4a09      	ldr	r2, [pc, #36]	; (8000f80 <HAL_CRC_MspInit+0x40>)
 8000f5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f60:	6313      	str	r3, [r2, #48]	; 0x30
 8000f62:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <HAL_CRC_MspInit+0x40>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000f6e:	bf00      	nop
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	40023000 	.word	0x40023000
 8000f80:	40023800 	.word	0x40023800

08000f84 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b0a2      	sub	sp, #136	; 0x88
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f9c:	f107 0318 	add.w	r3, r7, #24
 8000fa0:	225c      	movs	r2, #92	; 0x5c
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f009 fb3b 	bl	800a620 <memset>
  if(hi2s->Instance==SPI2)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a50      	ldr	r2, [pc, #320]	; (80010f0 <HAL_I2S_MspInit+0x16c>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	f040 8098 	bne.w	80010e6 <HAL_I2S_MspInit+0x162>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8000fba:	2332      	movs	r3, #50	; 0x32
 8000fbc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 8000fc2:	2308      	movs	r3, #8
 8000fc4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f001 ffa8 	bl	8002f30 <HAL_RCCEx_PeriphCLKConfig>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <HAL_I2S_MspInit+0x66>
    {
      Error_Handler();
 8000fe6:	f7ff ff7d 	bl	8000ee4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	4b41      	ldr	r3, [pc, #260]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	4a40      	ldr	r2, [pc, #256]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 8000ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ff8:	6413      	str	r3, [r2, #64]	; 0x40
 8000ffa:	4b3e      	ldr	r3, [pc, #248]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 8000ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
 800100a:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	4a39      	ldr	r2, [pc, #228]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	6313      	str	r3, [r2, #48]	; 0x30
 8001016:	4b37      	ldr	r3, [pc, #220]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	4b33      	ldr	r3, [pc, #204]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	4a32      	ldr	r2, [pc, #200]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 800102c:	f043 0304 	orr.w	r3, r3, #4
 8001030:	6313      	str	r3, [r2, #48]	; 0x30
 8001032:	4b30      	ldr	r3, [pc, #192]	; (80010f4 <HAL_I2S_MspInit+0x170>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	f003 0304 	and.w	r3, r3, #4
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800103e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001042:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	2300      	movs	r3, #0
 800104e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001052:	2305      	movs	r3, #5
 8001054:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800105c:	4619      	mov	r1, r3
 800105e:	4826      	ldr	r0, [pc, #152]	; (80010f8 <HAL_I2S_MspInit+0x174>)
 8001060:	f001 f86a 	bl	8002138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001064:	2340      	movs	r3, #64	; 0x40
 8001066:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001068:	2302      	movs	r3, #2
 800106a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001070:	2300      	movs	r3, #0
 8001072:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001076:	2305      	movs	r3, #5
 8001078:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800107c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001080:	4619      	mov	r1, r3
 8001082:	481e      	ldr	r0, [pc, #120]	; (80010fc <HAL_I2S_MspInit+0x178>)
 8001084:	f001 f858 	bl	8002138 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001088:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 800108a:	4a1e      	ldr	r2, [pc, #120]	; (8001104 <HAL_I2S_MspInit+0x180>)
 800108c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800108e:	4b1c      	ldr	r3, [pc, #112]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 8001090:	2200      	movs	r2, #0
 8001092:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001094:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800109a:	4b19      	ldr	r3, [pc, #100]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 800109c:	2200      	movs	r2, #0
 800109e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010a0:	4b17      	ldr	r3, [pc, #92]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010a6:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010a8:	4b15      	ldr	r3, [pc, #84]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010ae:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b0:	4b13      	ldr	r3, [pc, #76]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010b6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80010b8:	4b11      	ldr	r3, [pc, #68]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010be:	4b10      	ldr	r3, [pc, #64]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010c4:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80010ca:	480d      	ldr	r0, [pc, #52]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010cc:	f000 fc32 	bl	8001934 <HAL_DMA_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <HAL_I2S_MspInit+0x156>
    {
      Error_Handler();
 80010d6:	f7ff ff05 	bl	8000ee4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a08      	ldr	r2, [pc, #32]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010de:	63da      	str	r2, [r3, #60]	; 0x3c
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <HAL_I2S_MspInit+0x17c>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80010e6:	bf00      	nop
 80010e8:	3788      	adds	r7, #136	; 0x88
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40003800 	.word	0x40003800
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020400 	.word	0x40020400
 80010fc:	40020800 	.word	0x40020800
 8001100:	200000e0 	.word	0x200000e0
 8001104:	40026058 	.word	0x40026058

08001108 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b0a2      	sub	sp, #136	; 0x88
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001120:	f107 0318 	add.w	r3, r7, #24
 8001124:	225c      	movs	r2, #92	; 0x5c
 8001126:	2100      	movs	r1, #0
 8001128:	4618      	mov	r0, r3
 800112a:	f009 fa79 	bl	800a620 <memset>
  if(hsd->Instance==SDIO)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a73      	ldr	r2, [pc, #460]	; (8001300 <HAL_SD_MspInit+0x1f8>)
 8001134:	4293      	cmp	r3, r2
 8001136:	f040 80de 	bne.w	80012f6 <HAL_SD_MspInit+0x1ee>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800113a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800113e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001140:	2300      	movs	r3, #0
 8001142:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8001144:	2300      	movs	r3, #0
 8001146:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001148:	f107 0318 	add.w	r3, r7, #24
 800114c:	4618      	mov	r0, r3
 800114e:	f001 feef 	bl	8002f30 <HAL_RCCEx_PeriphCLKConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8001158:	f7ff fec4 	bl	8000ee4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	4b68      	ldr	r3, [pc, #416]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 8001162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001164:	4a67      	ldr	r2, [pc, #412]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 8001166:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800116a:	6453      	str	r3, [r2, #68]	; 0x44
 800116c:	4b65      	ldr	r3, [pc, #404]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 800116e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	4b61      	ldr	r3, [pc, #388]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 800117e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001180:	4a60      	ldr	r2, [pc, #384]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 8001182:	f043 0304 	orr.w	r3, r3, #4
 8001186:	6313      	str	r3, [r2, #48]	; 0x30
 8001188:	4b5e      	ldr	r3, [pc, #376]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	613b      	str	r3, [r7, #16]
 8001192:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	4b5a      	ldr	r3, [pc, #360]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 800119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119c:	4a59      	ldr	r2, [pc, #356]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 800119e:	f043 0308 	orr.w	r3, r3, #8
 80011a2:	6313      	str	r3, [r2, #48]	; 0x30
 80011a4:	4b57      	ldr	r3, [pc, #348]	; (8001304 <HAL_SD_MspInit+0x1fc>)
 80011a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a8:	f003 0308 	and.w	r3, r3, #8
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80011b0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80011b4:	677b      	str	r3, [r7, #116]	; 0x74
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011c4:	230c      	movs	r3, #12
 80011c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ca:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011ce:	4619      	mov	r1, r3
 80011d0:	484d      	ldr	r0, [pc, #308]	; (8001308 <HAL_SD_MspInit+0x200>)
 80011d2:	f000 ffb1 	bl	8002138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011d6:	2304      	movs	r3, #4
 80011d8:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e2:	2303      	movs	r3, #3
 80011e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011e8:	230c      	movs	r3, #12
 80011ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ee:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011f2:	4619      	mov	r1, r3
 80011f4:	4845      	ldr	r0, [pc, #276]	; (800130c <HAL_SD_MspInit+0x204>)
 80011f6:	f000 ff9f 	bl	8002138 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80011fa:	4b45      	ldr	r3, [pc, #276]	; (8001310 <HAL_SD_MspInit+0x208>)
 80011fc:	4a45      	ldr	r2, [pc, #276]	; (8001314 <HAL_SD_MspInit+0x20c>)
 80011fe:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001200:	4b43      	ldr	r3, [pc, #268]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001202:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001206:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001208:	4b41      	ldr	r3, [pc, #260]	; (8001310 <HAL_SD_MspInit+0x208>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800120e:	4b40      	ldr	r3, [pc, #256]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001210:	2200      	movs	r2, #0
 8001212:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001214:	4b3e      	ldr	r3, [pc, #248]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001216:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800121a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800121c:	4b3c      	ldr	r3, [pc, #240]	; (8001310 <HAL_SD_MspInit+0x208>)
 800121e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001222:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001224:	4b3a      	ldr	r3, [pc, #232]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001226:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800122a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800122c:	4b38      	ldr	r3, [pc, #224]	; (8001310 <HAL_SD_MspInit+0x208>)
 800122e:	2220      	movs	r2, #32
 8001230:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001232:	4b37      	ldr	r3, [pc, #220]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001234:	2200      	movs	r2, #0
 8001236:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001238:	4b35      	ldr	r3, [pc, #212]	; (8001310 <HAL_SD_MspInit+0x208>)
 800123a:	2204      	movs	r2, #4
 800123c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800123e:	4b34      	ldr	r3, [pc, #208]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001240:	2203      	movs	r2, #3
 8001242:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001244:	4b32      	ldr	r3, [pc, #200]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001246:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800124a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800124c:	4b30      	ldr	r3, [pc, #192]	; (8001310 <HAL_SD_MspInit+0x208>)
 800124e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001252:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001254:	482e      	ldr	r0, [pc, #184]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001256:	f000 fb6d 	bl	8001934 <HAL_DMA_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <HAL_SD_MspInit+0x15c>
    {
      Error_Handler();
 8001260:	f7ff fe40 	bl	8000ee4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a2a      	ldr	r2, [pc, #168]	; (8001310 <HAL_SD_MspInit+0x208>)
 8001268:	641a      	str	r2, [r3, #64]	; 0x40
 800126a:	4a29      	ldr	r2, [pc, #164]	; (8001310 <HAL_SD_MspInit+0x208>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001270:	4b29      	ldr	r3, [pc, #164]	; (8001318 <HAL_SD_MspInit+0x210>)
 8001272:	4a2a      	ldr	r2, [pc, #168]	; (800131c <HAL_SD_MspInit+0x214>)
 8001274:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001276:	4b28      	ldr	r3, [pc, #160]	; (8001318 <HAL_SD_MspInit+0x210>)
 8001278:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800127c:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800127e:	4b26      	ldr	r3, [pc, #152]	; (8001318 <HAL_SD_MspInit+0x210>)
 8001280:	2240      	movs	r2, #64	; 0x40
 8001282:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001284:	4b24      	ldr	r3, [pc, #144]	; (8001318 <HAL_SD_MspInit+0x210>)
 8001286:	2200      	movs	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800128a:	4b23      	ldr	r3, [pc, #140]	; (8001318 <HAL_SD_MspInit+0x210>)
 800128c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001290:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001292:	4b21      	ldr	r3, [pc, #132]	; (8001318 <HAL_SD_MspInit+0x210>)
 8001294:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001298:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800129a:	4b1f      	ldr	r3, [pc, #124]	; (8001318 <HAL_SD_MspInit+0x210>)
 800129c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012a0:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012a4:	2220      	movs	r2, #32
 80012a6:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012a8:	4b1b      	ldr	r3, [pc, #108]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012b0:	2204      	movs	r2, #4
 80012b2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80012b4:	4b18      	ldr	r3, [pc, #96]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012b6:	2203      	movs	r2, #3
 80012b8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80012ba:	4b17      	ldr	r3, [pc, #92]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012bc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80012c0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80012c2:	4b15      	ldr	r3, [pc, #84]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012c4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80012c8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80012ca:	4813      	ldr	r0, [pc, #76]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012cc:	f000 fb32 	bl	8001934 <HAL_DMA_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_SD_MspInit+0x1d2>
    {
      Error_Handler();
 80012d6:	f7ff fe05 	bl	8000ee4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a0e      	ldr	r2, [pc, #56]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012de:	63da      	str	r2, [r3, #60]	; 0x3c
 80012e0:	4a0d      	ldr	r2, [pc, #52]	; (8001318 <HAL_SD_MspInit+0x210>)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2100      	movs	r1, #0
 80012ea:	2031      	movs	r0, #49	; 0x31
 80012ec:	f000 facf 	bl	800188e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80012f0:	2031      	movs	r0, #49	; 0x31
 80012f2:	f000 fae8 	bl	80018c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80012f6:	bf00      	nop
 80012f8:	3788      	adds	r7, #136	; 0x88
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40012c00 	.word	0x40012c00
 8001304:	40023800 	.word	0x40023800
 8001308:	40020800 	.word	0x40020800
 800130c:	40020c00 	.word	0x40020c00
 8001310:	200001c4 	.word	0x200001c4
 8001314:	40026458 	.word	0x40026458
 8001318:	20000224 	.word	0x20000224
 800131c:	400264a0 	.word	0x400264a0

08001320 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a0e      	ldr	r2, [pc, #56]	; (8001368 <HAL_TIM_Base_MspInit+0x48>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d115      	bne.n	800135e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <HAL_TIM_Base_MspInit+0x4c>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	4a0c      	ldr	r2, [pc, #48]	; (800136c <HAL_TIM_Base_MspInit+0x4c>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	6413      	str	r3, [r2, #64]	; 0x40
 8001342:	4b0a      	ldr	r3, [pc, #40]	; (800136c <HAL_TIM_Base_MspInit+0x4c>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2100      	movs	r1, #0
 8001352:	201d      	movs	r0, #29
 8001354:	f000 fa9b 	bl	800188e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001358:	201d      	movs	r0, #29
 800135a:	f000 fab4 	bl	80018c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40000400 	.word	0x40000400
 800136c:	40023800 	.word	0x40023800

08001370 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a19      	ldr	r2, [pc, #100]	; (80013f4 <HAL_UART_MspInit+0x84>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d12b      	bne.n	80013ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	4b18      	ldr	r3, [pc, #96]	; (80013f8 <HAL_UART_MspInit+0x88>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	4a17      	ldr	r2, [pc, #92]	; (80013f8 <HAL_UART_MspInit+0x88>)
 800139c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013a0:	6413      	str	r3, [r2, #64]	; 0x40
 80013a2:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <HAL_UART_MspInit+0x88>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <HAL_UART_MspInit+0x88>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a10      	ldr	r2, [pc, #64]	; (80013f8 <HAL_UART_MspInit+0x88>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <HAL_UART_MspInit+0x88>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013ca:	230c      	movs	r3, #12
 80013cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	2302      	movs	r3, #2
 80013d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d6:	2303      	movs	r3, #3
 80013d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013da:	2307      	movs	r3, #7
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4619      	mov	r1, r3
 80013e4:	4805      	ldr	r0, [pc, #20]	; (80013fc <HAL_UART_MspInit+0x8c>)
 80013e6:	f000 fea7 	bl	8002138 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013ea:	bf00      	nop
 80013ec:	3728      	adds	r7, #40	; 0x28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40004400 	.word	0x40004400
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40020000 	.word	0x40020000

08001400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001404:	e7fe      	b.n	8001404 <NMI_Handler+0x4>

08001406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800140a:	e7fe      	b.n	800140a <HardFault_Handler+0x4>

0800140c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001410:	e7fe      	b.n	8001410 <MemManage_Handler+0x4>

08001412 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001412:	b480      	push	{r7}
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001416:	e7fe      	b.n	8001416 <BusFault_Handler+0x4>

08001418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800141c:	e7fe      	b.n	800141c <UsageFault_Handler+0x4>

0800141e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800141e:	b480      	push	{r7}
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800144c:	f000 f900 	bl	8001650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}

08001454 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001458:	4802      	ldr	r0, [pc, #8]	; (8001464 <DMA1_Stream3_IRQHandler+0x10>)
 800145a:	f000 fc03 	bl	8001c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200000e0 	.word	0x200000e0

08001468 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800146c:	4802      	ldr	r0, [pc, #8]	; (8001478 <TIM3_IRQHandler+0x10>)
 800146e:	f004 fcac 	bl	8005dca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000284 	.word	0x20000284

0800147c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001480:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001484:	f001 f81e 	bl	80024c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}

0800148c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001490:	4802      	ldr	r0, [pc, #8]	; (800149c <SDIO_IRQHandler+0x10>)
 8001492:	f003 fba1 	bl	8004bd8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000140 	.word	0x20000140

080014a0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80014a4:	4802      	ldr	r0, [pc, #8]	; (80014b0 <DMA2_Stream3_IRQHandler+0x10>)
 80014a6:	f000 fbdd 	bl	8001c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200001c4 	.word	0x200001c4

080014b4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80014b8:	4802      	ldr	r0, [pc, #8]	; (80014c4 <DMA2_Stream6_IRQHandler+0x10>)
 80014ba:	f000 fbd3 	bl	8001c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000224 	.word	0x20000224

080014c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d0:	4a14      	ldr	r2, [pc, #80]	; (8001524 <_sbrk+0x5c>)
 80014d2:	4b15      	ldr	r3, [pc, #84]	; (8001528 <_sbrk+0x60>)
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014dc:	4b13      	ldr	r3, [pc, #76]	; (800152c <_sbrk+0x64>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d102      	bne.n	80014ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e4:	4b11      	ldr	r3, [pc, #68]	; (800152c <_sbrk+0x64>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	; (8001530 <_sbrk+0x68>)
 80014e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <_sbrk+0x64>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4413      	add	r3, r2
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d207      	bcs.n	8001508 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f8:	f009 f858 	bl	800a5ac <__errno>
 80014fc:	4603      	mov	r3, r0
 80014fe:	220c      	movs	r2, #12
 8001500:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001506:	e009      	b.n	800151c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001508:	4b08      	ldr	r3, [pc, #32]	; (800152c <_sbrk+0x64>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800150e:	4b07      	ldr	r3, [pc, #28]	; (800152c <_sbrk+0x64>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	4a05      	ldr	r2, [pc, #20]	; (800152c <_sbrk+0x64>)
 8001518:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800151a:	68fb      	ldr	r3, [r7, #12]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20020000 	.word	0x20020000
 8001528:	00000400 	.word	0x00000400
 800152c:	20000b38 	.word	0x20000b38
 8001530:	20000dc0 	.word	0x20000dc0

08001534 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <SystemInit+0x20>)
 800153a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800153e:	4a05      	ldr	r2, [pc, #20]	; (8001554 <SystemInit+0x20>)
 8001540:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001544:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001558:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001590 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800155c:	480d      	ldr	r0, [pc, #52]	; (8001594 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800155e:	490e      	ldr	r1, [pc, #56]	; (8001598 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001560:	4a0e      	ldr	r2, [pc, #56]	; (800159c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001564:	e002      	b.n	800156c <LoopCopyDataInit>

08001566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156a:	3304      	adds	r3, #4

0800156c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800156c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800156e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001570:	d3f9      	bcc.n	8001566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001572:	4a0b      	ldr	r2, [pc, #44]	; (80015a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001574:	4c0b      	ldr	r4, [pc, #44]	; (80015a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001578:	e001      	b.n	800157e <LoopFillZerobss>

0800157a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800157c:	3204      	adds	r2, #4

0800157e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800157e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001580:	d3fb      	bcc.n	800157a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001582:	f7ff ffd7 	bl	8001534 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001586:	f009 f817 	bl	800a5b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800158a:	f7ff f823 	bl	80005d4 <main>
  bx  lr    
 800158e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001590:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001598:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800159c:	0800b084 	.word	0x0800b084
  ldr r2, =_sbss
 80015a0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80015a4:	20000dbc 	.word	0x20000dbc

080015a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a8:	e7fe      	b.n	80015a8 <ADC_IRQHandler>
	...

080015ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015b0:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <HAL_Init+0x40>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	; (80015ec <HAL_Init+0x40>)
 80015b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015bc:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_Init+0x40>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <HAL_Init+0x40>)
 80015c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a07      	ldr	r2, [pc, #28]	; (80015ec <HAL_Init+0x40>)
 80015ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 f94f 	bl	8001878 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015da:	2000      	movs	r0, #0
 80015dc:	f000 f808 	bl	80015f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e0:	f7ff fc86 	bl	8000ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023c00 	.word	0x40023c00

080015f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_InitTick+0x54>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_InitTick+0x58>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4619      	mov	r1, r3
 8001602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001606:	fbb3 f3f1 	udiv	r3, r3, r1
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f000 f967 	bl	80018e2 <HAL_SYSTICK_Config>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e00e      	b.n	800163c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d80a      	bhi.n	800163a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800162c:	f000 f92f 	bl	800188e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001630:	4a06      	ldr	r2, [pc, #24]	; (800164c <HAL_InitTick+0x5c>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
 8001638:	e000      	b.n	800163c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000004 	.word	0x20000004
 8001648:	2000000c 	.word	0x2000000c
 800164c:	20000008 	.word	0x20000008

08001650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_IncTick+0x20>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_IncTick+0x24>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	4a04      	ldr	r2, [pc, #16]	; (8001674 <HAL_IncTick+0x24>)
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	2000000c 	.word	0x2000000c
 8001674:	20000b3c 	.word	0x20000b3c

08001678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b03      	ldr	r3, [pc, #12]	; (800168c <HAL_GetTick+0x14>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20000b3c 	.word	0x20000b3c

08001690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001698:	f7ff ffee 	bl	8001678 <HAL_GetTick>
 800169c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016a8:	d005      	beq.n	80016b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016aa:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <HAL_Delay+0x44>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016b6:	bf00      	nop
 80016b8:	f7ff ffde 	bl	8001678 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d8f7      	bhi.n	80016b8 <HAL_Delay+0x28>
  {
  }
}
 80016c8:	bf00      	nop
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	2000000c 	.word	0x2000000c

080016d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <__NVIC_SetPriorityGrouping+0x44>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f4:	4013      	ands	r3, r2
 80016f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001700:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800170a:	4a04      	ldr	r2, [pc, #16]	; (800171c <__NVIC_SetPriorityGrouping+0x44>)
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	60d3      	str	r3, [r2, #12]
}
 8001710:	bf00      	nop
 8001712:	3714      	adds	r7, #20
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001724:	4b04      	ldr	r3, [pc, #16]	; (8001738 <__NVIC_GetPriorityGrouping+0x18>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	0a1b      	lsrs	r3, r3, #8
 800172a:	f003 0307 	and.w	r3, r3, #7
}
 800172e:	4618      	mov	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174a:	2b00      	cmp	r3, #0
 800174c:	db0b      	blt.n	8001766 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	f003 021f 	and.w	r2, r3, #31
 8001754:	4907      	ldr	r1, [pc, #28]	; (8001774 <__NVIC_EnableIRQ+0x38>)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	095b      	lsrs	r3, r3, #5
 800175c:	2001      	movs	r0, #1
 800175e:	fa00 f202 	lsl.w	r2, r0, r2
 8001762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	e000e100 	.word	0xe000e100

08001778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	6039      	str	r1, [r7, #0]
 8001782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001788:	2b00      	cmp	r3, #0
 800178a:	db0a      	blt.n	80017a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	b2da      	uxtb	r2, r3
 8001790:	490c      	ldr	r1, [pc, #48]	; (80017c4 <__NVIC_SetPriority+0x4c>)
 8001792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001796:	0112      	lsls	r2, r2, #4
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	440b      	add	r3, r1
 800179c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017a0:	e00a      	b.n	80017b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	4908      	ldr	r1, [pc, #32]	; (80017c8 <__NVIC_SetPriority+0x50>)
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	f003 030f 	and.w	r3, r3, #15
 80017ae:	3b04      	subs	r3, #4
 80017b0:	0112      	lsls	r2, r2, #4
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	440b      	add	r3, r1
 80017b6:	761a      	strb	r2, [r3, #24]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000e100 	.word	0xe000e100
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b089      	sub	sp, #36	; 0x24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	f1c3 0307 	rsb	r3, r3, #7
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	bf28      	it	cs
 80017ea:	2304      	movcs	r3, #4
 80017ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3304      	adds	r3, #4
 80017f2:	2b06      	cmp	r3, #6
 80017f4:	d902      	bls.n	80017fc <NVIC_EncodePriority+0x30>
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3b03      	subs	r3, #3
 80017fa:	e000      	b.n	80017fe <NVIC_EncodePriority+0x32>
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43da      	mvns	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	401a      	ands	r2, r3
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001814:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	43d9      	mvns	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	4313      	orrs	r3, r2
         );
}
 8001826:	4618      	mov	r0, r3
 8001828:	3724      	adds	r7, #36	; 0x24
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3b01      	subs	r3, #1
 8001840:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001844:	d301      	bcc.n	800184a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001846:	2301      	movs	r3, #1
 8001848:	e00f      	b.n	800186a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800184a:	4a0a      	ldr	r2, [pc, #40]	; (8001874 <SysTick_Config+0x40>)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001852:	210f      	movs	r1, #15
 8001854:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001858:	f7ff ff8e 	bl	8001778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <SysTick_Config+0x40>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001862:	4b04      	ldr	r3, [pc, #16]	; (8001874 <SysTick_Config+0x40>)
 8001864:	2207      	movs	r2, #7
 8001866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	e000e010 	.word	0xe000e010

08001878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ff29 	bl	80016d8 <__NVIC_SetPriorityGrouping>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800188e:	b580      	push	{r7, lr}
 8001890:	b086      	sub	sp, #24
 8001892:	af00      	add	r7, sp, #0
 8001894:	4603      	mov	r3, r0
 8001896:	60b9      	str	r1, [r7, #8]
 8001898:	607a      	str	r2, [r7, #4]
 800189a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018a0:	f7ff ff3e 	bl	8001720 <__NVIC_GetPriorityGrouping>
 80018a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	68b9      	ldr	r1, [r7, #8]
 80018aa:	6978      	ldr	r0, [r7, #20]
 80018ac:	f7ff ff8e 	bl	80017cc <NVIC_EncodePriority>
 80018b0:	4602      	mov	r2, r0
 80018b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018b6:	4611      	mov	r1, r2
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff ff5d 	bl	8001778 <__NVIC_SetPriority>
}
 80018be:	bf00      	nop
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff ff31 	bl	800173c <__NVIC_EnableIRQ>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff ffa2 	bl	8001834 <SysTick_Config>
 80018f0:	4603      	mov	r3, r0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e00e      	b.n	800192a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	795b      	ldrb	r3, [r3, #5]
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d105      	bne.n	8001922 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff fb0f 	bl	8000f40 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001940:	f7ff fe9a 	bl	8001678 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d101      	bne.n	8001950 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e099      	b.n	8001a84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2202      	movs	r2, #2
 8001954:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 0201 	bic.w	r2, r2, #1
 800196e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001970:	e00f      	b.n	8001992 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001972:	f7ff fe81 	bl	8001678 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b05      	cmp	r3, #5
 800197e:	d908      	bls.n	8001992 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2220      	movs	r2, #32
 8001984:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2203      	movs	r2, #3
 800198a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e078      	b.n	8001a84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1e8      	bne.n	8001972 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	4b38      	ldr	r3, [pc, #224]	; (8001a8c <HAL_DMA_Init+0x158>)
 80019ac:	4013      	ands	r3, r2
 80019ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d107      	bne.n	80019fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f4:	4313      	orrs	r3, r2
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f023 0307 	bic.w	r3, r3, #7
 8001a12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d117      	bne.n	8001a56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00e      	beq.n	8001a56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f000 fb01 	bl	8002040 <DMA_CheckFifoParam>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d008      	beq.n	8001a56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2240      	movs	r2, #64	; 0x40
 8001a48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001a52:	2301      	movs	r3, #1
 8001a54:	e016      	b.n	8001a84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 fab8 	bl	8001fd4 <DMA_CalcBaseAndBitshift>
 8001a64:	4603      	mov	r3, r0
 8001a66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a6c:	223f      	movs	r2, #63	; 0x3f
 8001a6e:	409a      	lsls	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	f010803f 	.word	0xf010803f

08001a90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
 8001a9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d101      	bne.n	8001ab6 <HAL_DMA_Start_IT+0x26>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e040      	b.n	8001b38 <HAL_DMA_Start_IT+0xa8>
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d12f      	bne.n	8001b2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2202      	movs	r2, #2
 8001ace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	68b9      	ldr	r1, [r7, #8]
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f000 fa4a 	bl	8001f78 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ae8:	223f      	movs	r2, #63	; 0x3f
 8001aea:	409a      	lsls	r2, r3
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f042 0216 	orr.w	r2, r2, #22
 8001afe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d007      	beq.n	8001b18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f042 0208 	orr.w	r2, r2, #8
 8001b16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0201 	orr.w	r2, r2, #1
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	e005      	b.n	8001b36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001b32:	2302      	movs	r3, #2
 8001b34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b4e:	f7ff fd93 	bl	8001678 <HAL_GetTick>
 8001b52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d008      	beq.n	8001b72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2280      	movs	r2, #128	; 0x80
 8001b64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e052      	b.n	8001c18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 0216 	bic.w	r2, r2, #22
 8001b80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	695a      	ldr	r2, [r3, #20]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d103      	bne.n	8001ba2 <HAL_DMA_Abort+0x62>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d007      	beq.n	8001bb2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f022 0208 	bic.w	r2, r2, #8
 8001bb0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 0201 	bic.w	r2, r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bc2:	e013      	b.n	8001bec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bc4:	f7ff fd58 	bl	8001678 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b05      	cmp	r3, #5
 8001bd0:	d90c      	bls.n	8001bec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2220      	movs	r2, #32
 8001bd6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2203      	movs	r2, #3
 8001bdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e015      	b.n	8001c18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1e4      	bne.n	8001bc4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bfe:	223f      	movs	r2, #63	; 0x3f
 8001c00:	409a      	lsls	r2, r3
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d004      	beq.n	8001c3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2280      	movs	r2, #128	; 0x80
 8001c38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00c      	b.n	8001c58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2205      	movs	r2, #5
 8001c42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0201 	bic.w	r2, r2, #1
 8001c54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c70:	4b8e      	ldr	r3, [pc, #568]	; (8001eac <HAL_DMA_IRQHandler+0x248>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a8e      	ldr	r2, [pc, #568]	; (8001eb0 <HAL_DMA_IRQHandler+0x24c>)
 8001c76:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7a:	0a9b      	lsrs	r3, r3, #10
 8001c7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c8e:	2208      	movs	r2, #8
 8001c90:	409a      	lsls	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d01a      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d013      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 0204 	bic.w	r2, r2, #4
 8001cb6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cbc:	2208      	movs	r2, #8
 8001cbe:	409a      	lsls	r2, r3
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc8:	f043 0201 	orr.w	r2, r3, #1
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d012      	beq.n	8001d06 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00b      	beq.n	8001d06 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	409a      	lsls	r2, r3
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfe:	f043 0202 	orr.w	r2, r3, #2
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4013      	ands	r3, r2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d012      	beq.n	8001d3c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d00b      	beq.n	8001d3c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d28:	2204      	movs	r2, #4
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d34:	f043 0204 	orr.w	r2, r3, #4
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d40:	2210      	movs	r2, #16
 8001d42:	409a      	lsls	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d043      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d03c      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d5e:	2210      	movs	r2, #16
 8001d60:	409a      	lsls	r2, r3
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d018      	beq.n	8001da6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d108      	bne.n	8001d94 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d024      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	4798      	blx	r3
 8001d92:	e01f      	b.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d01b      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	4798      	blx	r3
 8001da4:	e016      	b.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d107      	bne.n	8001dc4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f022 0208 	bic.w	r2, r2, #8
 8001dc2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dd8:	2220      	movs	r2, #32
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 808f 	beq.w	8001f04 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0310 	and.w	r3, r3, #16
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f000 8087 	beq.w	8001f04 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	409a      	lsls	r2, r3
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b05      	cmp	r3, #5
 8001e0c:	d136      	bne.n	8001e7c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0216 	bic.w	r2, r2, #22
 8001e1c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	695a      	ldr	r2, [r3, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e2c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d103      	bne.n	8001e3e <HAL_DMA_IRQHandler+0x1da>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d007      	beq.n	8001e4e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 0208 	bic.w	r2, r2, #8
 8001e4c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e52:	223f      	movs	r2, #63	; 0x3f
 8001e54:	409a      	lsls	r2, r3
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d07e      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	4798      	blx	r3
        }
        return;
 8001e7a:	e079      	b.n	8001f70 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d01d      	beq.n	8001ec6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d10d      	bne.n	8001eb4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d031      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	4798      	blx	r3
 8001ea8:	e02c      	b.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
 8001eaa:	bf00      	nop
 8001eac:	20000004 	.word	0x20000004
 8001eb0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d023      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	4798      	blx	r3
 8001ec4:	e01e      	b.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10f      	bne.n	8001ef4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0210 	bic.w	r2, r2, #16
 8001ee2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d032      	beq.n	8001f72 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d022      	beq.n	8001f5e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2205      	movs	r2, #5
 8001f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	3301      	adds	r3, #1
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	697a      	ldr	r2, [r7, #20]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d307      	bcc.n	8001f4c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f2      	bne.n	8001f30 <HAL_DMA_IRQHandler+0x2cc>
 8001f4a:	e000      	b.n	8001f4e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001f4c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d005      	beq.n	8001f72 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	4798      	blx	r3
 8001f6e:	e000      	b.n	8001f72 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f70:	bf00      	nop
    }
  }
}
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 8001f84:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f94:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2b40      	cmp	r3, #64	; 0x40
 8001fa4:	d108      	bne.n	8001fb8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001fb6:	e007      	b.n	8001fc8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	60da      	str	r2, [r3, #12]
}
 8001fc8:	bf00      	nop
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	3b10      	subs	r3, #16
 8001fe4:	4a14      	ldr	r2, [pc, #80]	; (8002038 <DMA_CalcBaseAndBitshift+0x64>)
 8001fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fea:	091b      	lsrs	r3, r3, #4
 8001fec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fee:	4a13      	ldr	r2, [pc, #76]	; (800203c <DMA_CalcBaseAndBitshift+0x68>)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d909      	bls.n	8002016 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800200a:	f023 0303 	bic.w	r3, r3, #3
 800200e:	1d1a      	adds	r2, r3, #4
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	659a      	str	r2, [r3, #88]	; 0x58
 8002014:	e007      	b.n	8002026 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800201e:	f023 0303 	bic.w	r3, r3, #3
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800202a:	4618      	mov	r0, r3
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	aaaaaaab 	.word	0xaaaaaaab
 800203c:	0800afa4 	.word	0x0800afa4

08002040 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d11f      	bne.n	800209a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	2b03      	cmp	r3, #3
 800205e:	d856      	bhi.n	800210e <DMA_CheckFifoParam+0xce>
 8002060:	a201      	add	r2, pc, #4	; (adr r2, 8002068 <DMA_CheckFifoParam+0x28>)
 8002062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002066:	bf00      	nop
 8002068:	08002079 	.word	0x08002079
 800206c:	0800208b 	.word	0x0800208b
 8002070:	08002079 	.word	0x08002079
 8002074:	0800210f 	.word	0x0800210f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d046      	beq.n	8002112 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002088:	e043      	b.n	8002112 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002092:	d140      	bne.n	8002116 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002098:	e03d      	b.n	8002116 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020a2:	d121      	bne.n	80020e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d837      	bhi.n	800211a <DMA_CheckFifoParam+0xda>
 80020aa:	a201      	add	r2, pc, #4	; (adr r2, 80020b0 <DMA_CheckFifoParam+0x70>)
 80020ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b0:	080020c1 	.word	0x080020c1
 80020b4:	080020c7 	.word	0x080020c7
 80020b8:	080020c1 	.word	0x080020c1
 80020bc:	080020d9 	.word	0x080020d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
      break;
 80020c4:	e030      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d025      	beq.n	800211e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020d6:	e022      	b.n	800211e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80020e0:	d11f      	bne.n	8002122 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020e6:	e01c      	b.n	8002122 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d903      	bls.n	80020f6 <DMA_CheckFifoParam+0xb6>
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d003      	beq.n	80020fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020f4:	e018      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
      break;
 80020fa:	e015      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002100:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00e      	beq.n	8002126 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	73fb      	strb	r3, [r7, #15]
      break;
 800210c:	e00b      	b.n	8002126 <DMA_CheckFifoParam+0xe6>
      break;
 800210e:	bf00      	nop
 8002110:	e00a      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 8002112:	bf00      	nop
 8002114:	e008      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 8002116:	bf00      	nop
 8002118:	e006      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 800211a:	bf00      	nop
 800211c:	e004      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 800211e:	bf00      	nop
 8002120:	e002      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;   
 8002122:	bf00      	nop
 8002124:	e000      	b.n	8002128 <DMA_CheckFifoParam+0xe8>
      break;
 8002126:	bf00      	nop
    }
  } 
  
  return status; 
 8002128:	7bfb      	ldrb	r3, [r7, #15]
}
 800212a:	4618      	mov	r0, r3
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop

08002138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002138:	b480      	push	{r7}
 800213a:	b089      	sub	sp, #36	; 0x24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
 8002152:	e165      	b.n	8002420 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002154:	2201      	movs	r2, #1
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	4013      	ands	r3, r2
 8002166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	429a      	cmp	r2, r3
 800216e:	f040 8154 	bne.w	800241a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 0303 	and.w	r3, r3, #3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d005      	beq.n	800218a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002186:	2b02      	cmp	r3, #2
 8002188:	d130      	bne.n	80021ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	2203      	movs	r2, #3
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43db      	mvns	r3, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68da      	ldr	r2, [r3, #12]
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021c0:	2201      	movs	r2, #1
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4013      	ands	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	f003 0201 	and.w	r2, r3, #1
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d017      	beq.n	8002228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	2203      	movs	r2, #3
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4313      	orrs	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d123      	bne.n	800227c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	08da      	lsrs	r2, r3, #3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3208      	adds	r2, #8
 800223c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	220f      	movs	r2, #15
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	08da      	lsrs	r2, r3, #3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3208      	adds	r2, #8
 8002276:	69b9      	ldr	r1, [r7, #24]
 8002278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	2203      	movs	r2, #3
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 0203 	and.w	r2, r3, #3
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80ae 	beq.w	800241a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	4b5d      	ldr	r3, [pc, #372]	; (8002438 <HAL_GPIO_Init+0x300>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	4a5c      	ldr	r2, [pc, #368]	; (8002438 <HAL_GPIO_Init+0x300>)
 80022c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022cc:	6453      	str	r3, [r2, #68]	; 0x44
 80022ce:	4b5a      	ldr	r3, [pc, #360]	; (8002438 <HAL_GPIO_Init+0x300>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022da:	4a58      	ldr	r2, [pc, #352]	; (800243c <HAL_GPIO_Init+0x304>)
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	089b      	lsrs	r3, r3, #2
 80022e0:	3302      	adds	r3, #2
 80022e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	220f      	movs	r2, #15
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a4f      	ldr	r2, [pc, #316]	; (8002440 <HAL_GPIO_Init+0x308>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d025      	beq.n	8002352 <HAL_GPIO_Init+0x21a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4e      	ldr	r2, [pc, #312]	; (8002444 <HAL_GPIO_Init+0x30c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d01f      	beq.n	800234e <HAL_GPIO_Init+0x216>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a4d      	ldr	r2, [pc, #308]	; (8002448 <HAL_GPIO_Init+0x310>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d019      	beq.n	800234a <HAL_GPIO_Init+0x212>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a4c      	ldr	r2, [pc, #304]	; (800244c <HAL_GPIO_Init+0x314>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d013      	beq.n	8002346 <HAL_GPIO_Init+0x20e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a4b      	ldr	r2, [pc, #300]	; (8002450 <HAL_GPIO_Init+0x318>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00d      	beq.n	8002342 <HAL_GPIO_Init+0x20a>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a4a      	ldr	r2, [pc, #296]	; (8002454 <HAL_GPIO_Init+0x31c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d007      	beq.n	800233e <HAL_GPIO_Init+0x206>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a49      	ldr	r2, [pc, #292]	; (8002458 <HAL_GPIO_Init+0x320>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d101      	bne.n	800233a <HAL_GPIO_Init+0x202>
 8002336:	2306      	movs	r3, #6
 8002338:	e00c      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800233a:	2307      	movs	r3, #7
 800233c:	e00a      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800233e:	2305      	movs	r3, #5
 8002340:	e008      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 8002342:	2304      	movs	r3, #4
 8002344:	e006      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 8002346:	2303      	movs	r3, #3
 8002348:	e004      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800234a:	2302      	movs	r3, #2
 800234c:	e002      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 8002352:	2300      	movs	r3, #0
 8002354:	69fa      	ldr	r2, [r7, #28]
 8002356:	f002 0203 	and.w	r2, r2, #3
 800235a:	0092      	lsls	r2, r2, #2
 800235c:	4093      	lsls	r3, r2
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4313      	orrs	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002364:	4935      	ldr	r1, [pc, #212]	; (800243c <HAL_GPIO_Init+0x304>)
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	089b      	lsrs	r3, r3, #2
 800236a:	3302      	adds	r3, #2
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002372:	4b3a      	ldr	r3, [pc, #232]	; (800245c <HAL_GPIO_Init+0x324>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	43db      	mvns	r3, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4013      	ands	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d003      	beq.n	8002396 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	4313      	orrs	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002396:	4a31      	ldr	r2, [pc, #196]	; (800245c <HAL_GPIO_Init+0x324>)
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800239c:	4b2f      	ldr	r3, [pc, #188]	; (800245c <HAL_GPIO_Init+0x324>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	43db      	mvns	r3, r3
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	4013      	ands	r3, r2
 80023aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d003      	beq.n	80023c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023c0:	4a26      	ldr	r2, [pc, #152]	; (800245c <HAL_GPIO_Init+0x324>)
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023c6:	4b25      	ldr	r3, [pc, #148]	; (800245c <HAL_GPIO_Init+0x324>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	43db      	mvns	r3, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4013      	ands	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ea:	4a1c      	ldr	r2, [pc, #112]	; (800245c <HAL_GPIO_Init+0x324>)
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023f0:	4b1a      	ldr	r3, [pc, #104]	; (800245c <HAL_GPIO_Init+0x324>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002414:	4a11      	ldr	r2, [pc, #68]	; (800245c <HAL_GPIO_Init+0x324>)
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	3301      	adds	r3, #1
 800241e:	61fb      	str	r3, [r7, #28]
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	2b0f      	cmp	r3, #15
 8002424:	f67f ae96 	bls.w	8002154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002428:	bf00      	nop
 800242a:	bf00      	nop
 800242c:	3724      	adds	r7, #36	; 0x24
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40023800 	.word	0x40023800
 800243c:	40013800 	.word	0x40013800
 8002440:	40020000 	.word	0x40020000
 8002444:	40020400 	.word	0x40020400
 8002448:	40020800 	.word	0x40020800
 800244c:	40020c00 	.word	0x40020c00
 8002450:	40021000 	.word	0x40021000
 8002454:	40021400 	.word	0x40021400
 8002458:	40021800 	.word	0x40021800
 800245c:	40013c00 	.word	0x40013c00

08002460 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691a      	ldr	r2, [r3, #16]
 8002470:	887b      	ldrh	r3, [r7, #2]
 8002472:	4013      	ands	r3, r2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d002      	beq.n	800247e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
 800247c:	e001      	b.n	8002482 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800247e:	2300      	movs	r3, #0
 8002480:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002482:	7bfb      	ldrb	r3, [r7, #15]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	460b      	mov	r3, r1
 800249a:	807b      	strh	r3, [r7, #2]
 800249c:	4613      	mov	r3, r2
 800249e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024a0:	787b      	ldrb	r3, [r7, #1]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024a6:	887a      	ldrh	r2, [r7, #2]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024ac:	e003      	b.n	80024b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024ae:	887b      	ldrh	r3, [r7, #2]
 80024b0:	041a      	lsls	r2, r3, #16
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	619a      	str	r2, [r3, #24]
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024d0:	695a      	ldr	r2, [r3, #20]
 80024d2:	88fb      	ldrh	r3, [r7, #6]
 80024d4:	4013      	ands	r3, r2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d006      	beq.n	80024e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024da:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024dc:	88fb      	ldrh	r3, [r7, #6]
 80024de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024e0:	88fb      	ldrh	r3, [r7, #6]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe fae2 	bl	8000aac <HAL_GPIO_EXTI_Callback>
  }
}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40013c00 	.word	0x40013c00

080024f4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b088      	sub	sp, #32
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e0e1      	b.n	80026ca <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d109      	bne.n	8002526 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a6d      	ldr	r2, [pc, #436]	; (80026d4 <HAL_I2S_Init+0x1e0>)
 800251e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7fe fd2f 	bl	8000f84 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2202      	movs	r2, #2
 800252a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800253c:	f023 030f 	bic.w	r3, r3, #15
 8002540:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2202      	movs	r2, #2
 8002548:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	2b02      	cmp	r3, #2
 8002550:	d06f      	beq.n	8002632 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d102      	bne.n	8002560 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800255a:	2310      	movs	r3, #16
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	e001      	b.n	8002564 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002560:	2320      	movs	r3, #32
 8002562:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b20      	cmp	r3, #32
 800256a:	d802      	bhi.n	8002572 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a58      	ldr	r2, [pc, #352]	; (80026d8 <HAL_I2S_Init+0x1e4>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d004      	beq.n	8002586 <HAL_I2S_Init+0x92>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a56      	ldr	r2, [pc, #344]	; (80026dc <HAL_I2S_Init+0x1e8>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d104      	bne.n	8002590 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8002586:	2001      	movs	r0, #1
 8002588:	f000 fffc 	bl	8003584 <HAL_RCCEx_GetPeriphCLKFreq>
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	e003      	b.n	8002598 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8002590:	2002      	movs	r0, #2
 8002592:	f000 fff7 	bl	8003584 <HAL_RCCEx_GetPeriphCLKFreq>
 8002596:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025a0:	d125      	bne.n	80025ee <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d010      	beq.n	80025cc <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	68fa      	ldr	r2, [r7, #12]
 80025b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	461a      	mov	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c6:	3305      	adds	r3, #5
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	e01f      	b.n	800260c <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	68fa      	ldr	r2, [r7, #12]
 80025d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	461a      	mov	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	695b      	ldr	r3, [r3, #20]
 80025e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e8:	3305      	adds	r3, #5
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	e00e      	b.n	800260c <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80025f6:	4613      	mov	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	461a      	mov	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	fbb2 f3f3 	udiv	r3, r2, r3
 8002608:	3305      	adds	r3, #5
 800260a:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	4a34      	ldr	r2, [pc, #208]	; (80026e0 <HAL_I2S_Init+0x1ec>)
 8002610:	fba2 2303 	umull	r2, r3, r2, r3
 8002614:	08db      	lsrs	r3, r3, #3
 8002616:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	085b      	lsrs	r3, r3, #1
 8002628:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	021b      	lsls	r3, r3, #8
 800262e:	61bb      	str	r3, [r7, #24]
 8002630:	e003      	b.n	800263a <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002632:	2302      	movs	r3, #2
 8002634:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002636:	2300      	movs	r3, #0
 8002638:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d902      	bls.n	8002646 <HAL_I2S_Init+0x152>
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	2bff      	cmp	r3, #255	; 0xff
 8002644:	d907      	bls.n	8002656 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264a:	f043 0210 	orr.w	r2, r3, #16
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e039      	b.n	80026ca <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	691a      	ldr	r2, [r3, #16]
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	ea42 0103 	orr.w	r1, r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	69fa      	ldr	r2, [r7, #28]
 8002666:	430a      	orrs	r2, r1
 8002668:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002674:	f023 030f 	bic.w	r3, r3, #15
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6851      	ldr	r1, [r2, #4]
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6892      	ldr	r2, [r2, #8]
 8002680:	4311      	orrs	r1, r2
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	68d2      	ldr	r2, [r2, #12]
 8002686:	4311      	orrs	r1, r2
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6992      	ldr	r2, [r2, #24]
 800268c:	430a      	orrs	r2, r1
 800268e:	431a      	orrs	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002698:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	2b30      	cmp	r3, #48	; 0x30
 80026a0:	d003      	beq.n	80026aa <HAL_I2S_Init+0x1b6>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2bb0      	cmp	r3, #176	; 0xb0
 80026a8:	d107      	bne.n	80026ba <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80026b8:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3720      	adds	r7, #32
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	08002b75 	.word	0x08002b75
 80026d8:	40003800 	.word	0x40003800
 80026dc:	40003c00 	.word	0x40003c00
 80026e0:	cccccccd 	.word	0xcccccccd

080026e4 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	4613      	mov	r3, r2
 80026f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d002      	beq.n	80026fe <HAL_I2S_Receive_DMA+0x1a>
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e0a1      	b.n	8002846 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_I2S_Receive_DMA+0x2e>
 800270e:	2302      	movs	r3, #2
 8002710:	e099      	b.n	8002846 <HAL_I2S_Receive_DMA+0x162>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b01      	cmp	r3, #1
 8002724:	d005      	beq.n	8002732 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800272e:	2302      	movs	r3, #2
 8002730:	e089      	b.n	8002846 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2204      	movs	r2, #4
 8002736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2200      	movs	r2, #0
 800273e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2b03      	cmp	r3, #3
 8002756:	d002      	beq.n	800275e <HAL_I2S_Receive_DMA+0x7a>
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2b05      	cmp	r3, #5
 800275c:	d10a      	bne.n	8002774 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 800275e:	88fb      	ldrh	r3, [r7, #6]
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	b29a      	uxth	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002768:	88fb      	ldrh	r3, [r7, #6]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	865a      	strh	r2, [r3, #50]	; 0x32
 8002772:	e005      	b.n	8002780 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	88fa      	ldrh	r2, [r7, #6]
 8002778:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	88fa      	ldrh	r2, [r7, #6]
 800277e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002784:	4a32      	ldr	r2, [pc, #200]	; (8002850 <HAL_I2S_Receive_DMA+0x16c>)
 8002786:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278c:	4a31      	ldr	r2, [pc, #196]	; (8002854 <HAL_I2S_Receive_DMA+0x170>)
 800278e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002794:	4a30      	ldr	r2, [pc, #192]	; (8002858 <HAL_I2S_Receive_DMA+0x174>)
 8002796:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027a6:	d10a      	bne.n	80027be <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80027a8:	2300      	movs	r3, #0
 80027aa:	613b      	str	r3, [r7, #16]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	613b      	str	r3, [r7, #16]
 80027bc:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	330c      	adds	r3, #12
 80027c8:	4619      	mov	r1, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ce:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80027d4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80027d6:	f7ff f95b 	bl	8001a90 <HAL_DMA_Start_IT>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00f      	beq.n	8002800 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e4:	f043 0208 	orr.w	r2, r3, #8
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e022      	b.n	8002846 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800280a:	2b00      	cmp	r3, #0
 800280c:	d107      	bne.n	800281e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	69da      	ldr	r2, [r3, #28]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800281c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d107      	bne.n	800283c <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0201 	orr.w	r2, r2, #1
 800283a:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	08002a53 	.word	0x08002a53
 8002854:	08002a11 	.word	0x08002a11
 8002858:	08002a6f 	.word	0x08002a6f

0800285c <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	75fb      	strb	r3, [r7, #23]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002870:	d003      	beq.n	800287a <HAL_I2S_DMAStop+0x1e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d155      	bne.n	8002926 <HAL_I2S_DMAStop+0xca>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00f      	beq.n	80028a2 <HAL_I2S_DMAStop+0x46>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff f95a 	bl	8001b40 <HAL_DMA_Abort>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d007      	beq.n	80028a2 <HAL_I2S_DMAStop+0x46>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	f043 0208 	orr.w	r2, r3, #8
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	75fb      	strb	r3, [r7, #23]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80028a2:	2364      	movs	r3, #100	; 0x64
 80028a4:	2201      	movs	r2, #1
 80028a6:	2102      	movs	r1, #2
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 f9ed 	bl	8002c88 <I2S_WaitFlagStateUntilTimeout>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00b      	beq.n	80028cc <HAL_I2S_DMAStop+0x70>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b8:	f043 0201 	orr.w	r2, r3, #1
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	75fb      	strb	r3, [r7, #23]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80028cc:	2364      	movs	r3, #100	; 0x64
 80028ce:	2200      	movs	r2, #0
 80028d0:	2180      	movs	r1, #128	; 0x80
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f9d8 	bl	8002c88 <I2S_WaitFlagStateUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00b      	beq.n	80028f6 <HAL_I2S_DMAStop+0x9a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e2:	f043 0201 	orr.w	r2, r3, #1
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	75fb      	strb	r3, [r7, #23]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	69da      	ldr	r2, [r3, #28]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002904:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002906:	2300      	movs	r3, #0
 8002908:	613b      	str	r3, [r7, #16]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	613b      	str	r3, [r7, #16]
 8002912:	693b      	ldr	r3, [r7, #16]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0202 	bic.w	r2, r2, #2
 8002922:	605a      	str	r2, [r3, #4]
 8002924:	e04d      	b.n	80029c2 <HAL_I2S_DMAStop+0x166>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800292e:	d004      	beq.n	800293a <HAL_I2S_DMAStop+0xde>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002938:	d143      	bne.n	80029c2 <HAL_I2S_DMAStop+0x166>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00f      	beq.n	8002962 <HAL_I2S_DMAStop+0x106>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff f8fa 	bl	8001b40 <HAL_DMA_Abort>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d007      	beq.n	8002962 <HAL_I2S_DMAStop+0x106>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002956:	f043 0208 	orr.w	r2, r3, #8
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	75fb      	strb	r3, [r7, #23]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	69da      	ldr	r2, [r3, #28]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002970:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	60fb      	str	r3, [r7, #12]
 8002986:	68fb      	ldr	r3, [r7, #12]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0201 	bic.w	r2, r2, #1
 8002996:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029a0:	d10c      	bne.n	80029bc <HAL_I2S_DMAStop+0x160>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	75fb      	strb	r3, [r7, #23]
 80029ba:	e002      	b.n	80029c2 <HAL_I2S_DMAStop+0x166>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 80029ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3718      	adds	r7, #24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a1c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d10e      	bne.n	8002a44 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 0201 	bic.w	r2, r2, #1
 8002a34:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f7fe f887 	bl	8000b58 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002a4a:	bf00      	nop
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b084      	sub	sp, #16
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f7ff ffc1 	bl	80029e8 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002a66:	bf00      	nop
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b084      	sub	sp, #16
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a7a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0203 	bic.w	r2, r2, #3
 8002a8a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa4:	f043 0208 	orr.w	r2, r3, #8
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f7ff ffa5 	bl	80029fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac6:	881a      	ldrh	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad2:	1c9a      	adds	r2, r3, #2
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10e      	bne.n	8002b0e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002afe:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f7ff ff63 	bl	80029d4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	b292      	uxth	r2, r2
 8002b2a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b30:	1c9a      	adds	r2, r3, #2
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10e      	bne.n	8002b6c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b5c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7fd fff6 	bl	8000b58 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b04      	cmp	r3, #4
 8002b8e:	d13a      	bne.n	8002c06 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d109      	bne.n	8002bae <I2S_IRQHandler+0x3a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba4:	2b40      	cmp	r3, #64	; 0x40
 8002ba6:	d102      	bne.n	8002bae <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff ffb4 	bl	8002b16 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb4:	2b40      	cmp	r3, #64	; 0x40
 8002bb6:	d126      	bne.n	8002c06 <I2S_IRQHandler+0x92>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f003 0320 	and.w	r3, r3, #32
 8002bc2:	2b20      	cmp	r3, #32
 8002bc4:	d11f      	bne.n	8002c06 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685a      	ldr	r2, [r3, #4]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002bd4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	613b      	str	r3, [r7, #16]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	613b      	str	r3, [r7, #16]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	613b      	str	r3, [r7, #16]
 8002bea:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf8:	f043 0202 	orr.w	r2, r3, #2
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f7ff fefb 	bl	80029fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b03      	cmp	r3, #3
 8002c10:	d136      	bne.n	8002c80 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d109      	bne.n	8002c30 <I2S_IRQHandler+0xbc>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c26:	2b80      	cmp	r3, #128	; 0x80
 8002c28:	d102      	bne.n	8002c30 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f7ff ff45 	bl	8002aba <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f003 0308 	and.w	r3, r3, #8
 8002c36:	2b08      	cmp	r3, #8
 8002c38:	d122      	bne.n	8002c80 <I2S_IRQHandler+0x10c>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f003 0320 	and.w	r3, r3, #32
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	d11b      	bne.n	8002c80 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002c56:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c72:	f043 0204 	orr.w	r2, r3, #4
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff febe 	bl	80029fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c80:	bf00      	nop
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	603b      	str	r3, [r7, #0]
 8002c94:	4613      	mov	r3, r2
 8002c96:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c98:	f7fe fcee 	bl	8001678 <HAL_GetTick>
 8002c9c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002c9e:	e018      	b.n	8002cd2 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ca6:	d014      	beq.n	8002cd2 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8002ca8:	f7fe fce6 	bl	8001678 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d902      	bls.n	8002cbe <I2S_WaitFlagStateUntilTimeout+0x36>
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d109      	bne.n	8002cd2 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e00f      	b.n	8002cf2 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	bf0c      	ite	eq
 8002ce2:	2301      	moveq	r3, #1
 8002ce4:	2300      	movne	r3, #0
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	461a      	mov	r2, r3
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d1d7      	bne.n	8002ca0 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e0cc      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d10:	4b68      	ldr	r3, [pc, #416]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d90c      	bls.n	8002d38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b65      	ldr	r3, [pc, #404]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b63      	ldr	r3, [pc, #396]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0b8      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d020      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d50:	4b59      	ldr	r3, [pc, #356]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	4a58      	ldr	r2, [pc, #352]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d68:	4b53      	ldr	r3, [pc, #332]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	4a52      	ldr	r2, [pc, #328]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d74:	4b50      	ldr	r3, [pc, #320]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	494d      	ldr	r1, [pc, #308]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d044      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b47      	ldr	r3, [pc, #284]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d119      	bne.n	8002dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e07f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d003      	beq.n	8002dba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d107      	bne.n	8002dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dba:	4b3f      	ldr	r3, [pc, #252]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d109      	bne.n	8002dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e06f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dca:	4b3b      	ldr	r3, [pc, #236]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e067      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dda:	4b37      	ldr	r3, [pc, #220]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f023 0203 	bic.w	r2, r3, #3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	4934      	ldr	r1, [pc, #208]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dec:	f7fe fc44 	bl	8001678 <HAL_GetTick>
 8002df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002df2:	e00a      	b.n	8002e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df4:	f7fe fc40 	bl	8001678 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e04f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e0a:	4b2b      	ldr	r3, [pc, #172]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 020c 	and.w	r2, r3, #12
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d1eb      	bne.n	8002df4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e1c:	4b25      	ldr	r3, [pc, #148]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 030f 	and.w	r3, r3, #15
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d20c      	bcs.n	8002e44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2a:	4b22      	ldr	r3, [pc, #136]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e32:	4b20      	ldr	r3, [pc, #128]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e032      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e50:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4916      	ldr	r1, [pc, #88]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e6e:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	490e      	ldr	r1, [pc, #56]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e82:	f000 fdc7 	bl	8003a14 <HAL_RCC_GetSysClockFreq>
 8002e86:	4602      	mov	r2, r0
 8002e88:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	490a      	ldr	r1, [pc, #40]	; (8002ebc <HAL_RCC_ClockConfig+0x1c0>)
 8002e94:	5ccb      	ldrb	r3, [r1, r3]
 8002e96:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9a:	4a09      	ldr	r2, [pc, #36]	; (8002ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e9e:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe fba4 	bl	80015f0 <HAL_InitTick>

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40023c00 	.word	0x40023c00
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	0800af8c 	.word	0x0800af8c
 8002ec0:	20000004 	.word	0x20000004
 8002ec4:	20000008 	.word	0x20000008

08002ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ecc:	4b03      	ldr	r3, [pc, #12]	; (8002edc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ece:	681b      	ldr	r3, [r3, #0]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	20000004 	.word	0x20000004

08002ee0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ee4:	f7ff fff0 	bl	8002ec8 <HAL_RCC_GetHCLKFreq>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	0a9b      	lsrs	r3, r3, #10
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	4903      	ldr	r1, [pc, #12]	; (8002f04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ef6:	5ccb      	ldrb	r3, [r1, r3]
 8002ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40023800 	.word	0x40023800
 8002f04:	0800af9c 	.word	0x0800af9c

08002f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002f0c:	f7ff ffdc 	bl	8002ec8 <HAL_RCC_GetHCLKFreq>
 8002f10:	4602      	mov	r2, r0
 8002f12:	4b05      	ldr	r3, [pc, #20]	; (8002f28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	0b5b      	lsrs	r3, r3, #13
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	4903      	ldr	r1, [pc, #12]	; (8002f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f1e:	5ccb      	ldrb	r3, [r1, r3]
 8002f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40023800 	.word	0x40023800
 8002f2c:	0800af9c 	.word	0x0800af9c

08002f30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b08c      	sub	sp, #48	; 0x30
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d010      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002f68:	4b6f      	ldr	r3, [pc, #444]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f6e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f76:	496c      	ldr	r1, [pc, #432]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002f86:	2301      	movs	r3, #1
 8002f88:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d010      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002f96:	4b64      	ldr	r3, [pc, #400]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f9c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa4:	4960      	ldr	r1, [pc, #384]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d017      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fc4:	4b58      	ldr	r3, [pc, #352]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	4955      	ldr	r1, [pc, #340]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fe2:	d101      	bne.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0308 	and.w	r3, r3, #8
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d017      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003000:	4b49      	ldr	r3, [pc, #292]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003002:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003006:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800300e:	4946      	ldr	r1, [pc, #280]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800301a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800301e:	d101      	bne.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003020:	2301      	movs	r3, #1
 8003022:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800302c:	2301      	movs	r3, #1
 800302e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0320 	and.w	r3, r3, #32
 8003038:	2b00      	cmp	r3, #0
 800303a:	f000 808a 	beq.w	8003152 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	4b39      	ldr	r3, [pc, #228]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	4a38      	ldr	r2, [pc, #224]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800304c:	6413      	str	r3, [r2, #64]	; 0x40
 800304e:	4b36      	ldr	r3, [pc, #216]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800305a:	4b34      	ldr	r3, [pc, #208]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a33      	ldr	r2, [pc, #204]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003064:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003066:	f7fe fb07 	bl	8001678 <HAL_GetTick>
 800306a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800306c:	e008      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800306e:	f7fe fb03 	bl	8001678 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e278      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003080:	4b2a      	ldr	r3, [pc, #168]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0f0      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800308c:	4b26      	ldr	r3, [pc, #152]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800308e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003094:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d02f      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a4:	6a3a      	ldr	r2, [r7, #32]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d028      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030aa:	4b1f      	ldr	r3, [pc, #124]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030b2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030b4:	4b1e      	ldr	r3, [pc, #120]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80030b6:	2201      	movs	r2, #1
 80030b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030ba:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80030c0:	4a19      	ldr	r2, [pc, #100]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80030c6:	4b18      	ldr	r3, [pc, #96]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d114      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80030d2:	f7fe fad1 	bl	8001678 <HAL_GetTick>
 80030d6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d8:	e00a      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030da:	f7fe facd 	bl	8001678 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e240      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f0:	4b0d      	ldr	r3, [pc, #52]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0ee      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003104:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003108:	d114      	bne.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800310a:	4b07      	ldr	r3, [pc, #28]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003116:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800311a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800311e:	4902      	ldr	r1, [pc, #8]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003120:	4313      	orrs	r3, r2
 8003122:	608b      	str	r3, [r1, #8]
 8003124:	e00c      	b.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003126:	bf00      	nop
 8003128:	40023800 	.word	0x40023800
 800312c:	40007000 	.word	0x40007000
 8003130:	42470e40 	.word	0x42470e40
 8003134:	4b4a      	ldr	r3, [pc, #296]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	4a49      	ldr	r2, [pc, #292]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800313a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800313e:	6093      	str	r3, [r2, #8]
 8003140:	4b47      	ldr	r3, [pc, #284]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003142:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800314c:	4944      	ldr	r1, [pc, #272]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800314e:	4313      	orrs	r3, r2
 8003150:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0310 	and.w	r3, r3, #16
 800315a:	2b00      	cmp	r3, #0
 800315c:	d004      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003164:	4b3f      	ldr	r3, [pc, #252]	; (8003264 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003166:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003174:	4b3a      	ldr	r3, [pc, #232]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003176:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800317a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003182:	4937      	ldr	r1, [pc, #220]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003184:	4313      	orrs	r3, r2
 8003186:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00a      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003196:	4b32      	ldr	r3, [pc, #200]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003198:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800319c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031a4:	492e      	ldr	r1, [pc, #184]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d011      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031b8:	4b29      	ldr	r3, [pc, #164]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031be:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c6:	4926      	ldr	r1, [pc, #152]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031d6:	d101      	bne.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80031d8:	2301      	movs	r3, #1
 80031da:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00a      	beq.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80031e8:	4b1d      	ldr	r3, [pc, #116]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f6:	491a      	ldr	r1, [pc, #104]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003206:	2b00      	cmp	r3, #0
 8003208:	d011      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800320a:	4b15      	ldr	r3, [pc, #84]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800320c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003210:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003218:	4911      	ldr	r1, [pc, #68]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800321a:	4313      	orrs	r3, r2
 800321c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003224:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003228:	d101      	bne.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800322a:	2301      	movs	r3, #1
 800322c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800322e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003230:	2b01      	cmp	r3, #1
 8003232:	d005      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800323c:	f040 80ff 	bne.w	800343e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003240:	4b09      	ldr	r3, [pc, #36]	; (8003268 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003246:	f7fe fa17 	bl	8001678 <HAL_GetTick>
 800324a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800324c:	e00e      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800324e:	f7fe fa13 	bl	8001678 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d907      	bls.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e188      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003260:	40023800 	.word	0x40023800
 8003264:	424711e0 	.word	0x424711e0
 8003268:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800326c:	4b7e      	ldr	r3, [pc, #504]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ea      	bne.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0301 	and.w	r3, r3, #1
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003288:	2b00      	cmp	r3, #0
 800328a:	d009      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003294:	2b00      	cmp	r3, #0
 8003296:	d028      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329c:	2b00      	cmp	r3, #0
 800329e:	d124      	bne.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80032a0:	4b71      	ldr	r3, [pc, #452]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032a6:	0c1b      	lsrs	r3, r3, #16
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	3301      	adds	r3, #1
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80032b2:	4b6d      	ldr	r3, [pc, #436]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032b8:	0e1b      	lsrs	r3, r3, #24
 80032ba:	f003 030f 	and.w	r3, r3, #15
 80032be:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	019b      	lsls	r3, r3, #6
 80032ca:	431a      	orrs	r2, r3
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	085b      	lsrs	r3, r3, #1
 80032d0:	3b01      	subs	r3, #1
 80032d2:	041b      	lsls	r3, r3, #16
 80032d4:	431a      	orrs	r2, r3
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	061b      	lsls	r3, r3, #24
 80032da:	431a      	orrs	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	071b      	lsls	r3, r3, #28
 80032e2:	4961      	ldr	r1, [pc, #388]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0304 	and.w	r3, r3, #4
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d004      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032fe:	d00a      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003308:	2b00      	cmp	r3, #0
 800330a:	d035      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003310:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003314:	d130      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003316:	4b54      	ldr	r3, [pc, #336]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003318:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800331c:	0c1b      	lsrs	r3, r3, #16
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	3301      	adds	r3, #1
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003328:	4b4f      	ldr	r3, [pc, #316]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800332a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800332e:	0f1b      	lsrs	r3, r3, #28
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	019b      	lsls	r3, r3, #6
 8003340:	431a      	orrs	r2, r3
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	085b      	lsrs	r3, r3, #1
 8003346:	3b01      	subs	r3, #1
 8003348:	041b      	lsls	r3, r3, #16
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	061b      	lsls	r3, r3, #24
 8003352:	431a      	orrs	r2, r3
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	071b      	lsls	r3, r3, #28
 8003358:	4943      	ldr	r1, [pc, #268]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800335a:	4313      	orrs	r3, r2
 800335c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003360:	4b41      	ldr	r3, [pc, #260]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003362:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003366:	f023 021f 	bic.w	r2, r3, #31
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800336e:	3b01      	subs	r3, #1
 8003370:	493d      	ldr	r1, [pc, #244]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003372:	4313      	orrs	r3, r2
 8003374:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003380:	2b00      	cmp	r3, #0
 8003382:	d029      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003388:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800338c:	d124      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800338e:	4b36      	ldr	r3, [pc, #216]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003390:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003394:	0c1b      	lsrs	r3, r3, #16
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	3301      	adds	r3, #1
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033a0:	4b31      	ldr	r3, [pc, #196]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80033a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033a6:	0f1b      	lsrs	r3, r3, #28
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685a      	ldr	r2, [r3, #4]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	019b      	lsls	r3, r3, #6
 80033b8:	431a      	orrs	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	085b      	lsrs	r3, r3, #1
 80033c0:	3b01      	subs	r3, #1
 80033c2:	041b      	lsls	r3, r3, #16
 80033c4:	431a      	orrs	r2, r3
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	061b      	lsls	r3, r3, #24
 80033ca:	431a      	orrs	r2, r3
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	071b      	lsls	r3, r3, #28
 80033d0:	4925      	ldr	r1, [pc, #148]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d016      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685a      	ldr	r2, [r3, #4]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	019b      	lsls	r3, r3, #6
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	085b      	lsrs	r3, r3, #1
 80033f6:	3b01      	subs	r3, #1
 80033f8:	041b      	lsls	r3, r3, #16
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	061b      	lsls	r3, r3, #24
 8003402:	431a      	orrs	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	071b      	lsls	r3, r3, #28
 800340a:	4917      	ldr	r1, [pc, #92]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800340c:	4313      	orrs	r3, r2
 800340e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003412:	4b16      	ldr	r3, [pc, #88]	; (800346c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003414:	2201      	movs	r2, #1
 8003416:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003418:	f7fe f92e 	bl	8001678 <HAL_GetTick>
 800341c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800341e:	e008      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003420:	f7fe f92a 	bl	8001678 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e09f      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003432:	4b0d      	ldr	r3, [pc, #52]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0f0      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800343e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003440:	2b01      	cmp	r3, #1
 8003442:	f040 8095 	bne.w	8003570 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003446:	4b0a      	ldr	r3, [pc, #40]	; (8003470 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800344c:	f7fe f914 	bl	8001678 <HAL_GetTick>
 8003450:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003452:	e00f      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003454:	f7fe f910 	bl	8001678 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d908      	bls.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e085      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003466:	bf00      	nop
 8003468:	40023800 	.word	0x40023800
 800346c:	42470068 	.word	0x42470068
 8003470:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003474:	4b41      	ldr	r3, [pc, #260]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800347c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003480:	d0e8      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0304 	and.w	r3, r3, #4
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	2b00      	cmp	r3, #0
 8003494:	d009      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d02b      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d127      	bne.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80034aa:	4b34      	ldr	r3, [pc, #208]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b0:	0c1b      	lsrs	r3, r3, #16
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	3301      	adds	r3, #1
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	699a      	ldr	r2, [r3, #24]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	019b      	lsls	r3, r3, #6
 80034c6:	431a      	orrs	r2, r3
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	085b      	lsrs	r3, r3, #1
 80034cc:	3b01      	subs	r3, #1
 80034ce:	041b      	lsls	r3, r3, #16
 80034d0:	431a      	orrs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d6:	061b      	lsls	r3, r3, #24
 80034d8:	4928      	ldr	r1, [pc, #160]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80034e0:	4b26      	ldr	r3, [pc, #152]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034e6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ee:	3b01      	subs	r3, #1
 80034f0:	021b      	lsls	r3, r3, #8
 80034f2:	4922      	ldr	r1, [pc, #136]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003502:	2b00      	cmp	r3, #0
 8003504:	d01d      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800350e:	d118      	bne.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003510:	4b1a      	ldr	r3, [pc, #104]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003516:	0e1b      	lsrs	r3, r3, #24
 8003518:	f003 030f 	and.w	r3, r3, #15
 800351c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699a      	ldr	r2, [r3, #24]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	019b      	lsls	r3, r3, #6
 8003528:	431a      	orrs	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	085b      	lsrs	r3, r3, #1
 8003530:	3b01      	subs	r3, #1
 8003532:	041b      	lsls	r3, r3, #16
 8003534:	431a      	orrs	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	061b      	lsls	r3, r3, #24
 800353a:	4910      	ldr	r1, [pc, #64]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800353c:	4313      	orrs	r3, r2
 800353e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003542:	4b0f      	ldr	r3, [pc, #60]	; (8003580 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003544:	2201      	movs	r2, #1
 8003546:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003548:	f7fe f896 	bl	8001678 <HAL_GetTick>
 800354c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003550:	f7fe f892 	bl	8001678 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e007      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003562:	4b06      	ldr	r3, [pc, #24]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800356a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800356e:	d1ef      	bne.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3730      	adds	r7, #48	; 0x30
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	40023800 	.word	0x40023800
 8003580:	42470070 	.word	0x42470070

08003584 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003584:	b480      	push	{r7}
 8003586:	b089      	sub	sp, #36	; 0x24
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800359c:	2300      	movs	r3, #0
 800359e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80035a0:	2300      	movs	r3, #0
 80035a2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	2b07      	cmp	r3, #7
 80035aa:	f200 8224 	bhi.w	80039f6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80035ae:	a201      	add	r2, pc, #4	; (adr r2, 80035b4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80035b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b4:	080037b7 	.word	0x080037b7
 80035b8:	080038e1 	.word	0x080038e1
 80035bc:	080039f7 	.word	0x080039f7
 80035c0:	080035d5 	.word	0x080035d5
 80035c4:	080039f7 	.word	0x080039f7
 80035c8:	080039f7 	.word	0x080039f7
 80035cc:	080039f7 	.word	0x080039f7
 80035d0:	080035d5 	.word	0x080035d5
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 80035d4:	4ba8      	ldr	r3, [pc, #672]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80035d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035da:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 80035e2:	613b      	str	r3, [r7, #16]
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80035ea:	f000 80d6 	beq.w	800379a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80035f4:	f200 80dd 	bhi.w	80037b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035fe:	f000 809f 	beq.w	8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003608:	f200 80d3 	bhi.w	80037b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003612:	d05b      	beq.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800361a:	f200 80ca 	bhi.w	80037b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003624:	f000 80b6 	beq.w	8003794 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800362e:	f200 80c0 	bhi.w	80037b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003638:	f000 8082 	beq.w	8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003642:	f200 80b6 	bhi.w	80037b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d004      	beq.n	8003656 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003652:	d03b      	beq.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 8003654:	e0ad      	b.n	80037b2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003656:	4b88      	ldr	r3, [pc, #544]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d109      	bne.n	8003676 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8003662:	4b85      	ldr	r3, [pc, #532]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800366c:	4a83      	ldr	r2, [pc, #524]	; (800387c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800366e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003672:	61bb      	str	r3, [r7, #24]
 8003674:	e008      	b.n	8003688 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8003676:	4b80      	ldr	r3, [pc, #512]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800367c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003680:	4a7f      	ldr	r2, [pc, #508]	; (8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003682:	fbb2 f3f3 	udiv	r3, r2, r3
 8003686:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8003688:	4b7b      	ldr	r3, [pc, #492]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800368a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800368e:	0e1b      	lsrs	r3, r3, #24
 8003690:	f003 030f 	and.w	r3, r3, #15
 8003694:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 8003696:	4b78      	ldr	r3, [pc, #480]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369c:	099b      	lsrs	r3, r3, #6
 800369e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	fb03 f202 	mul.w	r2, r3, r2
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ae:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 80036b0:	4b71      	ldr	r3, [pc, #452]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80036b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036b6:	0a1b      	lsrs	r3, r3, #8
 80036b8:	f003 031f 	and.w	r3, r3, #31
 80036bc:	3301      	adds	r3, #1
 80036be:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 80036c0:	69fa      	ldr	r2, [r7, #28]
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c8:	61fb      	str	r3, [r7, #28]
          break;
 80036ca:	e073      	b.n	80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80036cc:	4b6a      	ldr	r3, [pc, #424]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d109      	bne.n	80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80036d8:	4b67      	ldr	r3, [pc, #412]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80036da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036e2:	4a66      	ldr	r2, [pc, #408]	; (800387c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80036e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e8:	61bb      	str	r3, [r7, #24]
 80036ea:	e008      	b.n	80036fe <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80036ec:	4b62      	ldr	r3, [pc, #392]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80036ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036f6:	4a62      	ldr	r2, [pc, #392]	; (8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80036f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fc:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80036fe:	4b5e      	ldr	r3, [pc, #376]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003700:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003704:	0e1b      	lsrs	r3, r3, #24
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 800370c:	4b5a      	ldr	r3, [pc, #360]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800370e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003712:	099b      	lsrs	r3, r3, #6
 8003714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	fb03 f202 	mul.w	r2, r3, r2
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	fbb2 f3f3 	udiv	r3, r2, r3
 8003724:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8003726:	4b54      	ldr	r3, [pc, #336]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003728:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800372c:	f003 031f 	and.w	r3, r3, #31
 8003730:	3301      	adds	r3, #1
 8003732:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8003734:	69fa      	ldr	r2, [r7, #28]
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	fbb2 f3f3 	udiv	r3, r2, r3
 800373c:	61fb      	str	r3, [r7, #28]
          break;
 800373e:	e039      	b.n	80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003740:	4b4d      	ldr	r3, [pc, #308]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d108      	bne.n	800375e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800374c:	4b4a      	ldr	r3, [pc, #296]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003754:	4a49      	ldr	r2, [pc, #292]	; (800387c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003756:	fbb2 f3f3 	udiv	r3, r2, r3
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e007      	b.n	800376e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800375e:	4b46      	ldr	r3, [pc, #280]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003766:	4a46      	ldr	r2, [pc, #280]	; (8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003768:	fbb2 f3f3 	udiv	r3, r2, r3
 800376c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 800376e:	4b42      	ldr	r3, [pc, #264]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	0f1b      	lsrs	r3, r3, #28
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 800377a:	4b3f      	ldr	r3, [pc, #252]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	099b      	lsrs	r3, r3, #6
 8003780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	fb03 f202 	mul.w	r2, r3, r2
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003790:	61fb      	str	r3, [r7, #28]
          break;
 8003792:	e00f      	b.n	80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8003794:	4b3b      	ldr	r3, [pc, #236]	; (8003884 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003796:	61fb      	str	r3, [r7, #28]
          break;
 8003798:	e00c      	b.n	80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800379a:	4b37      	ldr	r3, [pc, #220]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d102      	bne.n	80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 80037a6:	4b35      	ldr	r3, [pc, #212]	; (800387c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80037a8:	61fb      	str	r3, [r7, #28]
          break;
 80037aa:	e003      	b.n	80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 80037ac:	4b34      	ldr	r3, [pc, #208]	; (8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80037ae:	61fb      	str	r3, [r7, #28]
          break;
 80037b0:	e000      	b.n	80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 80037b2:	bf00      	nop
        }
      }
      break;
 80037b4:	e11f      	b.n	80039f6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80037b6:	4b30      	ldr	r3, [pc, #192]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80037b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037bc:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80037c0:	60fb      	str	r3, [r7, #12]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80037c8:	d079      	beq.n	80038be <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80037d0:	f200 8082 	bhi.w	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037da:	d03c      	beq.n	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037e2:	d879      	bhi.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d006      	beq.n	80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037f0:	d172      	bne.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80037f2:	4b24      	ldr	r3, [pc, #144]	; (8003884 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80037f4:	61fb      	str	r3, [r7, #28]
          break;
 80037f6:	e072      	b.n	80038de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80037f8:	4b1f      	ldr	r3, [pc, #124]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003800:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003804:	d109      	bne.n	800381a <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003806:	4b1c      	ldr	r3, [pc, #112]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003808:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800380c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003810:	4a1b      	ldr	r2, [pc, #108]	; (8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003812:	fbb2 f3f3 	udiv	r3, r2, r3
 8003816:	61bb      	str	r3, [r7, #24]
 8003818:	e008      	b.n	800382c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800381a:	4b17      	ldr	r3, [pc, #92]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800381c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003820:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003824:	4a15      	ldr	r2, [pc, #84]	; (800387c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003826:	fbb2 f3f3 	udiv	r3, r2, r3
 800382a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800382c:	4b12      	ldr	r3, [pc, #72]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800382e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003832:	099b      	lsrs	r3, r3, #6
 8003834:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	fb02 f303 	mul.w	r3, r2, r3
 800383e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003840:	4b0d      	ldr	r3, [pc, #52]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003842:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003846:	0f1b      	lsrs	r3, r3, #28
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003852:	61fb      	str	r3, [r7, #28]
          break;
 8003854:	e043      	b.n	80038de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003856:	4b08      	ldr	r3, [pc, #32]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800385e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003862:	d111      	bne.n	8003888 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003864:	4b04      	ldr	r3, [pc, #16]	; (8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800386c:	4a04      	ldr	r2, [pc, #16]	; (8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800386e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	e010      	b.n	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8003876:	bf00      	nop
 8003878:	40023800 	.word	0x40023800
 800387c:	00f42400 	.word	0x00f42400
 8003880:	007a1200 	.word	0x007a1200
 8003884:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003888:	4b5e      	ldr	r3, [pc, #376]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003890:	4a5d      	ldr	r2, [pc, #372]	; (8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003892:	fbb2 f3f3 	udiv	r3, r2, r3
 8003896:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8003898:	4b5a      	ldr	r3, [pc, #360]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	099b      	lsrs	r3, r3, #6
 800389e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	fb02 f303 	mul.w	r3, r2, r3
 80038a8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80038aa:	4b56      	ldr	r3, [pc, #344]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	0f1b      	lsrs	r3, r3, #28
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ba:	61fb      	str	r3, [r7, #28]
          break;
 80038bc:	e00f      	b.n	80038de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80038be:	4b51      	ldr	r3, [pc, #324]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038ca:	d102      	bne.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 80038cc:	4b4f      	ldr	r3, [pc, #316]	; (8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80038ce:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80038d0:	e005      	b.n	80038de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 80038d2:	4b4d      	ldr	r3, [pc, #308]	; (8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80038d4:	61fb      	str	r3, [r7, #28]
          break;
 80038d6:	e002      	b.n	80038de <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	61fb      	str	r3, [r7, #28]
          break;
 80038dc:	bf00      	nop
        }
      }
      break;
 80038de:	e08a      	b.n	80039f6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80038e0:	4b48      	ldr	r3, [pc, #288]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80038e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038e6:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80038f2:	d06f      	beq.n	80039d4 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80038fa:	d878      	bhi.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003902:	d03c      	beq.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800390a:	d870      	bhi.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d006      	beq.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003918:	d169      	bne.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800391a:	4b3d      	ldr	r3, [pc, #244]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800391c:	61fb      	str	r3, [r7, #28]
          break;
 800391e:	e069      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003920:	4b38      	ldr	r3, [pc, #224]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003928:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800392c:	d109      	bne.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800392e:	4b35      	ldr	r3, [pc, #212]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003930:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003934:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003938:	4a34      	ldr	r2, [pc, #208]	; (8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800393a:	fbb2 f3f3 	udiv	r3, r2, r3
 800393e:	61bb      	str	r3, [r7, #24]
 8003940:	e008      	b.n	8003954 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003942:	4b30      	ldr	r3, [pc, #192]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003944:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003948:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800394c:	4a2e      	ldr	r2, [pc, #184]	; (8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800394e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003952:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003954:	4b2b      	ldr	r3, [pc, #172]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003956:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800395a:	099b      	lsrs	r3, r3, #6
 800395c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	fb02 f303 	mul.w	r3, r2, r3
 8003966:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003968:	4b26      	ldr	r3, [pc, #152]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800396a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800396e:	0f1b      	lsrs	r3, r3, #28
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	fbb2 f3f3 	udiv	r3, r2, r3
 800397a:	61fb      	str	r3, [r7, #28]
          break;
 800397c:	e03a      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800397e:	4b21      	ldr	r3, [pc, #132]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003986:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800398a:	d108      	bne.n	800399e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800398c:	4b1d      	ldr	r3, [pc, #116]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003994:	4a1d      	ldr	r2, [pc, #116]	; (8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003996:	fbb2 f3f3 	udiv	r3, r2, r3
 800399a:	61bb      	str	r3, [r7, #24]
 800399c:	e007      	b.n	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800399e:	4b19      	ldr	r3, [pc, #100]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039a6:	4a18      	ldr	r2, [pc, #96]	; (8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80039a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ac:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80039ae:	4b15      	ldr	r3, [pc, #84]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	099b      	lsrs	r3, r3, #6
 80039b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	fb02 f303 	mul.w	r3, r2, r3
 80039be:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80039c0:	4b10      	ldr	r3, [pc, #64]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	0f1b      	lsrs	r3, r3, #28
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d0:	61fb      	str	r3, [r7, #28]
          break;
 80039d2:	e00f      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80039d4:	4b0b      	ldr	r3, [pc, #44]	; (8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039e0:	d102      	bne.n	80039e8 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 80039e2:	4b0a      	ldr	r3, [pc, #40]	; (8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80039e4:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80039e6:	e005      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 80039e8:	4b07      	ldr	r3, [pc, #28]	; (8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80039ea:	61fb      	str	r3, [r7, #28]
          break;
 80039ec:	e002      	b.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
          break;
 80039f2:	bf00      	nop
        }
      }
      break;
 80039f4:	bf00      	nop
    }
  }
  return frequency;
 80039f6:	69fb      	ldr	r3, [r7, #28]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3724      	adds	r7, #36	; 0x24
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	40023800 	.word	0x40023800
 8003a08:	00f42400 	.word	0x00f42400
 8003a0c:	007a1200 	.word	0x007a1200
 8003a10:	00bb8000 	.word	0x00bb8000

08003a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a18:	b0ae      	sub	sp, #184	; 0xb8
 8003a1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003a22:	2300      	movs	r3, #0
 8003a24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a3a:	4bcb      	ldr	r3, [pc, #812]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 030c 	and.w	r3, r3, #12
 8003a42:	2b0c      	cmp	r3, #12
 8003a44:	f200 8206 	bhi.w	8003e54 <HAL_RCC_GetSysClockFreq+0x440>
 8003a48:	a201      	add	r2, pc, #4	; (adr r2, 8003a50 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4e:	bf00      	nop
 8003a50:	08003a85 	.word	0x08003a85
 8003a54:	08003e55 	.word	0x08003e55
 8003a58:	08003e55 	.word	0x08003e55
 8003a5c:	08003e55 	.word	0x08003e55
 8003a60:	08003a8d 	.word	0x08003a8d
 8003a64:	08003e55 	.word	0x08003e55
 8003a68:	08003e55 	.word	0x08003e55
 8003a6c:	08003e55 	.word	0x08003e55
 8003a70:	08003a95 	.word	0x08003a95
 8003a74:	08003e55 	.word	0x08003e55
 8003a78:	08003e55 	.word	0x08003e55
 8003a7c:	08003e55 	.word	0x08003e55
 8003a80:	08003c85 	.word	0x08003c85
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a84:	4bb9      	ldr	r3, [pc, #740]	; (8003d6c <HAL_RCC_GetSysClockFreq+0x358>)
 8003a86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003a8a:	e1e7      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a8c:	4bb8      	ldr	r3, [pc, #736]	; (8003d70 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a92:	e1e3      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a94:	4bb4      	ldr	r3, [pc, #720]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aa0:	4bb1      	ldr	r3, [pc, #708]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d071      	beq.n	8003b90 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aac:	4bae      	ldr	r3, [pc, #696]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	099b      	lsrs	r3, r3, #6
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003ab8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003abc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ac4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003ac8:	2300      	movs	r3, #0
 8003aca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003ace:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003ad2:	4622      	mov	r2, r4
 8003ad4:	462b      	mov	r3, r5
 8003ad6:	f04f 0000 	mov.w	r0, #0
 8003ada:	f04f 0100 	mov.w	r1, #0
 8003ade:	0159      	lsls	r1, r3, #5
 8003ae0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ae4:	0150      	lsls	r0, r2, #5
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	460b      	mov	r3, r1
 8003aea:	4621      	mov	r1, r4
 8003aec:	1a51      	subs	r1, r2, r1
 8003aee:	6439      	str	r1, [r7, #64]	; 0x40
 8003af0:	4629      	mov	r1, r5
 8003af2:	eb63 0301 	sbc.w	r3, r3, r1
 8003af6:	647b      	str	r3, [r7, #68]	; 0x44
 8003af8:	f04f 0200 	mov.w	r2, #0
 8003afc:	f04f 0300 	mov.w	r3, #0
 8003b00:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003b04:	4649      	mov	r1, r9
 8003b06:	018b      	lsls	r3, r1, #6
 8003b08:	4641      	mov	r1, r8
 8003b0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b0e:	4641      	mov	r1, r8
 8003b10:	018a      	lsls	r2, r1, #6
 8003b12:	4641      	mov	r1, r8
 8003b14:	1a51      	subs	r1, r2, r1
 8003b16:	63b9      	str	r1, [r7, #56]	; 0x38
 8003b18:	4649      	mov	r1, r9
 8003b1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b20:	f04f 0200 	mov.w	r2, #0
 8003b24:	f04f 0300 	mov.w	r3, #0
 8003b28:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003b2c:	4649      	mov	r1, r9
 8003b2e:	00cb      	lsls	r3, r1, #3
 8003b30:	4641      	mov	r1, r8
 8003b32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b36:	4641      	mov	r1, r8
 8003b38:	00ca      	lsls	r2, r1, #3
 8003b3a:	4610      	mov	r0, r2
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	4603      	mov	r3, r0
 8003b40:	4622      	mov	r2, r4
 8003b42:	189b      	adds	r3, r3, r2
 8003b44:	633b      	str	r3, [r7, #48]	; 0x30
 8003b46:	462b      	mov	r3, r5
 8003b48:	460a      	mov	r2, r1
 8003b4a:	eb42 0303 	adc.w	r3, r2, r3
 8003b4e:	637b      	str	r3, [r7, #52]	; 0x34
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b5c:	4629      	mov	r1, r5
 8003b5e:	024b      	lsls	r3, r1, #9
 8003b60:	4621      	mov	r1, r4
 8003b62:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b66:	4621      	mov	r1, r4
 8003b68:	024a      	lsls	r2, r1, #9
 8003b6a:	4610      	mov	r0, r2
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b72:	2200      	movs	r2, #0
 8003b74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003b78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003b7c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003b80:	f7fc fba6 	bl	80002d0 <__aeabi_uldivmod>
 8003b84:	4602      	mov	r2, r0
 8003b86:	460b      	mov	r3, r1
 8003b88:	4613      	mov	r3, r2
 8003b8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b8e:	e067      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b90:	4b75      	ldr	r3, [pc, #468]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	099b      	lsrs	r3, r3, #6
 8003b96:	2200      	movs	r2, #0
 8003b98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003b9c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003ba0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ba8:	67bb      	str	r3, [r7, #120]	; 0x78
 8003baa:	2300      	movs	r3, #0
 8003bac:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003bae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003bb2:	4622      	mov	r2, r4
 8003bb4:	462b      	mov	r3, r5
 8003bb6:	f04f 0000 	mov.w	r0, #0
 8003bba:	f04f 0100 	mov.w	r1, #0
 8003bbe:	0159      	lsls	r1, r3, #5
 8003bc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bc4:	0150      	lsls	r0, r2, #5
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4621      	mov	r1, r4
 8003bcc:	1a51      	subs	r1, r2, r1
 8003bce:	62b9      	str	r1, [r7, #40]	; 0x28
 8003bd0:	4629      	mov	r1, r5
 8003bd2:	eb63 0301 	sbc.w	r3, r3, r1
 8003bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bd8:	f04f 0200 	mov.w	r2, #0
 8003bdc:	f04f 0300 	mov.w	r3, #0
 8003be0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003be4:	4649      	mov	r1, r9
 8003be6:	018b      	lsls	r3, r1, #6
 8003be8:	4641      	mov	r1, r8
 8003bea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bee:	4641      	mov	r1, r8
 8003bf0:	018a      	lsls	r2, r1, #6
 8003bf2:	4641      	mov	r1, r8
 8003bf4:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bf8:	4649      	mov	r1, r9
 8003bfa:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bfe:	f04f 0200 	mov.w	r2, #0
 8003c02:	f04f 0300 	mov.w	r3, #0
 8003c06:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c0a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c0e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c12:	4692      	mov	sl, r2
 8003c14:	469b      	mov	fp, r3
 8003c16:	4623      	mov	r3, r4
 8003c18:	eb1a 0303 	adds.w	r3, sl, r3
 8003c1c:	623b      	str	r3, [r7, #32]
 8003c1e:	462b      	mov	r3, r5
 8003c20:	eb4b 0303 	adc.w	r3, fp, r3
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
 8003c26:	f04f 0200 	mov.w	r2, #0
 8003c2a:	f04f 0300 	mov.w	r3, #0
 8003c2e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003c32:	4629      	mov	r1, r5
 8003c34:	028b      	lsls	r3, r1, #10
 8003c36:	4621      	mov	r1, r4
 8003c38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c3c:	4621      	mov	r1, r4
 8003c3e:	028a      	lsls	r2, r1, #10
 8003c40:	4610      	mov	r0, r2
 8003c42:	4619      	mov	r1, r3
 8003c44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c48:	2200      	movs	r2, #0
 8003c4a:	673b      	str	r3, [r7, #112]	; 0x70
 8003c4c:	677a      	str	r2, [r7, #116]	; 0x74
 8003c4e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003c52:	f7fc fb3d 	bl	80002d0 <__aeabi_uldivmod>
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c60:	4b41      	ldr	r3, [pc, #260]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	0c1b      	lsrs	r3, r3, #16
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003c72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c82:	e0eb      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c84:	4b38      	ldr	r3, [pc, #224]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c90:	4b35      	ldr	r3, [pc, #212]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d06b      	beq.n	8003d74 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c9c:	4b32      	ldr	r3, [pc, #200]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	099b      	lsrs	r3, r3, #6
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ca6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003ca8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cae:	663b      	str	r3, [r7, #96]	; 0x60
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	667b      	str	r3, [r7, #100]	; 0x64
 8003cb4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003cb8:	4622      	mov	r2, r4
 8003cba:	462b      	mov	r3, r5
 8003cbc:	f04f 0000 	mov.w	r0, #0
 8003cc0:	f04f 0100 	mov.w	r1, #0
 8003cc4:	0159      	lsls	r1, r3, #5
 8003cc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cca:	0150      	lsls	r0, r2, #5
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	4621      	mov	r1, r4
 8003cd2:	1a51      	subs	r1, r2, r1
 8003cd4:	61b9      	str	r1, [r7, #24]
 8003cd6:	4629      	mov	r1, r5
 8003cd8:	eb63 0301 	sbc.w	r3, r3, r1
 8003cdc:	61fb      	str	r3, [r7, #28]
 8003cde:	f04f 0200 	mov.w	r2, #0
 8003ce2:	f04f 0300 	mov.w	r3, #0
 8003ce6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003cea:	4659      	mov	r1, fp
 8003cec:	018b      	lsls	r3, r1, #6
 8003cee:	4651      	mov	r1, sl
 8003cf0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cf4:	4651      	mov	r1, sl
 8003cf6:	018a      	lsls	r2, r1, #6
 8003cf8:	4651      	mov	r1, sl
 8003cfa:	ebb2 0801 	subs.w	r8, r2, r1
 8003cfe:	4659      	mov	r1, fp
 8003d00:	eb63 0901 	sbc.w	r9, r3, r1
 8003d04:	f04f 0200 	mov.w	r2, #0
 8003d08:	f04f 0300 	mov.w	r3, #0
 8003d0c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d10:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d14:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d18:	4690      	mov	r8, r2
 8003d1a:	4699      	mov	r9, r3
 8003d1c:	4623      	mov	r3, r4
 8003d1e:	eb18 0303 	adds.w	r3, r8, r3
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	462b      	mov	r3, r5
 8003d26:	eb49 0303 	adc.w	r3, r9, r3
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	f04f 0200 	mov.w	r2, #0
 8003d30:	f04f 0300 	mov.w	r3, #0
 8003d34:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003d38:	4629      	mov	r1, r5
 8003d3a:	024b      	lsls	r3, r1, #9
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d42:	4621      	mov	r1, r4
 8003d44:	024a      	lsls	r2, r1, #9
 8003d46:	4610      	mov	r0, r2
 8003d48:	4619      	mov	r1, r3
 8003d4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d4e:	2200      	movs	r2, #0
 8003d50:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d52:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003d54:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d58:	f7fc faba 	bl	80002d0 <__aeabi_uldivmod>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4613      	mov	r3, r2
 8003d62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d66:	e065      	b.n	8003e34 <HAL_RCC_GetSysClockFreq+0x420>
 8003d68:	40023800 	.word	0x40023800
 8003d6c:	00f42400 	.word	0x00f42400
 8003d70:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d74:	4b3d      	ldr	r3, [pc, #244]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x458>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	099b      	lsrs	r3, r3, #6
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	4611      	mov	r1, r2
 8003d80:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d84:	653b      	str	r3, [r7, #80]	; 0x50
 8003d86:	2300      	movs	r3, #0
 8003d88:	657b      	str	r3, [r7, #84]	; 0x54
 8003d8a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003d8e:	4642      	mov	r2, r8
 8003d90:	464b      	mov	r3, r9
 8003d92:	f04f 0000 	mov.w	r0, #0
 8003d96:	f04f 0100 	mov.w	r1, #0
 8003d9a:	0159      	lsls	r1, r3, #5
 8003d9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003da0:	0150      	lsls	r0, r2, #5
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4641      	mov	r1, r8
 8003da8:	1a51      	subs	r1, r2, r1
 8003daa:	60b9      	str	r1, [r7, #8]
 8003dac:	4649      	mov	r1, r9
 8003dae:	eb63 0301 	sbc.w	r3, r3, r1
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	f04f 0200 	mov.w	r2, #0
 8003db8:	f04f 0300 	mov.w	r3, #0
 8003dbc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003dc0:	4659      	mov	r1, fp
 8003dc2:	018b      	lsls	r3, r1, #6
 8003dc4:	4651      	mov	r1, sl
 8003dc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dca:	4651      	mov	r1, sl
 8003dcc:	018a      	lsls	r2, r1, #6
 8003dce:	4651      	mov	r1, sl
 8003dd0:	1a54      	subs	r4, r2, r1
 8003dd2:	4659      	mov	r1, fp
 8003dd4:	eb63 0501 	sbc.w	r5, r3, r1
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	f04f 0300 	mov.w	r3, #0
 8003de0:	00eb      	lsls	r3, r5, #3
 8003de2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003de6:	00e2      	lsls	r2, r4, #3
 8003de8:	4614      	mov	r4, r2
 8003dea:	461d      	mov	r5, r3
 8003dec:	4643      	mov	r3, r8
 8003dee:	18e3      	adds	r3, r4, r3
 8003df0:	603b      	str	r3, [r7, #0]
 8003df2:	464b      	mov	r3, r9
 8003df4:	eb45 0303 	adc.w	r3, r5, r3
 8003df8:	607b      	str	r3, [r7, #4]
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e06:	4629      	mov	r1, r5
 8003e08:	028b      	lsls	r3, r1, #10
 8003e0a:	4621      	mov	r1, r4
 8003e0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e10:	4621      	mov	r1, r4
 8003e12:	028a      	lsls	r2, r1, #10
 8003e14:	4610      	mov	r0, r2
 8003e16:	4619      	mov	r1, r3
 8003e18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e20:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e22:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003e26:	f7fc fa53 	bl	80002d0 <__aeabi_uldivmod>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	4613      	mov	r3, r2
 8003e30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e34:	4b0d      	ldr	r3, [pc, #52]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x458>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	0f1b      	lsrs	r3, r3, #28
 8003e3a:	f003 0307 	and.w	r3, r3, #7
 8003e3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003e42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e52:	e003      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e54:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003e56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	37b8      	adds	r7, #184	; 0xb8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	00f42400 	.word	0x00f42400

08003e74 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e28d      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 8083 	beq.w	8003f9a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003e94:	4b94      	ldr	r3, [pc, #592]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 030c 	and.w	r3, r3, #12
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d019      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ea0:	4b91      	ldr	r3, [pc, #580]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ea8:	2b08      	cmp	r3, #8
 8003eaa:	d106      	bne.n	8003eba <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003eac:	4b8e      	ldr	r3, [pc, #568]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eb8:	d00c      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eba:	4b8b      	ldr	r3, [pc, #556]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ec2:	2b0c      	cmp	r3, #12
 8003ec4:	d112      	bne.n	8003eec <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ec6:	4b88      	ldr	r3, [pc, #544]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ece:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ed2:	d10b      	bne.n	8003eec <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed4:	4b84      	ldr	r3, [pc, #528]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d05b      	beq.n	8003f98 <HAL_RCC_OscConfig+0x124>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d157      	bne.n	8003f98 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e25a      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ef4:	d106      	bne.n	8003f04 <HAL_RCC_OscConfig+0x90>
 8003ef6:	4b7c      	ldr	r3, [pc, #496]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a7b      	ldr	r2, [pc, #492]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003efc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	e01d      	b.n	8003f40 <HAL_RCC_OscConfig+0xcc>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f0c:	d10c      	bne.n	8003f28 <HAL_RCC_OscConfig+0xb4>
 8003f0e:	4b76      	ldr	r3, [pc, #472]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a75      	ldr	r2, [pc, #468]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f18:	6013      	str	r3, [r2, #0]
 8003f1a:	4b73      	ldr	r3, [pc, #460]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a72      	ldr	r2, [pc, #456]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f24:	6013      	str	r3, [r2, #0]
 8003f26:	e00b      	b.n	8003f40 <HAL_RCC_OscConfig+0xcc>
 8003f28:	4b6f      	ldr	r3, [pc, #444]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a6e      	ldr	r2, [pc, #440]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f32:	6013      	str	r3, [r2, #0]
 8003f34:	4b6c      	ldr	r3, [pc, #432]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a6b      	ldr	r2, [pc, #428]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d013      	beq.n	8003f70 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f48:	f7fd fb96 	bl	8001678 <HAL_GetTick>
 8003f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f4e:	e008      	b.n	8003f62 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f50:	f7fd fb92 	bl	8001678 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b64      	cmp	r3, #100	; 0x64
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e21f      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f62:	4b61      	ldr	r3, [pc, #388]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0f0      	beq.n	8003f50 <HAL_RCC_OscConfig+0xdc>
 8003f6e:	e014      	b.n	8003f9a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fd fb82 	bl	8001678 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f78:	f7fd fb7e 	bl	8001678 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b64      	cmp	r3, #100	; 0x64
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e20b      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f8a:	4b57      	ldr	r3, [pc, #348]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1f0      	bne.n	8003f78 <HAL_RCC_OscConfig+0x104>
 8003f96:	e000      	b.n	8003f9a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d06f      	beq.n	8004086 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fa6:	4b50      	ldr	r3, [pc, #320]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 030c 	and.w	r3, r3, #12
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d017      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fb2:	4b4d      	ldr	r3, [pc, #308]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003fba:	2b08      	cmp	r3, #8
 8003fbc:	d105      	bne.n	8003fca <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fbe:	4b4a      	ldr	r3, [pc, #296]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00b      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fca:	4b47      	ldr	r3, [pc, #284]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fd2:	2b0c      	cmp	r3, #12
 8003fd4:	d11c      	bne.n	8004010 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fd6:	4b44      	ldr	r3, [pc, #272]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d116      	bne.n	8004010 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fe2:	4b41      	ldr	r3, [pc, #260]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d005      	beq.n	8003ffa <HAL_RCC_OscConfig+0x186>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d001      	beq.n	8003ffa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e1d3      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ffa:	4b3b      	ldr	r3, [pc, #236]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	4937      	ldr	r1, [pc, #220]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 800400a:	4313      	orrs	r3, r2
 800400c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800400e:	e03a      	b.n	8004086 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d020      	beq.n	800405a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004018:	4b34      	ldr	r3, [pc, #208]	; (80040ec <HAL_RCC_OscConfig+0x278>)
 800401a:	2201      	movs	r2, #1
 800401c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401e:	f7fd fb2b 	bl	8001678 <HAL_GetTick>
 8004022:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004024:	e008      	b.n	8004038 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004026:	f7fd fb27 	bl	8001678 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b02      	cmp	r3, #2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e1b4      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004038:	4b2b      	ldr	r3, [pc, #172]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d0f0      	beq.n	8004026 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004044:	4b28      	ldr	r3, [pc, #160]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	4925      	ldr	r1, [pc, #148]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 8004054:	4313      	orrs	r3, r2
 8004056:	600b      	str	r3, [r1, #0]
 8004058:	e015      	b.n	8004086 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800405a:	4b24      	ldr	r3, [pc, #144]	; (80040ec <HAL_RCC_OscConfig+0x278>)
 800405c:	2200      	movs	r2, #0
 800405e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004060:	f7fd fb0a 	bl	8001678 <HAL_GetTick>
 8004064:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004066:	e008      	b.n	800407a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004068:	f7fd fb06 	bl	8001678 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	2b02      	cmp	r3, #2
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e193      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800407a:	4b1b      	ldr	r3, [pc, #108]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1f0      	bne.n	8004068 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	2b00      	cmp	r3, #0
 8004090:	d036      	beq.n	8004100 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d016      	beq.n	80040c8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800409a:	4b15      	ldr	r3, [pc, #84]	; (80040f0 <HAL_RCC_OscConfig+0x27c>)
 800409c:	2201      	movs	r2, #1
 800409e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a0:	f7fd faea 	bl	8001678 <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040a8:	f7fd fae6 	bl	8001678 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e173      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ba:	4b0b      	ldr	r3, [pc, #44]	; (80040e8 <HAL_RCC_OscConfig+0x274>)
 80040bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0f0      	beq.n	80040a8 <HAL_RCC_OscConfig+0x234>
 80040c6:	e01b      	b.n	8004100 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c8:	4b09      	ldr	r3, [pc, #36]	; (80040f0 <HAL_RCC_OscConfig+0x27c>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ce:	f7fd fad3 	bl	8001678 <HAL_GetTick>
 80040d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d4:	e00e      	b.n	80040f4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040d6:	f7fd facf 	bl	8001678 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d907      	bls.n	80040f4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e15c      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
 80040e8:	40023800 	.word	0x40023800
 80040ec:	42470000 	.word	0x42470000
 80040f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f4:	4b8a      	ldr	r3, [pc, #552]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80040f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1ea      	bne.n	80040d6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 8097 	beq.w	800423c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410e:	2300      	movs	r3, #0
 8004110:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004112:	4b83      	ldr	r3, [pc, #524]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10f      	bne.n	800413e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	60bb      	str	r3, [r7, #8]
 8004122:	4b7f      	ldr	r3, [pc, #508]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	4a7e      	ldr	r2, [pc, #504]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800412c:	6413      	str	r3, [r2, #64]	; 0x40
 800412e:	4b7c      	ldr	r3, [pc, #496]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004136:	60bb      	str	r3, [r7, #8]
 8004138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800413a:	2301      	movs	r3, #1
 800413c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413e:	4b79      	ldr	r3, [pc, #484]	; (8004324 <HAL_RCC_OscConfig+0x4b0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004146:	2b00      	cmp	r3, #0
 8004148:	d118      	bne.n	800417c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800414a:	4b76      	ldr	r3, [pc, #472]	; (8004324 <HAL_RCC_OscConfig+0x4b0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a75      	ldr	r2, [pc, #468]	; (8004324 <HAL_RCC_OscConfig+0x4b0>)
 8004150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004156:	f7fd fa8f 	bl	8001678 <HAL_GetTick>
 800415a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415c:	e008      	b.n	8004170 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800415e:	f7fd fa8b 	bl	8001678 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e118      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004170:	4b6c      	ldr	r3, [pc, #432]	; (8004324 <HAL_RCC_OscConfig+0x4b0>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004178:	2b00      	cmp	r3, #0
 800417a:	d0f0      	beq.n	800415e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d106      	bne.n	8004192 <HAL_RCC_OscConfig+0x31e>
 8004184:	4b66      	ldr	r3, [pc, #408]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004188:	4a65      	ldr	r2, [pc, #404]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 800418a:	f043 0301 	orr.w	r3, r3, #1
 800418e:	6713      	str	r3, [r2, #112]	; 0x70
 8004190:	e01c      	b.n	80041cc <HAL_RCC_OscConfig+0x358>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	2b05      	cmp	r3, #5
 8004198:	d10c      	bne.n	80041b4 <HAL_RCC_OscConfig+0x340>
 800419a:	4b61      	ldr	r3, [pc, #388]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 800419c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419e:	4a60      	ldr	r2, [pc, #384]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041a0:	f043 0304 	orr.w	r3, r3, #4
 80041a4:	6713      	str	r3, [r2, #112]	; 0x70
 80041a6:	4b5e      	ldr	r3, [pc, #376]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041aa:	4a5d      	ldr	r2, [pc, #372]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041ac:	f043 0301 	orr.w	r3, r3, #1
 80041b0:	6713      	str	r3, [r2, #112]	; 0x70
 80041b2:	e00b      	b.n	80041cc <HAL_RCC_OscConfig+0x358>
 80041b4:	4b5a      	ldr	r3, [pc, #360]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b8:	4a59      	ldr	r2, [pc, #356]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041ba:	f023 0301 	bic.w	r3, r3, #1
 80041be:	6713      	str	r3, [r2, #112]	; 0x70
 80041c0:	4b57      	ldr	r3, [pc, #348]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c4:	4a56      	ldr	r2, [pc, #344]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041c6:	f023 0304 	bic.w	r3, r3, #4
 80041ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d015      	beq.n	8004200 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d4:	f7fd fa50 	bl	8001678 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041da:	e00a      	b.n	80041f2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041dc:	f7fd fa4c 	bl	8001678 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e0d7      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f2:	4b4b      	ldr	r3, [pc, #300]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80041f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0ee      	beq.n	80041dc <HAL_RCC_OscConfig+0x368>
 80041fe:	e014      	b.n	800422a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004200:	f7fd fa3a 	bl	8001678 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004206:	e00a      	b.n	800421e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004208:	f7fd fa36 	bl	8001678 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	f241 3288 	movw	r2, #5000	; 0x1388
 8004216:	4293      	cmp	r3, r2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e0c1      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800421e:	4b40      	ldr	r3, [pc, #256]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1ee      	bne.n	8004208 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800422a:	7dfb      	ldrb	r3, [r7, #23]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d105      	bne.n	800423c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004230:	4b3b      	ldr	r3, [pc, #236]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004234:	4a3a      	ldr	r2, [pc, #232]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004236:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800423a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 80ad 	beq.w	80043a0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004246:	4b36      	ldr	r3, [pc, #216]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 030c 	and.w	r3, r3, #12
 800424e:	2b08      	cmp	r3, #8
 8004250:	d060      	beq.n	8004314 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	2b02      	cmp	r3, #2
 8004258:	d145      	bne.n	80042e6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800425a:	4b33      	ldr	r3, [pc, #204]	; (8004328 <HAL_RCC_OscConfig+0x4b4>)
 800425c:	2200      	movs	r2, #0
 800425e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004260:	f7fd fa0a 	bl	8001678 <HAL_GetTick>
 8004264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004266:	e008      	b.n	800427a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004268:	f7fd fa06 	bl	8001678 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e093      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800427a:	4b29      	ldr	r3, [pc, #164]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1f0      	bne.n	8004268 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	69da      	ldr	r2, [r3, #28]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004294:	019b      	lsls	r3, r3, #6
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429c:	085b      	lsrs	r3, r3, #1
 800429e:	3b01      	subs	r3, #1
 80042a0:	041b      	lsls	r3, r3, #16
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a8:	061b      	lsls	r3, r3, #24
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b0:	071b      	lsls	r3, r3, #28
 80042b2:	491b      	ldr	r1, [pc, #108]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042b8:	4b1b      	ldr	r3, [pc, #108]	; (8004328 <HAL_RCC_OscConfig+0x4b4>)
 80042ba:	2201      	movs	r2, #1
 80042bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042be:	f7fd f9db 	bl	8001678 <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042c6:	f7fd f9d7 	bl	8001678 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e064      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042d8:	4b11      	ldr	r3, [pc, #68]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0f0      	beq.n	80042c6 <HAL_RCC_OscConfig+0x452>
 80042e4:	e05c      	b.n	80043a0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042e6:	4b10      	ldr	r3, [pc, #64]	; (8004328 <HAL_RCC_OscConfig+0x4b4>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ec:	f7fd f9c4 	bl	8001678 <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042f2:	e008      	b.n	8004306 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042f4:	f7fd f9c0 	bl	8001678 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d901      	bls.n	8004306 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e04d      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004306:	4b06      	ldr	r3, [pc, #24]	; (8004320 <HAL_RCC_OscConfig+0x4ac>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1f0      	bne.n	80042f4 <HAL_RCC_OscConfig+0x480>
 8004312:	e045      	b.n	80043a0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d107      	bne.n	800432c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e040      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
 8004320:	40023800 	.word	0x40023800
 8004324:	40007000 	.word	0x40007000
 8004328:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800432c:	4b1f      	ldr	r3, [pc, #124]	; (80043ac <HAL_RCC_OscConfig+0x538>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	2b01      	cmp	r3, #1
 8004338:	d030      	beq.n	800439c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004344:	429a      	cmp	r2, r3
 8004346:	d129      	bne.n	800439c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004352:	429a      	cmp	r2, r3
 8004354:	d122      	bne.n	800439c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800435c:	4013      	ands	r3, r2
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004362:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004364:	4293      	cmp	r3, r2
 8004366:	d119      	bne.n	800439c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004372:	085b      	lsrs	r3, r3, #1
 8004374:	3b01      	subs	r3, #1
 8004376:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004378:	429a      	cmp	r2, r3
 800437a:	d10f      	bne.n	800439c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004386:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004388:	429a      	cmp	r2, r3
 800438a:	d107      	bne.n	800439c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004396:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004398:	429a      	cmp	r2, r3
 800439a:	d001      	beq.n	80043a0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40023800 	.word	0x40023800

080043b0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e022      	b.n	8004408 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d105      	bne.n	80043da <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7fc fe97 	bl	8001108 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2203      	movs	r2, #3
 80043de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f814 	bl	8004410 <HAL_SD_InitCard>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e00a      	b.n	8004408 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004410:	b5b0      	push	{r4, r5, r7, lr}
 8004412:	b08e      	sub	sp, #56	; 0x38
 8004414:	af04      	add	r7, sp, #16
 8004416:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004418:	2300      	movs	r3, #0
 800441a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800441c:	2300      	movs	r3, #0
 800441e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004420:	2300      	movs	r3, #0
 8004422:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004424:	2300      	movs	r3, #0
 8004426:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004428:	2300      	movs	r3, #0
 800442a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800442c:	2376      	movs	r3, #118	; 0x76
 800442e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681d      	ldr	r5, [r3, #0]
 8004434:	466c      	mov	r4, sp
 8004436:	f107 0314 	add.w	r3, r7, #20
 800443a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800443e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004442:	f107 0308 	add.w	r3, r7, #8
 8004446:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004448:	4628      	mov	r0, r5
 800444a:	f002 fb41 	bl	8006ad0 <SDIO_Init>
 800444e:	4603      	mov	r3, r0
 8004450:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004454:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e04f      	b.n	8004500 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004460:	4b29      	ldr	r3, [pc, #164]	; (8004508 <HAL_SD_InitCard+0xf8>)
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f002 fb79 	bl	8006b62 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004470:	4b25      	ldr	r3, [pc, #148]	; (8004508 <HAL_SD_InitCard+0xf8>)
 8004472:	2201      	movs	r2, #1
 8004474:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004476:	2002      	movs	r0, #2
 8004478:	f7fd f90a 	bl	8001690 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f001 f8f1 	bl	8005664 <SD_PowerON>
 8004482:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004484:	6a3b      	ldr	r3, [r7, #32]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004496:	6a3b      	ldr	r3, [r7, #32]
 8004498:	431a      	orrs	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e02e      	b.n	8004500 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f001 f810 	bl	80054c8 <SD_InitCard>
 80044a8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80044aa:	6a3b      	ldr	r3, [r7, #32]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00b      	beq.n	80044c8 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e01b      	b.n	8004500 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80044d0:	4618      	mov	r0, r3
 80044d2:	f002 fbd8 	bl	8006c86 <SDMMC_CmdBlockLength>
 80044d6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00f      	beq.n	80044fe <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a0a      	ldr	r2, [pc, #40]	; (800450c <HAL_SD_InitCard+0xfc>)
 80044e4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044ea:	6a3b      	ldr	r3, [r7, #32]
 80044ec:	431a      	orrs	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2201      	movs	r2, #1
 80044f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e000      	b.n	8004500 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3728      	adds	r7, #40	; 0x28
 8004504:	46bd      	mov	sp, r7
 8004506:	bdb0      	pop	{r4, r5, r7, pc}
 8004508:	422580a0 	.word	0x422580a0
 800450c:	004005ff 	.word	0x004005ff

08004510 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b092      	sub	sp, #72	; 0x48
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]
 800451c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800451e:	f7fd f8ab 	bl	8001678 <HAL_GetTick>
 8004522:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d107      	bne.n	8004542 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004536:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e1bd      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b01      	cmp	r3, #1
 800454c:	f040 81b0 	bne.w	80048b0 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004556:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	441a      	add	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004560:	429a      	cmp	r2, r3
 8004562:	d907      	bls.n	8004574 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004568:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e1a4      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2203      	movs	r2, #3
 8004578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2200      	movs	r2, #0
 8004582:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004588:	2b01      	cmp	r3, #1
 800458a:	d002      	beq.n	8004592 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800458c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800458e:	025b      	lsls	r3, r3, #9
 8004590:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004596:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	025b      	lsls	r3, r3, #9
 800459c:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800459e:	2390      	movs	r3, #144	; 0x90
 80045a0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80045a2:	2302      	movs	r3, #2
 80045a4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80045aa:	2301      	movs	r3, #1
 80045ac:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f107 0214 	add.w	r2, r7, #20
 80045b6:	4611      	mov	r1, r2
 80045b8:	4618      	mov	r0, r3
 80045ba:	f002 fb38 	bl	8006c2e <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d90a      	bls.n	80045da <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2202      	movs	r2, #2
 80045c8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80045d0:	4618      	mov	r0, r3
 80045d2:	f002 fb9c 	bl	8006d0e <SDMMC_CmdReadMultiBlock>
 80045d6:	6478      	str	r0, [r7, #68]	; 0x44
 80045d8:	e009      	b.n	80045ee <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2201      	movs	r2, #1
 80045de:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80045e6:	4618      	mov	r0, r3
 80045e8:	f002 fb6f 	bl	8006cca <SDMMC_CmdReadSingleBlock>
 80045ec:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80045ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d012      	beq.n	800461a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a7a      	ldr	r2, [pc, #488]	; (80047e4 <HAL_SD_ReadBlocks+0x2d4>)
 80045fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004600:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004602:	431a      	orrs	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e151      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800461e:	e061      	b.n	80046e4 <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004626:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d03c      	beq.n	80046a8 <HAL_SD_ReadBlocks+0x198>
 800462e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d039      	beq.n	80046a8 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004634:	2300      	movs	r3, #0
 8004636:	643b      	str	r3, [r7, #64]	; 0x40
 8004638:	e033      	b.n	80046a2 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4618      	mov	r0, r3
 8004640:	f002 fa71 	bl	8006b26 <SDIO_ReadFIFO>
 8004644:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004648:	b2da      	uxtb	r2, r3
 800464a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800464c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800464e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004650:	3301      	adds	r3, #1
 8004652:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004654:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004656:	3b01      	subs	r3, #1
 8004658:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800465a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800465c:	0a1b      	lsrs	r3, r3, #8
 800465e:	b2da      	uxtb	r2, r3
 8004660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004662:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004666:	3301      	adds	r3, #1
 8004668:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800466a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800466c:	3b01      	subs	r3, #1
 800466e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004672:	0c1b      	lsrs	r3, r3, #16
 8004674:	b2da      	uxtb	r2, r3
 8004676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004678:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800467a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800467c:	3301      	adds	r3, #1
 800467e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004682:	3b01      	subs	r3, #1
 8004684:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004688:	0e1b      	lsrs	r3, r3, #24
 800468a:	b2da      	uxtb	r2, r3
 800468c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800468e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004692:	3301      	adds	r3, #1
 8004694:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004698:	3b01      	subs	r3, #1
 800469a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800469c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800469e:	3301      	adds	r3, #1
 80046a0:	643b      	str	r3, [r7, #64]	; 0x40
 80046a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046a4:	2b07      	cmp	r3, #7
 80046a6:	d9c8      	bls.n	800463a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80046a8:	f7fc ffe6 	bl	8001678 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d902      	bls.n	80046be <HAL_SD_ReadBlocks+0x1ae>
 80046b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d112      	bne.n	80046e4 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a48      	ldr	r2, [pc, #288]	; (80047e4 <HAL_SD_ReadBlocks+0x2d4>)
 80046c4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e0ec      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ea:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d096      	beq.n	8004620 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d022      	beq.n	8004746 <HAL_SD_ReadBlocks+0x236>
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d91f      	bls.n	8004746 <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800470a:	2b03      	cmp	r3, #3
 800470c:	d01b      	beq.n	8004746 <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f002 fb62 	bl	8006ddc <SDMMC_CmdStopTransfer>
 8004718:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800471a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800471c:	2b00      	cmp	r3, #0
 800471e:	d012      	beq.n	8004746 <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a2f      	ldr	r2, [pc, #188]	; (80047e4 <HAL_SD_ReadBlocks+0x2d4>)
 8004726:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800472c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800472e:	431a      	orrs	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e0bb      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	2b00      	cmp	r3, #0
 8004752:	d012      	beq.n	800477a <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a22      	ldr	r2, [pc, #136]	; (80047e4 <HAL_SD_ReadBlocks+0x2d4>)
 800475a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004760:	f043 0208 	orr.w	r2, r3, #8
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e0a1      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d012      	beq.n	80047ae <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a15      	ldr	r2, [pc, #84]	; (80047e4 <HAL_SD_ReadBlocks+0x2d4>)
 800478e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004794:	f043 0202 	orr.w	r2, r3, #2
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e087      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b4:	f003 0320 	and.w	r3, r3, #32
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d064      	beq.n	8004886 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a08      	ldr	r2, [pc, #32]	; (80047e4 <HAL_SD_ReadBlocks+0x2d4>)
 80047c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c8:	f043 0220 	orr.w	r2, r3, #32
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e06d      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
 80047e2:	bf00      	nop
 80047e4:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f002 f99a 	bl	8006b26 <SDIO_ReadFIFO>
 80047f2:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80047f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047fa:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80047fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047fe:	3301      	adds	r3, #1
 8004800:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004804:	3b01      	subs	r3, #1
 8004806:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800480a:	0a1b      	lsrs	r3, r3, #8
 800480c:	b2da      	uxtb	r2, r3
 800480e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004810:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004814:	3301      	adds	r3, #1
 8004816:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800481a:	3b01      	subs	r3, #1
 800481c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800481e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004820:	0c1b      	lsrs	r3, r3, #16
 8004822:	b2da      	uxtb	r2, r3
 8004824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004826:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800482a:	3301      	adds	r3, #1
 800482c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800482e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004830:	3b01      	subs	r3, #1
 8004832:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004836:	0e1b      	lsrs	r3, r3, #24
 8004838:	b2da      	uxtb	r2, r3
 800483a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800483c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800483e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004840:	3301      	adds	r3, #1
 8004842:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004846:	3b01      	subs	r3, #1
 8004848:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800484a:	f7fc ff15 	bl	8001678 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004856:	429a      	cmp	r2, r3
 8004858:	d902      	bls.n	8004860 <HAL_SD_ReadBlocks+0x350>
 800485a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800485c:	2b00      	cmp	r3, #0
 800485e:	d112      	bne.n	8004886 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a18      	ldr	r2, [pc, #96]	; (80048c8 <HAL_SD_ReadBlocks+0x3b8>)
 8004866:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800486c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e01b      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800488c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d002      	beq.n	800489a <HAL_SD_ReadBlocks+0x38a>
 8004894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1a6      	bne.n	80047e8 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f240 523a 	movw	r2, #1338	; 0x53a
 80048a2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80048ac:	2300      	movs	r3, #0
 80048ae:	e006      	b.n	80048be <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
  }
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3748      	adds	r7, #72	; 0x48
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	004005ff 	.word	0x004005ff

080048cc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b092      	sub	sp, #72	; 0x48
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80048da:	f7fc fecd 	bl	8001678 <HAL_GetTick>
 80048de:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d107      	bne.n	80048fe <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e165      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b01      	cmp	r3, #1
 8004908:	f040 8158 	bne.w	8004bbc <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004912:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	441a      	add	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800491c:	429a      	cmp	r2, r3
 800491e:	d907      	bls.n	8004930 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004924:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e14c      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2203      	movs	r2, #3
 8004934:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2200      	movs	r2, #0
 800493e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004944:	2b01      	cmp	r3, #1
 8004946:	d002      	beq.n	800494e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800494a:	025b      	lsls	r3, r3, #9
 800494c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800494e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004952:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	025b      	lsls	r3, r3, #9
 8004958:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800495a:	2390      	movs	r3, #144	; 0x90
 800495c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800495e:	2300      	movs	r3, #0
 8004960:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004962:	2300      	movs	r3, #0
 8004964:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004966:	2301      	movs	r3, #1
 8004968:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f107 0218 	add.w	r2, r7, #24
 8004972:	4611      	mov	r1, r2
 8004974:	4618      	mov	r0, r3
 8004976:	f002 f95a 	bl	8006c2e <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b01      	cmp	r3, #1
 800497e:	d90a      	bls.n	8004996 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2220      	movs	r2, #32
 8004984:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800498c:	4618      	mov	r0, r3
 800498e:	f002 fa02 	bl	8006d96 <SDMMC_CmdWriteMultiBlock>
 8004992:	6478      	str	r0, [r7, #68]	; 0x44
 8004994:	e009      	b.n	80049aa <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2210      	movs	r2, #16
 800499a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80049a2:	4618      	mov	r0, r3
 80049a4:	f002 f9d5 	bl	8006d52 <SDMMC_CmdWriteSingleBlock>
 80049a8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80049aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d012      	beq.n	80049d6 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a87      	ldr	r2, [pc, #540]	; (8004bd4 <HAL_SD_WriteBlocks+0x308>)
 80049b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049be:	431a      	orrs	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e0f9      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80049da:	e065      	b.n	8004aa8 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d040      	beq.n	8004a6c <HAL_SD_WriteBlocks+0x1a0>
 80049ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d03d      	beq.n	8004a6c <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80049f0:	2300      	movs	r3, #0
 80049f2:	643b      	str	r3, [r7, #64]	; 0x40
 80049f4:	e037      	b.n	8004a66 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80049f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80049fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049fe:	3301      	adds	r3, #1
 8004a00:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a04:	3b01      	subs	r3, #1
 8004a06:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8004a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	021a      	lsls	r2, r3, #8
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a16:	3301      	adds	r3, #1
 8004a18:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8004a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a22:	781b      	ldrb	r3, [r3, #0]
 8004a24:	041a      	lsls	r2, r3, #16
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a2e:	3301      	adds	r3, #1
 8004a30:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004a32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a34:	3b01      	subs	r3, #1
 8004a36:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	061a      	lsls	r2, r3, #24
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a46:	3301      	adds	r3, #1
 8004a48:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004a4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f107 0214 	add.w	r2, r7, #20
 8004a58:	4611      	mov	r1, r2
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f002 f870 	bl	8006b40 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004a60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a62:	3301      	adds	r3, #1
 8004a64:	643b      	str	r3, [r7, #64]	; 0x40
 8004a66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a68:	2b07      	cmp	r3, #7
 8004a6a:	d9c4      	bls.n	80049f6 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004a6c:	f7fc fe04 	bl	8001678 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d902      	bls.n	8004a82 <HAL_SD_WriteBlocks+0x1b6>
 8004a7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d112      	bne.n	8004aa8 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a53      	ldr	r2, [pc, #332]	; (8004bd4 <HAL_SD_WriteBlocks+0x308>)
 8004a88:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a90:	431a      	orrs	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e090      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aae:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d092      	beq.n	80049dc <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d022      	beq.n	8004b0a <HAL_SD_WriteBlocks+0x23e>
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d91f      	bls.n	8004b0a <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ace:	2b03      	cmp	r3, #3
 8004ad0:	d01b      	beq.n	8004b0a <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f002 f980 	bl	8006ddc <SDMMC_CmdStopTransfer>
 8004adc:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004ade:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d012      	beq.n	8004b0a <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a3a      	ldr	r2, [pc, #232]	; (8004bd4 <HAL_SD_WriteBlocks+0x308>)
 8004aea:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004af0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004af2:	431a      	orrs	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e05f      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d012      	beq.n	8004b3e <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a2d      	ldr	r2, [pc, #180]	; (8004bd4 <HAL_SD_WriteBlocks+0x308>)
 8004b1e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b24:	f043 0208 	orr.w	r2, r3, #8
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e045      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b44:	f003 0302 	and.w	r3, r3, #2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d012      	beq.n	8004b72 <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a20      	ldr	r2, [pc, #128]	; (8004bd4 <HAL_SD_WriteBlocks+0x308>)
 8004b52:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b58:	f043 0202 	orr.w	r2, r3, #2
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e02b      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b78:	f003 0310 	and.w	r3, r3, #16
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d012      	beq.n	8004ba6 <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a13      	ldr	r2, [pc, #76]	; (8004bd4 <HAL_SD_WriteBlocks+0x308>)
 8004b86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8c:	f043 0210 	orr.w	r2, r3, #16
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e011      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f240 523a 	movw	r2, #1338	; 0x53a
 8004bae:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	e006      	b.n	8004bca <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
  }
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3748      	adds	r7, #72	; 0x48
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	004005ff 	.word	0x004005ff

08004bd8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d008      	beq.n	8004c06 <HAL_SD_IRQHandler+0x2e>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f003 0308 	and.w	r3, r3, #8
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 ff4f 	bl	8005aa2 <SD_Read_IT>
 8004c04:	e155      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 808f 	beq.w	8004d34 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c1e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6812      	ldr	r2, [r2, #0]
 8004c2a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8004c2e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8004c32:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 0201 	bic.w	r2, r2, #1
 8004c42:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d039      	beq.n	8004cc2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d104      	bne.n	8004c62 <HAL_SD_IRQHandler+0x8a>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f003 0320 	and.w	r3, r3, #32
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d011      	beq.n	8004c86 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f002 f8b8 	bl	8006ddc <SDMMC_CmdStopTransfer>
 8004c6c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d008      	beq.n	8004c86 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f91f 	bl	8004ec4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f240 523a 	movw	r2, #1338	; 0x53a
 8004c8e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f003 0301 	and.w	r3, r3, #1
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d104      	bne.n	8004cb2 <HAL_SD_IRQHandler+0xda>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d003      	beq.n	8004cba <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f002 fd2e 	bl	8007714 <HAL_SD_RxCpltCallback>
 8004cb8:	e0fb      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f002 fd20 	bl	8007700 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004cc0:	e0f7      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 80f2 	beq.w	8004eb2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d011      	beq.n	8004cfc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f002 f87d 	bl	8006ddc <SDMMC_CmdStopTransfer>
 8004ce2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d008      	beq.n	8004cfc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 f8e4 	bl	8004ec4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f040 80d5 	bne.w	8004eb2 <HAL_SD_IRQHandler+0x2da>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f040 80cf 	bne.w	8004eb2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0208 	bic.w	r2, r2, #8
 8004d22:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f002 fce7 	bl	8007700 <HAL_SD_TxCpltCallback>
}
 8004d32:	e0be      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d008      	beq.n	8004d54 <HAL_SD_IRQHandler+0x17c>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 fef9 	bl	8005b44 <SD_Write_IT>
 8004d52:	e0ae      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d5a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80a7 	beq.w	8004eb2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d005      	beq.n	8004d7e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d76:	f043 0202 	orr.w	r2, r3, #2
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d84:	f003 0308 	and.w	r3, r3, #8
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d005      	beq.n	8004d98 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d90:	f043 0208 	orr.w	r2, r3, #8
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d9e:	f003 0320 	and.w	r3, r3, #32
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d005      	beq.n	8004db2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004daa:	f043 0220 	orr.w	r2, r3, #32
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db8:	f003 0310 	and.w	r3, r3, #16
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc4:	f043 0210 	orr.w	r2, r3, #16
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f240 523a 	movw	r2, #1338	; 0x53a
 8004dd4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004de4:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f001 fff6 	bl	8006ddc <SDMMC_CmdStopTransfer>
 8004df0:	4602      	mov	r2, r0
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df6:	431a      	orrs	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00a      	beq.n	8004e1c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f855 	bl	8004ec4 <HAL_SD_ErrorCallback>
}
 8004e1a:	e04a      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d045      	beq.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f003 0310 	and.w	r3, r3, #16
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d104      	bne.n	8004e3a <HAL_SD_IRQHandler+0x262>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f003 0320 	and.w	r3, r3, #32
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d011      	beq.n	8004e5e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e3e:	4a1f      	ldr	r2, [pc, #124]	; (8004ebc <HAL_SD_IRQHandler+0x2e4>)
 8004e40:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fc feea 	bl	8001c20 <HAL_DMA_Abort_IT>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d02f      	beq.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fac8 	bl	80053ec <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004e5c:	e029      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d104      	bne.n	8004e72 <HAL_SD_IRQHandler+0x29a>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d011      	beq.n	8004e96 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	4a12      	ldr	r2, [pc, #72]	; (8004ec0 <HAL_SD_IRQHandler+0x2e8>)
 8004e78:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fc fece 	bl	8001c20 <HAL_DMA_Abort_IT>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d013      	beq.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f000 fae3 	bl	800545a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004e94:	e00d      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f002 fc1e 	bl	80076ec <HAL_SD_AbortCallback>
}
 8004eb0:	e7ff      	b.n	8004eb2 <HAL_SD_IRQHandler+0x2da>
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	080053ed 	.word	0x080053ed
 8004ec0:	0800545b 	.word	0x0800545b

08004ec4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ee6:	0f9b      	lsrs	r3, r3, #30
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ef2:	0e9b      	lsrs	r3, r3, #26
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	b2da      	uxtb	r2, r3
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f04:	0e1b      	lsrs	r3, r3, #24
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	f003 0303 	and.w	r3, r3, #3
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f16:	0c1b      	lsrs	r3, r3, #16
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f22:	0a1b      	lsrs	r3, r3, #8
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f38:	0d1b      	lsrs	r3, r3, #20
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f44:	0c1b      	lsrs	r3, r3, #16
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	f003 030f 	and.w	r3, r3, #15
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f56:	0bdb      	lsrs	r3, r3, #15
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	b2da      	uxtb	r2, r3
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f68:	0b9b      	lsrs	r3, r3, #14
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f7a:	0b5b      	lsrs	r3, r3, #13
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f8c:	0b1b      	lsrs	r3, r3, #12
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	f003 0301 	and.w	r3, r3, #1
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d163      	bne.n	8005070 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fac:	009a      	lsls	r2, r3, #2
 8004fae:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004fb8:	0f92      	lsrs	r2, r2, #30
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fc4:	0edb      	lsrs	r3, r3, #27
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fd6:	0e1b      	lsrs	r3, r3, #24
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	f003 0307 	and.w	r3, r3, #7
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fe8:	0d5b      	lsrs	r3, r3, #21
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ffa:	0c9b      	lsrs	r3, r3, #18
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	f003 0307 	and.w	r3, r3, #7
 8005002:	b2da      	uxtb	r2, r3
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800500c:	0bdb      	lsrs	r3, r3, #15
 800500e:	b2db      	uxtb	r3, r3
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	b2da      	uxtb	r2, r3
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	1c5a      	adds	r2, r3, #1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	7e1b      	ldrb	r3, [r3, #24]
 8005028:	b2db      	uxtb	r3, r3
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	3302      	adds	r3, #2
 8005030:	2201      	movs	r2, #1
 8005032:	fa02 f303 	lsl.w	r3, r2, r3
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800503a:	fb03 f202 	mul.w	r2, r3, r2
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	7a1b      	ldrb	r3, [r3, #8]
 8005046:	b2db      	uxtb	r3, r3
 8005048:	f003 030f 	and.w	r3, r3, #15
 800504c:	2201      	movs	r2, #1
 800504e:	409a      	lsls	r2, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800505c:	0a52      	lsrs	r2, r2, #9
 800505e:	fb03 f202 	mul.w	r2, r3, r2
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f44f 7200 	mov.w	r2, #512	; 0x200
 800506c:	661a      	str	r2, [r3, #96]	; 0x60
 800506e:	e031      	b.n	80050d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005074:	2b01      	cmp	r3, #1
 8005076:	d11d      	bne.n	80050b4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800507c:	041b      	lsls	r3, r3, #16
 800507e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005086:	0c1b      	lsrs	r3, r3, #16
 8005088:	431a      	orrs	r2, r3
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	3301      	adds	r3, #1
 8005094:	029a      	lsls	r2, r3, #10
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050a8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	661a      	str	r2, [r3, #96]	; 0x60
 80050b2:	e00f      	b.n	80050d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a58      	ldr	r2, [pc, #352]	; (800521c <HAL_SD_GetCardCSD+0x344>)
 80050ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e09d      	b.n	8005210 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050d8:	0b9b      	lsrs	r3, r3, #14
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	b2da      	uxtb	r2, r3
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050ea:	09db      	lsrs	r3, r3, #7
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005102:	b2da      	uxtb	r2, r3
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800510c:	0fdb      	lsrs	r3, r3, #31
 800510e:	b2da      	uxtb	r2, r3
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005118:	0f5b      	lsrs	r3, r3, #29
 800511a:	b2db      	uxtb	r3, r3
 800511c:	f003 0303 	and.w	r3, r3, #3
 8005120:	b2da      	uxtb	r2, r3
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512a:	0e9b      	lsrs	r3, r3, #26
 800512c:	b2db      	uxtb	r3, r3
 800512e:	f003 0307 	and.w	r3, r3, #7
 8005132:	b2da      	uxtb	r2, r3
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800513c:	0d9b      	lsrs	r3, r3, #22
 800513e:	b2db      	uxtb	r3, r3
 8005140:	f003 030f 	and.w	r3, r3, #15
 8005144:	b2da      	uxtb	r2, r3
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514e:	0d5b      	lsrs	r3, r3, #21
 8005150:	b2db      	uxtb	r3, r3
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	b2da      	uxtb	r2, r3
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800516a:	0c1b      	lsrs	r3, r3, #16
 800516c:	b2db      	uxtb	r3, r3
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	b2da      	uxtb	r2, r3
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800517e:	0bdb      	lsrs	r3, r3, #15
 8005180:	b2db      	uxtb	r3, r3
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	b2da      	uxtb	r2, r3
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005192:	0b9b      	lsrs	r3, r3, #14
 8005194:	b2db      	uxtb	r3, r3
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	b2da      	uxtb	r2, r3
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a6:	0b5b      	lsrs	r3, r3, #13
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ba:	0b1b      	lsrs	r3, r3, #12
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ce:	0a9b      	lsrs	r3, r3, #10
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051e2:	0a1b      	lsrs	r3, r3, #8
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	f003 0303 	and.w	r3, r3, #3
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f6:	085b      	lsrs	r3, r3, #1
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	004005ff 	.word	0x004005ff

08005220 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005278:	b5b0      	push	{r4, r5, r7, lr}
 800527a:	b08e      	sub	sp, #56	; 0x38
 800527c:	af04      	add	r7, sp, #16
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005282:	2300      	movs	r3, #0
 8005284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2203      	movs	r2, #3
 800528c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005294:	2b03      	cmp	r3, #3
 8005296:	d02e      	beq.n	80052f6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800529e:	d106      	bne.n	80052ae <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	639a      	str	r2, [r3, #56]	; 0x38
 80052ac:	e029      	b.n	8005302 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052b4:	d10a      	bne.n	80052cc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fa8a 	bl	80057d0 <SD_WideBus_Enable>
 80052bc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052c2:	6a3b      	ldr	r3, [r7, #32]
 80052c4:	431a      	orrs	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	639a      	str	r2, [r3, #56]	; 0x38
 80052ca:	e01a      	b.n	8005302 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10a      	bne.n	80052e8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 fac7 	bl	8005866 <SD_WideBus_Disable>
 80052d8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	431a      	orrs	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	639a      	str	r2, [r3, #56]	; 0x38
 80052e6:	e00c      	b.n	8005302 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	639a      	str	r2, [r3, #56]	; 0x38
 80052f4:	e005      	b.n	8005302 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fa:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00b      	beq.n	8005322 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a26      	ldr	r2, [pc, #152]	; (80053a8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005310:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005320:	e01f      	b.n	8005362 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681d      	ldr	r5, [r3, #0]
 8005348:	466c      	mov	r4, sp
 800534a:	f107 0314 	add.w	r3, r7, #20
 800534e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005352:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005356:	f107 0308 	add.w	r3, r7, #8
 800535a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800535c:	4628      	mov	r0, r5
 800535e:	f001 fbb7 	bl	8006ad0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f44f 7100 	mov.w	r1, #512	; 0x200
 800536a:	4618      	mov	r0, r3
 800536c:	f001 fc8b 	bl	8006c86 <SDMMC_CmdBlockLength>
 8005370:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005372:	6a3b      	ldr	r3, [r7, #32]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00c      	beq.n	8005392 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a0a      	ldr	r2, [pc, #40]	; (80053a8 <HAL_SD_ConfigWideBusOperation+0x130>)
 800537e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005384:	6a3b      	ldr	r3, [r7, #32]
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800539a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3728      	adds	r7, #40	; 0x28
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bdb0      	pop	{r4, r5, r7, pc}
 80053a6:	bf00      	nop
 80053a8:	004005ff 	.word	0x004005ff

080053ac <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80053b8:	f107 030c 	add.w	r3, r7, #12
 80053bc:	4619      	mov	r1, r3
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f9de 	bl	8005780 <SD_SendStatus>
 80053c4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d005      	beq.n	80053d8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	0a5b      	lsrs	r3, r3, #9
 80053dc:	f003 030f 	and.w	r3, r3, #15
 80053e0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80053e2:	693b      	ldr	r3, [r7, #16]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3718      	adds	r7, #24
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f240 523a 	movw	r2, #1338	; 0x53a
 8005402:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f7ff ffd1 	bl	80053ac <HAL_SD_GetCardState>
 800540a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b06      	cmp	r3, #6
 800541e:	d002      	beq.n	8005426 <SD_DMATxAbort+0x3a>
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	2b05      	cmp	r3, #5
 8005424:	d10a      	bne.n	800543c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4618      	mov	r0, r3
 800542c:	f001 fcd6 	bl	8006ddc <SDMMC_CmdStopTransfer>
 8005430:	4602      	mov	r2, r0
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005436:	431a      	orrs	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005440:	2b00      	cmp	r3, #0
 8005442:	d103      	bne.n	800544c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f002 f951 	bl	80076ec <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800544a:	e002      	b.n	8005452 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f7ff fd39 	bl	8004ec4 <HAL_SD_ErrorCallback>
}
 8005452:	bf00      	nop
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b084      	sub	sp, #16
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005466:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f240 523a 	movw	r2, #1338	; 0x53a
 8005470:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f7ff ff9a 	bl	80053ac <HAL_SD_GetCardState>
 8005478:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	2b06      	cmp	r3, #6
 800548c:	d002      	beq.n	8005494 <SD_DMARxAbort+0x3a>
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	2b05      	cmp	r3, #5
 8005492:	d10a      	bne.n	80054aa <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4618      	mov	r0, r3
 800549a:	f001 fc9f 	bl	8006ddc <SDMMC_CmdStopTransfer>
 800549e:	4602      	mov	r2, r0
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a4:	431a      	orrs	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d103      	bne.n	80054ba <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	f002 f91a 	bl	80076ec <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80054b8:	e002      	b.n	80054c0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f7ff fd02 	bl	8004ec4 <HAL_SD_ErrorCallback>
}
 80054c0:	bf00      	nop
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80054c8:	b5b0      	push	{r4, r5, r7, lr}
 80054ca:	b094      	sub	sp, #80	; 0x50
 80054cc:	af04      	add	r7, sp, #16
 80054ce:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80054d0:	2301      	movs	r3, #1
 80054d2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4618      	mov	r0, r3
 80054da:	f001 fb50 	bl	8006b7e <SDIO_GetPowerState>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d102      	bne.n	80054ea <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80054e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80054e8:	e0b8      	b.n	800565c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ee:	2b03      	cmp	r3, #3
 80054f0:	d02f      	beq.n	8005552 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f001 fd7a 	bl	8006ff0 <SDMMC_CmdSendCID>
 80054fc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80054fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <SD_InitCard+0x40>
    {
      return errorstate;
 8005504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005506:	e0a9      	b.n	800565c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2100      	movs	r1, #0
 800550e:	4618      	mov	r0, r3
 8005510:	f001 fb7a 	bl	8006c08 <SDIO_GetResponse>
 8005514:	4602      	mov	r2, r0
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2104      	movs	r1, #4
 8005520:	4618      	mov	r0, r3
 8005522:	f001 fb71 	bl	8006c08 <SDIO_GetResponse>
 8005526:	4602      	mov	r2, r0
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2108      	movs	r1, #8
 8005532:	4618      	mov	r0, r3
 8005534:	f001 fb68 	bl	8006c08 <SDIO_GetResponse>
 8005538:	4602      	mov	r2, r0
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	210c      	movs	r1, #12
 8005544:	4618      	mov	r0, r3
 8005546:	f001 fb5f 	bl	8006c08 <SDIO_GetResponse>
 800554a:	4602      	mov	r2, r0
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005556:	2b03      	cmp	r3, #3
 8005558:	d00d      	beq.n	8005576 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f107 020e 	add.w	r2, r7, #14
 8005562:	4611      	mov	r1, r2
 8005564:	4618      	mov	r0, r3
 8005566:	f001 fd80 	bl	800706a <SDMMC_CmdSetRelAdd>
 800556a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800556c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <SD_InitCard+0xae>
    {
      return errorstate;
 8005572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005574:	e072      	b.n	800565c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557a:	2b03      	cmp	r3, #3
 800557c:	d036      	beq.n	80055ec <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800557e:	89fb      	ldrh	r3, [r7, #14]
 8005580:	461a      	mov	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800558e:	041b      	lsls	r3, r3, #16
 8005590:	4619      	mov	r1, r3
 8005592:	4610      	mov	r0, r2
 8005594:	f001 fd4a 	bl	800702c <SDMMC_CmdSendCSD>
 8005598:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800559a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800559c:	2b00      	cmp	r3, #0
 800559e:	d001      	beq.n	80055a4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80055a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055a2:	e05b      	b.n	800565c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2100      	movs	r1, #0
 80055aa:	4618      	mov	r0, r3
 80055ac:	f001 fb2c 	bl	8006c08 <SDIO_GetResponse>
 80055b0:	4602      	mov	r2, r0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2104      	movs	r1, #4
 80055bc:	4618      	mov	r0, r3
 80055be:	f001 fb23 	bl	8006c08 <SDIO_GetResponse>
 80055c2:	4602      	mov	r2, r0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2108      	movs	r1, #8
 80055ce:	4618      	mov	r0, r3
 80055d0:	f001 fb1a 	bl	8006c08 <SDIO_GetResponse>
 80055d4:	4602      	mov	r2, r0
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	210c      	movs	r1, #12
 80055e0:	4618      	mov	r0, r3
 80055e2:	f001 fb11 	bl	8006c08 <SDIO_GetResponse>
 80055e6:	4602      	mov	r2, r0
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2104      	movs	r1, #4
 80055f2:	4618      	mov	r0, r3
 80055f4:	f001 fb08 	bl	8006c08 <SDIO_GetResponse>
 80055f8:	4603      	mov	r3, r0
 80055fa:	0d1a      	lsrs	r2, r3, #20
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005600:	f107 0310 	add.w	r3, r7, #16
 8005604:	4619      	mov	r1, r3
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7ff fc66 	bl	8004ed8 <HAL_SD_GetCardCSD>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d002      	beq.n	8005618 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005612:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005616:	e021      	b.n	800565c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6819      	ldr	r1, [r3, #0]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005620:	041b      	lsls	r3, r3, #16
 8005622:	2200      	movs	r2, #0
 8005624:	461c      	mov	r4, r3
 8005626:	4615      	mov	r5, r2
 8005628:	4622      	mov	r2, r4
 800562a:	462b      	mov	r3, r5
 800562c:	4608      	mov	r0, r1
 800562e:	f001 fbf7 	bl	8006e20 <SDMMC_CmdSelDesel>
 8005632:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005636:	2b00      	cmp	r3, #0
 8005638:	d001      	beq.n	800563e <SD_InitCard+0x176>
  {
    return errorstate;
 800563a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800563c:	e00e      	b.n	800565c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681d      	ldr	r5, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	466c      	mov	r4, sp
 8005646:	f103 0210 	add.w	r2, r3, #16
 800564a:	ca07      	ldmia	r2, {r0, r1, r2}
 800564c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005650:	3304      	adds	r3, #4
 8005652:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005654:	4628      	mov	r0, r5
 8005656:	f001 fa3b 	bl	8006ad0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3740      	adds	r7, #64	; 0x40
 8005660:	46bd      	mov	sp, r7
 8005662:	bdb0      	pop	{r4, r5, r7, pc}

08005664 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800566c:	2300      	movs	r3, #0
 800566e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005670:	2300      	movs	r3, #0
 8005672:	617b      	str	r3, [r7, #20]
 8005674:	2300      	movs	r3, #0
 8005676:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4618      	mov	r0, r3
 800567e:	f001 fbf2 	bl	8006e66 <SDMMC_CmdGoIdleState>
 8005682:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d001      	beq.n	800568e <SD_PowerON+0x2a>
  {
    return errorstate;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	e072      	b.n	8005774 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f001 fc05 	bl	8006ea2 <SDMMC_CmdOperCond>
 8005698:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00d      	beq.n	80056bc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f001 fbdb 	bl	8006e66 <SDMMC_CmdGoIdleState>
 80056b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d004      	beq.n	80056c2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	e05b      	b.n	8005774 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d137      	bne.n	800573a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2100      	movs	r1, #0
 80056d0:	4618      	mov	r0, r3
 80056d2:	f001 fc05 	bl	8006ee0 <SDMMC_CmdAppCommand>
 80056d6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d02d      	beq.n	800573a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80056de:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80056e2:	e047      	b.n	8005774 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2100      	movs	r1, #0
 80056ea:	4618      	mov	r0, r3
 80056ec:	f001 fbf8 	bl	8006ee0 <SDMMC_CmdAppCommand>
 80056f0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <SD_PowerON+0x98>
    {
      return errorstate;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	e03b      	b.n	8005774 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	491e      	ldr	r1, [pc, #120]	; (800577c <SD_PowerON+0x118>)
 8005702:	4618      	mov	r0, r3
 8005704:	f001 fc0e 	bl	8006f24 <SDMMC_CmdAppOperCommand>
 8005708:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005710:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005714:	e02e      	b.n	8005774 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2100      	movs	r1, #0
 800571c:	4618      	mov	r0, r3
 800571e:	f001 fa73 	bl	8006c08 <SDIO_GetResponse>
 8005722:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	0fdb      	lsrs	r3, r3, #31
 8005728:	2b01      	cmp	r3, #1
 800572a:	d101      	bne.n	8005730 <SD_PowerON+0xcc>
 800572c:	2301      	movs	r3, #1
 800572e:	e000      	b.n	8005732 <SD_PowerON+0xce>
 8005730:	2300      	movs	r3, #0
 8005732:	613b      	str	r3, [r7, #16]

    count++;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	3301      	adds	r3, #1
 8005738:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005740:	4293      	cmp	r3, r2
 8005742:	d802      	bhi.n	800574a <SD_PowerON+0xe6>
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d0cc      	beq.n	80056e4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005750:	4293      	cmp	r3, r2
 8005752:	d902      	bls.n	800575a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005754:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005758:	e00c      	b.n	8005774 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	645a      	str	r2, [r3, #68]	; 0x44
 800576a:	e002      	b.n	8005772 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3718      	adds	r7, #24
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	c1100000 	.word	0xc1100000

08005780 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d102      	bne.n	8005796 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005790:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005794:	e018      	b.n	80057c8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800579e:	041b      	lsls	r3, r3, #16
 80057a0:	4619      	mov	r1, r3
 80057a2:	4610      	mov	r0, r2
 80057a4:	f001 fc82 	bl	80070ac <SDMMC_CmdSendStatus>
 80057a8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d001      	beq.n	80057b4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	e009      	b.n	80057c8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2100      	movs	r1, #0
 80057ba:	4618      	mov	r0, r3
 80057bc:	f001 fa24 	bl	8006c08 <SDIO_GetResponse>
 80057c0:	4602      	mov	r2, r0
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80057d8:	2300      	movs	r3, #0
 80057da:	60fb      	str	r3, [r7, #12]
 80057dc:	2300      	movs	r3, #0
 80057de:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2100      	movs	r1, #0
 80057e6:	4618      	mov	r0, r3
 80057e8:	f001 fa0e 	bl	8006c08 <SDIO_GetResponse>
 80057ec:	4603      	mov	r3, r0
 80057ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80057f6:	d102      	bne.n	80057fe <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80057f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80057fc:	e02f      	b.n	800585e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80057fe:	f107 030c 	add.w	r3, r7, #12
 8005802:	4619      	mov	r1, r3
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f879 	bl	80058fc <SD_FindSCR>
 800580a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	e023      	b.n	800585e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01c      	beq.n	800585a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005828:	041b      	lsls	r3, r3, #16
 800582a:	4619      	mov	r1, r3
 800582c:	4610      	mov	r0, r2
 800582e:	f001 fb57 	bl	8006ee0 <SDMMC_CmdAppCommand>
 8005832:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d001      	beq.n	800583e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	e00f      	b.n	800585e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2102      	movs	r1, #2
 8005844:	4618      	mov	r0, r3
 8005846:	f001 fb90 	bl	8006f6a <SDMMC_CmdBusWidth>
 800584a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d001      	beq.n	8005856 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	e003      	b.n	800585e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005856:	2300      	movs	r3, #0
 8005858:	e001      	b.n	800585e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800585a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800585e:	4618      	mov	r0, r3
 8005860:	3718      	adds	r7, #24
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b086      	sub	sp, #24
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800586e:	2300      	movs	r3, #0
 8005870:	60fb      	str	r3, [r7, #12]
 8005872:	2300      	movs	r3, #0
 8005874:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2100      	movs	r1, #0
 800587c:	4618      	mov	r0, r3
 800587e:	f001 f9c3 	bl	8006c08 <SDIO_GetResponse>
 8005882:	4603      	mov	r3, r0
 8005884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005888:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800588c:	d102      	bne.n	8005894 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800588e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005892:	e02f      	b.n	80058f4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005894:	f107 030c 	add.w	r3, r7, #12
 8005898:	4619      	mov	r1, r3
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f82e 	bl	80058fc <SD_FindSCR>
 80058a0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d001      	beq.n	80058ac <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	e023      	b.n	80058f4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d01c      	beq.n	80058f0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058be:	041b      	lsls	r3, r3, #16
 80058c0:	4619      	mov	r1, r3
 80058c2:	4610      	mov	r0, r2
 80058c4:	f001 fb0c 	bl	8006ee0 <SDMMC_CmdAppCommand>
 80058c8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	e00f      	b.n	80058f4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2100      	movs	r1, #0
 80058da:	4618      	mov	r0, r3
 80058dc:	f001 fb45 	bl	8006f6a <SDMMC_CmdBusWidth>
 80058e0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	e003      	b.n	80058f4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80058ec:	2300      	movs	r3, #0
 80058ee:	e001      	b.n	80058f4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80058f0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80058fc:	b590      	push	{r4, r7, lr}
 80058fe:	b08f      	sub	sp, #60	; 0x3c
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005906:	f7fb feb7 	bl	8001678 <HAL_GetTick>
 800590a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005910:	2300      	movs	r3, #0
 8005912:	60bb      	str	r3, [r7, #8]
 8005914:	2300      	movs	r3, #0
 8005916:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2108      	movs	r1, #8
 8005922:	4618      	mov	r0, r3
 8005924:	f001 f9af 	bl	8006c86 <SDMMC_CmdBlockLength>
 8005928:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800592a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592c:	2b00      	cmp	r3, #0
 800592e:	d001      	beq.n	8005934 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005932:	e0b2      	b.n	8005a9a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800593c:	041b      	lsls	r3, r3, #16
 800593e:	4619      	mov	r1, r3
 8005940:	4610      	mov	r0, r2
 8005942:	f001 facd 	bl	8006ee0 <SDMMC_CmdAppCommand>
 8005946:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <SD_FindSCR+0x56>
  {
    return errorstate;
 800594e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005950:	e0a3      	b.n	8005a9a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005952:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005956:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005958:	2308      	movs	r3, #8
 800595a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800595c:	2330      	movs	r3, #48	; 0x30
 800595e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005960:	2302      	movs	r3, #2
 8005962:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005964:	2300      	movs	r3, #0
 8005966:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005968:	2301      	movs	r3, #1
 800596a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f107 0210 	add.w	r2, r7, #16
 8005974:	4611      	mov	r1, r2
 8005976:	4618      	mov	r0, r3
 8005978:	f001 f959 	bl	8006c2e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4618      	mov	r0, r3
 8005982:	f001 fb14 	bl	8006fae <SDMMC_CmdSendSCR>
 8005986:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800598a:	2b00      	cmp	r3, #0
 800598c:	d02a      	beq.n	80059e4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800598e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005990:	e083      	b.n	8005a9a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005998:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00f      	beq.n	80059c0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6819      	ldr	r1, [r3, #0]
 80059a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	f107 0208 	add.w	r2, r7, #8
 80059ac:	18d4      	adds	r4, r2, r3
 80059ae:	4608      	mov	r0, r1
 80059b0:	f001 f8b9 	bl	8006b26 <SDIO_ReadFIFO>
 80059b4:	4603      	mov	r3, r0
 80059b6:	6023      	str	r3, [r4, #0]
      index++;
 80059b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ba:	3301      	adds	r3, #1
 80059bc:	637b      	str	r3, [r7, #52]	; 0x34
 80059be:	e006      	b.n	80059ce <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d012      	beq.n	80059f4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80059ce:	f7fb fe53 	bl	8001678 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059dc:	d102      	bne.n	80059e4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80059de:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80059e2:	e05a      	b.n	8005a9a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ea:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0cf      	beq.n	8005992 <SD_FindSCR+0x96>
 80059f2:	e000      	b.n	80059f6 <SD_FindSCR+0xfa>
      break;
 80059f4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d005      	beq.n	8005a10 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2208      	movs	r2, #8
 8005a0a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005a0c:	2308      	movs	r3, #8
 8005a0e:	e044      	b.n	8005a9a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d005      	beq.n	8005a2a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2202      	movs	r2, #2
 8005a24:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005a26:	2302      	movs	r3, #2
 8005a28:	e037      	b.n	8005a9a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a30:	f003 0320 	and.w	r3, r3, #32
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d005      	beq.n	8005a44 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8005a40:	2320      	movs	r3, #32
 8005a42:	e02a      	b.n	8005a9a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f240 523a 	movw	r2, #1338	; 0x53a
 8005a4c:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	061a      	lsls	r2, r3, #24
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	021b      	lsls	r3, r3, #8
 8005a56:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005a5a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	0a1b      	lsrs	r3, r3, #8
 8005a60:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005a64:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	0e1b      	lsrs	r3, r3, #24
 8005a6a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a6e:	601a      	str	r2, [r3, #0]
    scr++;
 8005a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a72:	3304      	adds	r3, #4
 8005a74:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	061a      	lsls	r2, r3, #24
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	021b      	lsls	r3, r3, #8
 8005a7e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005a82:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	0a1b      	lsrs	r3, r3, #8
 8005a88:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005a8c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	0e1b      	lsrs	r3, r3, #24
 8005a92:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a96:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	373c      	adds	r7, #60	; 0x3c
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd90      	pop	{r4, r7, pc}

08005aa2 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b086      	sub	sp, #24
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aae:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ab4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d03f      	beq.n	8005b3c <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005abc:	2300      	movs	r3, #0
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	e033      	b.n	8005b2a <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f001 f82d 	bl	8006b26 <SDIO_ReadFIFO>
 8005acc:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	0a1b      	lsrs	r3, r3, #8
 8005ae6:	b2da      	uxtb	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	3301      	adds	r3, #1
 8005af0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	3b01      	subs	r3, #1
 8005af6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	0c1b      	lsrs	r3, r3, #16
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	3301      	adds	r3, #1
 8005b06:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	0e1b      	lsrs	r3, r3, #24
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	3b01      	subs	r3, #1
 8005b22:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	3301      	adds	r3, #1
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2b07      	cmp	r3, #7
 8005b2e:	d9c8      	bls.n	8005ac2 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8005b3c:	bf00      	nop
 8005b3e:	3718      	adds	r7, #24
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d043      	beq.n	8005be6 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005b5e:	2300      	movs	r3, #0
 8005b60:	617b      	str	r3, [r7, #20]
 8005b62:	e037      	b.n	8005bd4 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	3b01      	subs	r3, #1
 8005b74:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	781b      	ldrb	r3, [r3, #0]
 8005b7a:	021a      	lsls	r2, r3, #8
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	3301      	adds	r3, #1
 8005b86:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	041a      	lsls	r2, r3, #16
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	781b      	ldrb	r3, [r3, #0]
 8005baa:	061a      	lsls	r2, r3, #24
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f107 0208 	add.w	r2, r7, #8
 8005bc6:	4611      	mov	r1, r2
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 ffb9 	bl	8006b40 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	2b07      	cmp	r3, #7
 8005bd8:	d9c4      	bls.n	8005b64 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8005be6:	bf00      	nop
 8005be8:	3718      	adds	r7, #24
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b082      	sub	sp, #8
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e041      	b.n	8005c84 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d106      	bne.n	8005c1a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f7fb fb83 	bl	8001320 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	4610      	mov	r0, r2
 8005c2e:	f000 fac3 	bl	80061b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3708      	adds	r7, #8
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d001      	beq.n	8005ca4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e04e      	b.n	8005d42 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68da      	ldr	r2, [r3, #12]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f042 0201 	orr.w	r2, r2, #1
 8005cba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a23      	ldr	r2, [pc, #140]	; (8005d50 <HAL_TIM_Base_Start_IT+0xc4>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d022      	beq.n	8005d0c <HAL_TIM_Base_Start_IT+0x80>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cce:	d01d      	beq.n	8005d0c <HAL_TIM_Base_Start_IT+0x80>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a1f      	ldr	r2, [pc, #124]	; (8005d54 <HAL_TIM_Base_Start_IT+0xc8>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d018      	beq.n	8005d0c <HAL_TIM_Base_Start_IT+0x80>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a1e      	ldr	r2, [pc, #120]	; (8005d58 <HAL_TIM_Base_Start_IT+0xcc>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d013      	beq.n	8005d0c <HAL_TIM_Base_Start_IT+0x80>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a1c      	ldr	r2, [pc, #112]	; (8005d5c <HAL_TIM_Base_Start_IT+0xd0>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d00e      	beq.n	8005d0c <HAL_TIM_Base_Start_IT+0x80>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a1b      	ldr	r2, [pc, #108]	; (8005d60 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d009      	beq.n	8005d0c <HAL_TIM_Base_Start_IT+0x80>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a19      	ldr	r2, [pc, #100]	; (8005d64 <HAL_TIM_Base_Start_IT+0xd8>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d004      	beq.n	8005d0c <HAL_TIM_Base_Start_IT+0x80>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a18      	ldr	r2, [pc, #96]	; (8005d68 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d111      	bne.n	8005d30 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f003 0307 	and.w	r3, r3, #7
 8005d16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2b06      	cmp	r3, #6
 8005d1c:	d010      	beq.n	8005d40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0201 	orr.w	r2, r2, #1
 8005d2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d2e:	e007      	b.n	8005d40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f042 0201 	orr.w	r2, r2, #1
 8005d3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	40010000 	.word	0x40010000
 8005d54:	40000400 	.word	0x40000400
 8005d58:	40000800 	.word	0x40000800
 8005d5c:	40000c00 	.word	0x40000c00
 8005d60:	40010400 	.word	0x40010400
 8005d64:	40014000 	.word	0x40014000
 8005d68:	40001800 	.word	0x40001800

08005d6c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68da      	ldr	r2, [r3, #12]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6a1a      	ldr	r2, [r3, #32]
 8005d8a:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d8e:	4013      	ands	r3, r2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10f      	bne.n	8005db4 <HAL_TIM_Base_Stop_IT+0x48>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6a1a      	ldr	r2, [r3, #32]
 8005d9a:	f240 4344 	movw	r3, #1092	; 0x444
 8005d9e:	4013      	ands	r3, r2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d107      	bne.n	8005db4 <HAL_TIM_Base_Stop_IT+0x48>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0201 	bic.w	r2, r2, #1
 8005db2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b082      	sub	sp, #8
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	f003 0302 	and.w	r3, r3, #2
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d122      	bne.n	8005e26 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d11b      	bne.n	8005e26 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f06f 0202 	mvn.w	r2, #2
 8005df6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	f003 0303 	and.w	r3, r3, #3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d003      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f9b5 	bl	800617c <HAL_TIM_IC_CaptureCallback>
 8005e12:	e005      	b.n	8005e20 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 f9a7 	bl	8006168 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f9b8 	bl	8006190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b04      	cmp	r3, #4
 8005e32:	d122      	bne.n	8005e7a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	f003 0304 	and.w	r3, r3, #4
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	d11b      	bne.n	8005e7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f06f 0204 	mvn.w	r2, #4
 8005e4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 f98b 	bl	800617c <HAL_TIM_IC_CaptureCallback>
 8005e66:	e005      	b.n	8005e74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 f97d 	bl	8006168 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f98e 	bl	8006190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d122      	bne.n	8005ece <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b08      	cmp	r3, #8
 8005e94:	d11b      	bne.n	8005ece <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f06f 0208 	mvn.w	r2, #8
 8005e9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2204      	movs	r2, #4
 8005ea4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69db      	ldr	r3, [r3, #28]
 8005eac:	f003 0303 	and.w	r3, r3, #3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f961 	bl	800617c <HAL_TIM_IC_CaptureCallback>
 8005eba:	e005      	b.n	8005ec8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f000 f953 	bl	8006168 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f964 	bl	8006190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	f003 0310 	and.w	r3, r3, #16
 8005ed8:	2b10      	cmp	r3, #16
 8005eda:	d122      	bne.n	8005f22 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f003 0310 	and.w	r3, r3, #16
 8005ee6:	2b10      	cmp	r3, #16
 8005ee8:	d11b      	bne.n	8005f22 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f06f 0210 	mvn.w	r2, #16
 8005ef2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2208      	movs	r2, #8
 8005ef8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d003      	beq.n	8005f10 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f937 	bl	800617c <HAL_TIM_IC_CaptureCallback>
 8005f0e:	e005      	b.n	8005f1c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 f929 	bl	8006168 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f93a 	bl	8006190 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d10e      	bne.n	8005f4e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d107      	bne.n	8005f4e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f06f 0201 	mvn.w	r2, #1
 8005f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f7fa fdcf 	bl	8000aec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f58:	2b80      	cmp	r3, #128	; 0x80
 8005f5a:	d10e      	bne.n	8005f7a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f66:	2b80      	cmp	r3, #128	; 0x80
 8005f68:	d107      	bne.n	8005f7a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f000 fadf 	bl	8006538 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f84:	2b40      	cmp	r3, #64	; 0x40
 8005f86:	d10e      	bne.n	8005fa6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f92:	2b40      	cmp	r3, #64	; 0x40
 8005f94:	d107      	bne.n	8005fa6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f8ff 	bl	80061a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	f003 0320 	and.w	r3, r3, #32
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	d10e      	bne.n	8005fd2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f003 0320 	and.w	r3, r3, #32
 8005fbe:	2b20      	cmp	r3, #32
 8005fc0:	d107      	bne.n	8005fd2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f06f 0220 	mvn.w	r2, #32
 8005fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 faa9 	bl	8006524 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fd2:	bf00      	nop
 8005fd4:	3708      	adds	r7, #8
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b084      	sub	sp, #16
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
 8005fe2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d101      	bne.n	8005ff6 <HAL_TIM_ConfigClockSource+0x1c>
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	e0b4      	b.n	8006160 <HAL_TIM_ConfigClockSource+0x186>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2202      	movs	r2, #2
 8006002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006014:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800601c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800602e:	d03e      	beq.n	80060ae <HAL_TIM_ConfigClockSource+0xd4>
 8006030:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006034:	f200 8087 	bhi.w	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 8006038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800603c:	f000 8086 	beq.w	800614c <HAL_TIM_ConfigClockSource+0x172>
 8006040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006044:	d87f      	bhi.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 8006046:	2b70      	cmp	r3, #112	; 0x70
 8006048:	d01a      	beq.n	8006080 <HAL_TIM_ConfigClockSource+0xa6>
 800604a:	2b70      	cmp	r3, #112	; 0x70
 800604c:	d87b      	bhi.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 800604e:	2b60      	cmp	r3, #96	; 0x60
 8006050:	d050      	beq.n	80060f4 <HAL_TIM_ConfigClockSource+0x11a>
 8006052:	2b60      	cmp	r3, #96	; 0x60
 8006054:	d877      	bhi.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 8006056:	2b50      	cmp	r3, #80	; 0x50
 8006058:	d03c      	beq.n	80060d4 <HAL_TIM_ConfigClockSource+0xfa>
 800605a:	2b50      	cmp	r3, #80	; 0x50
 800605c:	d873      	bhi.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 800605e:	2b40      	cmp	r3, #64	; 0x40
 8006060:	d058      	beq.n	8006114 <HAL_TIM_ConfigClockSource+0x13a>
 8006062:	2b40      	cmp	r3, #64	; 0x40
 8006064:	d86f      	bhi.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 8006066:	2b30      	cmp	r3, #48	; 0x30
 8006068:	d064      	beq.n	8006134 <HAL_TIM_ConfigClockSource+0x15a>
 800606a:	2b30      	cmp	r3, #48	; 0x30
 800606c:	d86b      	bhi.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 800606e:	2b20      	cmp	r3, #32
 8006070:	d060      	beq.n	8006134 <HAL_TIM_ConfigClockSource+0x15a>
 8006072:	2b20      	cmp	r3, #32
 8006074:	d867      	bhi.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
 8006076:	2b00      	cmp	r3, #0
 8006078:	d05c      	beq.n	8006134 <HAL_TIM_ConfigClockSource+0x15a>
 800607a:	2b10      	cmp	r3, #16
 800607c:	d05a      	beq.n	8006134 <HAL_TIM_ConfigClockSource+0x15a>
 800607e:	e062      	b.n	8006146 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6818      	ldr	r0, [r3, #0]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	6899      	ldr	r1, [r3, #8]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	f000 f9ac 	bl	80063ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80060a2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	609a      	str	r2, [r3, #8]
      break;
 80060ac:	e04f      	b.n	800614e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6818      	ldr	r0, [r3, #0]
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	6899      	ldr	r1, [r3, #8]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f000 f995 	bl	80063ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060d0:	609a      	str	r2, [r3, #8]
      break;
 80060d2:	e03c      	b.n	800614e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	6859      	ldr	r1, [r3, #4]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	461a      	mov	r2, r3
 80060e2:	f000 f909 	bl	80062f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2150      	movs	r1, #80	; 0x50
 80060ec:	4618      	mov	r0, r3
 80060ee:	f000 f962 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 80060f2:	e02c      	b.n	800614e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6818      	ldr	r0, [r3, #0]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	6859      	ldr	r1, [r3, #4]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	461a      	mov	r2, r3
 8006102:	f000 f928 	bl	8006356 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2160      	movs	r1, #96	; 0x60
 800610c:	4618      	mov	r0, r3
 800610e:	f000 f952 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 8006112:	e01c      	b.n	800614e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6818      	ldr	r0, [r3, #0]
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	6859      	ldr	r1, [r3, #4]
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	461a      	mov	r2, r3
 8006122:	f000 f8e9 	bl	80062f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2140      	movs	r1, #64	; 0x40
 800612c:	4618      	mov	r0, r3
 800612e:	f000 f942 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 8006132:	e00c      	b.n	800614e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4619      	mov	r1, r3
 800613e:	4610      	mov	r0, r2
 8006140:	f000 f939 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 8006144:	e003      	b.n	800614e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	73fb      	strb	r3, [r7, #15]
      break;
 800614a:	e000      	b.n	800614e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800614c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800615e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006184:	bf00      	nop
 8006186:	370c      	adds	r7, #12
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006198:	bf00      	nop
 800619a:	370c      	adds	r7, #12
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a40      	ldr	r2, [pc, #256]	; (80062cc <TIM_Base_SetConfig+0x114>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d013      	beq.n	80061f8 <TIM_Base_SetConfig+0x40>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061d6:	d00f      	beq.n	80061f8 <TIM_Base_SetConfig+0x40>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a3d      	ldr	r2, [pc, #244]	; (80062d0 <TIM_Base_SetConfig+0x118>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00b      	beq.n	80061f8 <TIM_Base_SetConfig+0x40>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a3c      	ldr	r2, [pc, #240]	; (80062d4 <TIM_Base_SetConfig+0x11c>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d007      	beq.n	80061f8 <TIM_Base_SetConfig+0x40>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a3b      	ldr	r2, [pc, #236]	; (80062d8 <TIM_Base_SetConfig+0x120>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d003      	beq.n	80061f8 <TIM_Base_SetConfig+0x40>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a3a      	ldr	r2, [pc, #232]	; (80062dc <TIM_Base_SetConfig+0x124>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d108      	bne.n	800620a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	4313      	orrs	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a2f      	ldr	r2, [pc, #188]	; (80062cc <TIM_Base_SetConfig+0x114>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d02b      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006218:	d027      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a2c      	ldr	r2, [pc, #176]	; (80062d0 <TIM_Base_SetConfig+0x118>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d023      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a2b      	ldr	r2, [pc, #172]	; (80062d4 <TIM_Base_SetConfig+0x11c>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d01f      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a2a      	ldr	r2, [pc, #168]	; (80062d8 <TIM_Base_SetConfig+0x120>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d01b      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a29      	ldr	r2, [pc, #164]	; (80062dc <TIM_Base_SetConfig+0x124>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d017      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a28      	ldr	r2, [pc, #160]	; (80062e0 <TIM_Base_SetConfig+0x128>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d013      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a27      	ldr	r2, [pc, #156]	; (80062e4 <TIM_Base_SetConfig+0x12c>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00f      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a26      	ldr	r2, [pc, #152]	; (80062e8 <TIM_Base_SetConfig+0x130>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d00b      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a25      	ldr	r2, [pc, #148]	; (80062ec <TIM_Base_SetConfig+0x134>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d007      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a24      	ldr	r2, [pc, #144]	; (80062f0 <TIM_Base_SetConfig+0x138>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d003      	beq.n	800626a <TIM_Base_SetConfig+0xb2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a23      	ldr	r2, [pc, #140]	; (80062f4 <TIM_Base_SetConfig+0x13c>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d108      	bne.n	800627c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006270:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4313      	orrs	r3, r2
 800627a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	695b      	ldr	r3, [r3, #20]
 8006286:	4313      	orrs	r3, r2
 8006288:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	689a      	ldr	r2, [r3, #8]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a0a      	ldr	r2, [pc, #40]	; (80062cc <TIM_Base_SetConfig+0x114>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d003      	beq.n	80062b0 <TIM_Base_SetConfig+0xf8>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a0c      	ldr	r2, [pc, #48]	; (80062dc <TIM_Base_SetConfig+0x124>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d103      	bne.n	80062b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	691a      	ldr	r2, [r3, #16]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	615a      	str	r2, [r3, #20]
}
 80062be:	bf00      	nop
 80062c0:	3714      	adds	r7, #20
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	40010000 	.word	0x40010000
 80062d0:	40000400 	.word	0x40000400
 80062d4:	40000800 	.word	0x40000800
 80062d8:	40000c00 	.word	0x40000c00
 80062dc:	40010400 	.word	0x40010400
 80062e0:	40014000 	.word	0x40014000
 80062e4:	40014400 	.word	0x40014400
 80062e8:	40014800 	.word	0x40014800
 80062ec:	40001800 	.word	0x40001800
 80062f0:	40001c00 	.word	0x40001c00
 80062f4:	40002000 	.word	0x40002000

080062f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	f023 0201 	bic.w	r2, r3, #1
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	011b      	lsls	r3, r3, #4
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	4313      	orrs	r3, r2
 800632c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f023 030a 	bic.w	r3, r3, #10
 8006334:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	4313      	orrs	r3, r2
 800633c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	621a      	str	r2, [r3, #32]
}
 800634a:	bf00      	nop
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006356:	b480      	push	{r7}
 8006358:	b087      	sub	sp, #28
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	f023 0210 	bic.w	r2, r3, #16
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6a1b      	ldr	r3, [r3, #32]
 8006378:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006380:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	031b      	lsls	r3, r3, #12
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006392:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	011b      	lsls	r3, r3, #4
 8006398:	693a      	ldr	r2, [r7, #16]
 800639a:	4313      	orrs	r3, r2
 800639c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	621a      	str	r2, [r3, #32]
}
 80063aa:	bf00      	nop
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b085      	sub	sp, #20
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
 80063be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063ce:	683a      	ldr	r2, [r7, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	f043 0307 	orr.w	r3, r3, #7
 80063d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	609a      	str	r2, [r3, #8]
}
 80063e0:	bf00      	nop
 80063e2:	3714      	adds	r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
 80063f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006406:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	021a      	lsls	r2, r3, #8
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	431a      	orrs	r2, r3
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	4313      	orrs	r3, r2
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	4313      	orrs	r3, r2
 8006418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	609a      	str	r2, [r3, #8]
}
 8006420:	bf00      	nop
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800643c:	2b01      	cmp	r3, #1
 800643e:	d101      	bne.n	8006444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006440:	2302      	movs	r3, #2
 8006442:	e05a      	b.n	80064fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800646a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a21      	ldr	r2, [pc, #132]	; (8006508 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d022      	beq.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006490:	d01d      	beq.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a1d      	ldr	r2, [pc, #116]	; (800650c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d018      	beq.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a1b      	ldr	r2, [pc, #108]	; (8006510 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d013      	beq.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a1a      	ldr	r2, [pc, #104]	; (8006514 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d00e      	beq.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a18      	ldr	r2, [pc, #96]	; (8006518 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d009      	beq.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a17      	ldr	r2, [pc, #92]	; (800651c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d004      	beq.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a15      	ldr	r2, [pc, #84]	; (8006520 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d10c      	bne.n	80064e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	4313      	orrs	r3, r2
 80064de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68ba      	ldr	r2, [r7, #8]
 80064e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3714      	adds	r7, #20
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40010000 	.word	0x40010000
 800650c:	40000400 	.word	0x40000400
 8006510:	40000800 	.word	0x40000800
 8006514:	40000c00 	.word	0x40000c00
 8006518:	40010400 	.word	0x40010400
 800651c:	40014000 	.word	0x40014000
 8006520:	40001800 	.word	0x40001800

08006524 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e03f      	b.n	80065de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d106      	bne.n	8006578 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f7fa fefc 	bl	8001370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2224      	movs	r2, #36	; 0x24
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68da      	ldr	r2, [r3, #12]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800658e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 f829 	bl	80065e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	691a      	ldr	r2, [r3, #16]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	695a      	ldr	r2, [r3, #20]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68da      	ldr	r2, [r3, #12]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2220      	movs	r2, #32
 80065d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3708      	adds	r7, #8
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
	...

080065e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065ec:	b0c0      	sub	sp, #256	; 0x100
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006604:	68d9      	ldr	r1, [r3, #12]
 8006606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	ea40 0301 	orr.w	r3, r0, r1
 8006610:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006616:	689a      	ldr	r2, [r3, #8]
 8006618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	431a      	orrs	r2, r3
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	431a      	orrs	r2, r3
 8006628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	4313      	orrs	r3, r2
 8006630:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006640:	f021 010c 	bic.w	r1, r1, #12
 8006644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800664e:	430b      	orrs	r3, r1
 8006650:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800665e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006662:	6999      	ldr	r1, [r3, #24]
 8006664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	ea40 0301 	orr.w	r3, r0, r1
 800666e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	4b8f      	ldr	r3, [pc, #572]	; (80068b4 <UART_SetConfig+0x2cc>)
 8006678:	429a      	cmp	r2, r3
 800667a:	d005      	beq.n	8006688 <UART_SetConfig+0xa0>
 800667c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	4b8d      	ldr	r3, [pc, #564]	; (80068b8 <UART_SetConfig+0x2d0>)
 8006684:	429a      	cmp	r2, r3
 8006686:	d104      	bne.n	8006692 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006688:	f7fc fc3e 	bl	8002f08 <HAL_RCC_GetPCLK2Freq>
 800668c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006690:	e003      	b.n	800669a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006692:	f7fc fc25 	bl	8002ee0 <HAL_RCC_GetPCLK1Freq>
 8006696:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800669a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800669e:	69db      	ldr	r3, [r3, #28]
 80066a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066a4:	f040 810c 	bne.w	80068c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066ac:	2200      	movs	r2, #0
 80066ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80066b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80066b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80066ba:	4622      	mov	r2, r4
 80066bc:	462b      	mov	r3, r5
 80066be:	1891      	adds	r1, r2, r2
 80066c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80066c2:	415b      	adcs	r3, r3
 80066c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80066c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80066ca:	4621      	mov	r1, r4
 80066cc:	eb12 0801 	adds.w	r8, r2, r1
 80066d0:	4629      	mov	r1, r5
 80066d2:	eb43 0901 	adc.w	r9, r3, r1
 80066d6:	f04f 0200 	mov.w	r2, #0
 80066da:	f04f 0300 	mov.w	r3, #0
 80066de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066ea:	4690      	mov	r8, r2
 80066ec:	4699      	mov	r9, r3
 80066ee:	4623      	mov	r3, r4
 80066f0:	eb18 0303 	adds.w	r3, r8, r3
 80066f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80066f8:	462b      	mov	r3, r5
 80066fa:	eb49 0303 	adc.w	r3, r9, r3
 80066fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800670e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006712:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006716:	460b      	mov	r3, r1
 8006718:	18db      	adds	r3, r3, r3
 800671a:	653b      	str	r3, [r7, #80]	; 0x50
 800671c:	4613      	mov	r3, r2
 800671e:	eb42 0303 	adc.w	r3, r2, r3
 8006722:	657b      	str	r3, [r7, #84]	; 0x54
 8006724:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006728:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800672c:	f7f9 fdd0 	bl	80002d0 <__aeabi_uldivmod>
 8006730:	4602      	mov	r2, r0
 8006732:	460b      	mov	r3, r1
 8006734:	4b61      	ldr	r3, [pc, #388]	; (80068bc <UART_SetConfig+0x2d4>)
 8006736:	fba3 2302 	umull	r2, r3, r3, r2
 800673a:	095b      	lsrs	r3, r3, #5
 800673c:	011c      	lsls	r4, r3, #4
 800673e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006742:	2200      	movs	r2, #0
 8006744:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006748:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800674c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006750:	4642      	mov	r2, r8
 8006752:	464b      	mov	r3, r9
 8006754:	1891      	adds	r1, r2, r2
 8006756:	64b9      	str	r1, [r7, #72]	; 0x48
 8006758:	415b      	adcs	r3, r3
 800675a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800675c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006760:	4641      	mov	r1, r8
 8006762:	eb12 0a01 	adds.w	sl, r2, r1
 8006766:	4649      	mov	r1, r9
 8006768:	eb43 0b01 	adc.w	fp, r3, r1
 800676c:	f04f 0200 	mov.w	r2, #0
 8006770:	f04f 0300 	mov.w	r3, #0
 8006774:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006778:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800677c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006780:	4692      	mov	sl, r2
 8006782:	469b      	mov	fp, r3
 8006784:	4643      	mov	r3, r8
 8006786:	eb1a 0303 	adds.w	r3, sl, r3
 800678a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800678e:	464b      	mov	r3, r9
 8006790:	eb4b 0303 	adc.w	r3, fp, r3
 8006794:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80067a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80067a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80067ac:	460b      	mov	r3, r1
 80067ae:	18db      	adds	r3, r3, r3
 80067b0:	643b      	str	r3, [r7, #64]	; 0x40
 80067b2:	4613      	mov	r3, r2
 80067b4:	eb42 0303 	adc.w	r3, r2, r3
 80067b8:	647b      	str	r3, [r7, #68]	; 0x44
 80067ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80067be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80067c2:	f7f9 fd85 	bl	80002d0 <__aeabi_uldivmod>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	4611      	mov	r1, r2
 80067cc:	4b3b      	ldr	r3, [pc, #236]	; (80068bc <UART_SetConfig+0x2d4>)
 80067ce:	fba3 2301 	umull	r2, r3, r3, r1
 80067d2:	095b      	lsrs	r3, r3, #5
 80067d4:	2264      	movs	r2, #100	; 0x64
 80067d6:	fb02 f303 	mul.w	r3, r2, r3
 80067da:	1acb      	subs	r3, r1, r3
 80067dc:	00db      	lsls	r3, r3, #3
 80067de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80067e2:	4b36      	ldr	r3, [pc, #216]	; (80068bc <UART_SetConfig+0x2d4>)
 80067e4:	fba3 2302 	umull	r2, r3, r3, r2
 80067e8:	095b      	lsrs	r3, r3, #5
 80067ea:	005b      	lsls	r3, r3, #1
 80067ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067f0:	441c      	add	r4, r3
 80067f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067f6:	2200      	movs	r2, #0
 80067f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80067fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006800:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006804:	4642      	mov	r2, r8
 8006806:	464b      	mov	r3, r9
 8006808:	1891      	adds	r1, r2, r2
 800680a:	63b9      	str	r1, [r7, #56]	; 0x38
 800680c:	415b      	adcs	r3, r3
 800680e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006810:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006814:	4641      	mov	r1, r8
 8006816:	1851      	adds	r1, r2, r1
 8006818:	6339      	str	r1, [r7, #48]	; 0x30
 800681a:	4649      	mov	r1, r9
 800681c:	414b      	adcs	r3, r1
 800681e:	637b      	str	r3, [r7, #52]	; 0x34
 8006820:	f04f 0200 	mov.w	r2, #0
 8006824:	f04f 0300 	mov.w	r3, #0
 8006828:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800682c:	4659      	mov	r1, fp
 800682e:	00cb      	lsls	r3, r1, #3
 8006830:	4651      	mov	r1, sl
 8006832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006836:	4651      	mov	r1, sl
 8006838:	00ca      	lsls	r2, r1, #3
 800683a:	4610      	mov	r0, r2
 800683c:	4619      	mov	r1, r3
 800683e:	4603      	mov	r3, r0
 8006840:	4642      	mov	r2, r8
 8006842:	189b      	adds	r3, r3, r2
 8006844:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006848:	464b      	mov	r3, r9
 800684a:	460a      	mov	r2, r1
 800684c:	eb42 0303 	adc.w	r3, r2, r3
 8006850:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006860:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006864:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006868:	460b      	mov	r3, r1
 800686a:	18db      	adds	r3, r3, r3
 800686c:	62bb      	str	r3, [r7, #40]	; 0x28
 800686e:	4613      	mov	r3, r2
 8006870:	eb42 0303 	adc.w	r3, r2, r3
 8006874:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006876:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800687a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800687e:	f7f9 fd27 	bl	80002d0 <__aeabi_uldivmod>
 8006882:	4602      	mov	r2, r0
 8006884:	460b      	mov	r3, r1
 8006886:	4b0d      	ldr	r3, [pc, #52]	; (80068bc <UART_SetConfig+0x2d4>)
 8006888:	fba3 1302 	umull	r1, r3, r3, r2
 800688c:	095b      	lsrs	r3, r3, #5
 800688e:	2164      	movs	r1, #100	; 0x64
 8006890:	fb01 f303 	mul.w	r3, r1, r3
 8006894:	1ad3      	subs	r3, r2, r3
 8006896:	00db      	lsls	r3, r3, #3
 8006898:	3332      	adds	r3, #50	; 0x32
 800689a:	4a08      	ldr	r2, [pc, #32]	; (80068bc <UART_SetConfig+0x2d4>)
 800689c:	fba2 2303 	umull	r2, r3, r2, r3
 80068a0:	095b      	lsrs	r3, r3, #5
 80068a2:	f003 0207 	and.w	r2, r3, #7
 80068a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4422      	add	r2, r4
 80068ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068b0:	e105      	b.n	8006abe <UART_SetConfig+0x4d6>
 80068b2:	bf00      	nop
 80068b4:	40011000 	.word	0x40011000
 80068b8:	40011400 	.word	0x40011400
 80068bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068c4:	2200      	movs	r2, #0
 80068c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80068ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80068ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80068d2:	4642      	mov	r2, r8
 80068d4:	464b      	mov	r3, r9
 80068d6:	1891      	adds	r1, r2, r2
 80068d8:	6239      	str	r1, [r7, #32]
 80068da:	415b      	adcs	r3, r3
 80068dc:	627b      	str	r3, [r7, #36]	; 0x24
 80068de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068e2:	4641      	mov	r1, r8
 80068e4:	1854      	adds	r4, r2, r1
 80068e6:	4649      	mov	r1, r9
 80068e8:	eb43 0501 	adc.w	r5, r3, r1
 80068ec:	f04f 0200 	mov.w	r2, #0
 80068f0:	f04f 0300 	mov.w	r3, #0
 80068f4:	00eb      	lsls	r3, r5, #3
 80068f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068fa:	00e2      	lsls	r2, r4, #3
 80068fc:	4614      	mov	r4, r2
 80068fe:	461d      	mov	r5, r3
 8006900:	4643      	mov	r3, r8
 8006902:	18e3      	adds	r3, r4, r3
 8006904:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006908:	464b      	mov	r3, r9
 800690a:	eb45 0303 	adc.w	r3, r5, r3
 800690e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800691e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006922:	f04f 0200 	mov.w	r2, #0
 8006926:	f04f 0300 	mov.w	r3, #0
 800692a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800692e:	4629      	mov	r1, r5
 8006930:	008b      	lsls	r3, r1, #2
 8006932:	4621      	mov	r1, r4
 8006934:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006938:	4621      	mov	r1, r4
 800693a:	008a      	lsls	r2, r1, #2
 800693c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006940:	f7f9 fcc6 	bl	80002d0 <__aeabi_uldivmod>
 8006944:	4602      	mov	r2, r0
 8006946:	460b      	mov	r3, r1
 8006948:	4b60      	ldr	r3, [pc, #384]	; (8006acc <UART_SetConfig+0x4e4>)
 800694a:	fba3 2302 	umull	r2, r3, r3, r2
 800694e:	095b      	lsrs	r3, r3, #5
 8006950:	011c      	lsls	r4, r3, #4
 8006952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006956:	2200      	movs	r2, #0
 8006958:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800695c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006960:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006964:	4642      	mov	r2, r8
 8006966:	464b      	mov	r3, r9
 8006968:	1891      	adds	r1, r2, r2
 800696a:	61b9      	str	r1, [r7, #24]
 800696c:	415b      	adcs	r3, r3
 800696e:	61fb      	str	r3, [r7, #28]
 8006970:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006974:	4641      	mov	r1, r8
 8006976:	1851      	adds	r1, r2, r1
 8006978:	6139      	str	r1, [r7, #16]
 800697a:	4649      	mov	r1, r9
 800697c:	414b      	adcs	r3, r1
 800697e:	617b      	str	r3, [r7, #20]
 8006980:	f04f 0200 	mov.w	r2, #0
 8006984:	f04f 0300 	mov.w	r3, #0
 8006988:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800698c:	4659      	mov	r1, fp
 800698e:	00cb      	lsls	r3, r1, #3
 8006990:	4651      	mov	r1, sl
 8006992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006996:	4651      	mov	r1, sl
 8006998:	00ca      	lsls	r2, r1, #3
 800699a:	4610      	mov	r0, r2
 800699c:	4619      	mov	r1, r3
 800699e:	4603      	mov	r3, r0
 80069a0:	4642      	mov	r2, r8
 80069a2:	189b      	adds	r3, r3, r2
 80069a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80069a8:	464b      	mov	r3, r9
 80069aa:	460a      	mov	r2, r1
 80069ac:	eb42 0303 	adc.w	r3, r2, r3
 80069b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80069b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80069be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	f04f 0300 	mov.w	r3, #0
 80069c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80069cc:	4649      	mov	r1, r9
 80069ce:	008b      	lsls	r3, r1, #2
 80069d0:	4641      	mov	r1, r8
 80069d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069d6:	4641      	mov	r1, r8
 80069d8:	008a      	lsls	r2, r1, #2
 80069da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80069de:	f7f9 fc77 	bl	80002d0 <__aeabi_uldivmod>
 80069e2:	4602      	mov	r2, r0
 80069e4:	460b      	mov	r3, r1
 80069e6:	4b39      	ldr	r3, [pc, #228]	; (8006acc <UART_SetConfig+0x4e4>)
 80069e8:	fba3 1302 	umull	r1, r3, r3, r2
 80069ec:	095b      	lsrs	r3, r3, #5
 80069ee:	2164      	movs	r1, #100	; 0x64
 80069f0:	fb01 f303 	mul.w	r3, r1, r3
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	011b      	lsls	r3, r3, #4
 80069f8:	3332      	adds	r3, #50	; 0x32
 80069fa:	4a34      	ldr	r2, [pc, #208]	; (8006acc <UART_SetConfig+0x4e4>)
 80069fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a06:	441c      	add	r4, r3
 8006a08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	673b      	str	r3, [r7, #112]	; 0x70
 8006a10:	677a      	str	r2, [r7, #116]	; 0x74
 8006a12:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006a16:	4642      	mov	r2, r8
 8006a18:	464b      	mov	r3, r9
 8006a1a:	1891      	adds	r1, r2, r2
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	415b      	adcs	r3, r3
 8006a20:	60fb      	str	r3, [r7, #12]
 8006a22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a26:	4641      	mov	r1, r8
 8006a28:	1851      	adds	r1, r2, r1
 8006a2a:	6039      	str	r1, [r7, #0]
 8006a2c:	4649      	mov	r1, r9
 8006a2e:	414b      	adcs	r3, r1
 8006a30:	607b      	str	r3, [r7, #4]
 8006a32:	f04f 0200 	mov.w	r2, #0
 8006a36:	f04f 0300 	mov.w	r3, #0
 8006a3a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a3e:	4659      	mov	r1, fp
 8006a40:	00cb      	lsls	r3, r1, #3
 8006a42:	4651      	mov	r1, sl
 8006a44:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a48:	4651      	mov	r1, sl
 8006a4a:	00ca      	lsls	r2, r1, #3
 8006a4c:	4610      	mov	r0, r2
 8006a4e:	4619      	mov	r1, r3
 8006a50:	4603      	mov	r3, r0
 8006a52:	4642      	mov	r2, r8
 8006a54:	189b      	adds	r3, r3, r2
 8006a56:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a58:	464b      	mov	r3, r9
 8006a5a:	460a      	mov	r2, r1
 8006a5c:	eb42 0303 	adc.w	r3, r2, r3
 8006a60:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	663b      	str	r3, [r7, #96]	; 0x60
 8006a6c:	667a      	str	r2, [r7, #100]	; 0x64
 8006a6e:	f04f 0200 	mov.w	r2, #0
 8006a72:	f04f 0300 	mov.w	r3, #0
 8006a76:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006a7a:	4649      	mov	r1, r9
 8006a7c:	008b      	lsls	r3, r1, #2
 8006a7e:	4641      	mov	r1, r8
 8006a80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a84:	4641      	mov	r1, r8
 8006a86:	008a      	lsls	r2, r1, #2
 8006a88:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006a8c:	f7f9 fc20 	bl	80002d0 <__aeabi_uldivmod>
 8006a90:	4602      	mov	r2, r0
 8006a92:	460b      	mov	r3, r1
 8006a94:	4b0d      	ldr	r3, [pc, #52]	; (8006acc <UART_SetConfig+0x4e4>)
 8006a96:	fba3 1302 	umull	r1, r3, r3, r2
 8006a9a:	095b      	lsrs	r3, r3, #5
 8006a9c:	2164      	movs	r1, #100	; 0x64
 8006a9e:	fb01 f303 	mul.w	r3, r1, r3
 8006aa2:	1ad3      	subs	r3, r2, r3
 8006aa4:	011b      	lsls	r3, r3, #4
 8006aa6:	3332      	adds	r3, #50	; 0x32
 8006aa8:	4a08      	ldr	r2, [pc, #32]	; (8006acc <UART_SetConfig+0x4e4>)
 8006aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8006aae:	095b      	lsrs	r3, r3, #5
 8006ab0:	f003 020f 	and.w	r2, r3, #15
 8006ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4422      	add	r2, r4
 8006abc:	609a      	str	r2, [r3, #8]
}
 8006abe:	bf00      	nop
 8006ac0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aca:	bf00      	nop
 8006acc:	51eb851f 	.word	0x51eb851f

08006ad0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006ad0:	b084      	sub	sp, #16
 8006ad2:	b480      	push	{r7}
 8006ad4:	b085      	sub	sp, #20
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
 8006ada:	f107 001c 	add.w	r0, r7, #28
 8006ade:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006ae6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006ae8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006aea:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006aee:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8006af2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8006af6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006afa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006b0a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	431a      	orrs	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3714      	adds	r7, #20
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	b004      	add	sp, #16
 8006b24:	4770      	bx	lr

08006b26 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006b26:	b480      	push	{r7}
 8006b28:	b083      	sub	sp, #12
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2203      	movs	r2, #3
 8006b6e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	370c      	adds	r7, #12
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr

08006b7e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006b7e:	b480      	push	{r7}
 8006b80:	b083      	sub	sp, #12
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 0303 	and.w	r3, r3, #3
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	370c      	adds	r7, #12
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b085      	sub	sp, #20
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
 8006ba2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006bb8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006bbe:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006bc4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006bd4:	f023 030f 	bic.w	r3, r3, #15
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	431a      	orrs	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b083      	sub	sp, #12
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	b2db      	uxtb	r3, r3
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	3314      	adds	r3, #20
 8006c16:	461a      	mov	r2, r3
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
}  
 8006c22:	4618      	mov	r0, r3
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b085      	sub	sp, #20
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
 8006c36:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006c54:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006c5a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006c60:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c6c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	431a      	orrs	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0

}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3714      	adds	r7, #20
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr

08006c86 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006c86:	b580      	push	{r7, lr}
 8006c88:	b088      	sub	sp, #32
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
 8006c8e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006c94:	2310      	movs	r3, #16
 8006c96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c98:	2340      	movs	r3, #64	; 0x40
 8006c9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ca0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ca4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ca6:	f107 0308 	add.w	r3, r7, #8
 8006caa:	4619      	mov	r1, r3
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f7ff ff74 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cb6:	2110      	movs	r1, #16
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 fa19 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006cbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cc0:	69fb      	ldr	r3, [r7, #28]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3720      	adds	r7, #32
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b088      	sub	sp, #32
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
 8006cd2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006cd8:	2311      	movs	r3, #17
 8006cda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cdc:	2340      	movs	r3, #64	; 0x40
 8006cde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ce8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cea:	f107 0308 	add.w	r3, r7, #8
 8006cee:	4619      	mov	r1, r3
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f7ff ff52 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cfa:	2111      	movs	r1, #17
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 f9f7 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006d02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d04:	69fb      	ldr	r3, [r7, #28]
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3720      	adds	r7, #32
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b088      	sub	sp, #32
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
 8006d16:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006d1c:	2312      	movs	r3, #18
 8006d1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d20:	2340      	movs	r3, #64	; 0x40
 8006d22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d24:	2300      	movs	r3, #0
 8006d26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d2c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d2e:	f107 0308 	add.w	r3, r7, #8
 8006d32:	4619      	mov	r1, r3
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f7ff ff30 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d3e:	2112      	movs	r1, #18
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 f9d5 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006d46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d48:	69fb      	ldr	r3, [r7, #28]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3720      	adds	r7, #32
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b088      	sub	sp, #32
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006d60:	2318      	movs	r3, #24
 8006d62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d64:	2340      	movs	r3, #64	; 0x40
 8006d66:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d70:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d72:	f107 0308 	add.w	r3, r7, #8
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7ff ff0e 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006d7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d82:	2118      	movs	r1, #24
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 f9b3 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006d8a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d8c:	69fb      	ldr	r3, [r7, #28]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3720      	adds	r7, #32
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}

08006d96 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006d96:	b580      	push	{r7, lr}
 8006d98:	b088      	sub	sp, #32
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006da4:	2319      	movs	r3, #25
 8006da6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006da8:	2340      	movs	r3, #64	; 0x40
 8006daa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006dac:	2300      	movs	r3, #0
 8006dae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006db4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006db6:	f107 0308 	add.w	r3, r7, #8
 8006dba:	4619      	mov	r1, r3
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f7ff feec 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dc6:	2119      	movs	r1, #25
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 f991 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006dce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dd0:	69fb      	ldr	r3, [r7, #28]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3720      	adds	r7, #32
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
	...

08006ddc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b088      	sub	sp, #32
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006de8:	230c      	movs	r3, #12
 8006dea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006dec:	2340      	movs	r3, #64	; 0x40
 8006dee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006df0:	2300      	movs	r3, #0
 8006df2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006df4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006df8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dfa:	f107 0308 	add.w	r3, r7, #8
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f7ff feca 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006e06:	4a05      	ldr	r2, [pc, #20]	; (8006e1c <SDMMC_CmdStopTransfer+0x40>)
 8006e08:	210c      	movs	r1, #12
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 f970 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006e10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e12:	69fb      	ldr	r3, [r7, #28]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3720      	adds	r7, #32
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}
 8006e1c:	05f5e100 	.word	0x05f5e100

08006e20 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08a      	sub	sp, #40	; 0x28
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006e30:	2307      	movs	r3, #7
 8006e32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e34:	2340      	movs	r3, #64	; 0x40
 8006e36:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e40:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e42:	f107 0310 	add.w	r3, r7, #16
 8006e46:	4619      	mov	r1, r3
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f7ff fea6 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e52:	2107      	movs	r1, #7
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	f000 f94b 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006e5a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3728      	adds	r7, #40	; 0x28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}

08006e66 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b088      	sub	sp, #32
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006e72:	2300      	movs	r3, #0
 8006e74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006e76:	2300      	movs	r3, #0
 8006e78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e84:	f107 0308 	add.w	r3, r7, #8
 8006e88:	4619      	mov	r1, r3
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff fe85 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 fb65 	bl	8007560 <SDMMC_GetCmdError>
 8006e96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e98:	69fb      	ldr	r3, [r7, #28]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3720      	adds	r7, #32
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b088      	sub	sp, #32
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006eaa:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006eae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006eb0:	2308      	movs	r3, #8
 8006eb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006eb4:	2340      	movs	r3, #64	; 0x40
 8006eb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ec0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ec2:	f107 0308 	add.w	r3, r7, #8
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f7ff fe66 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 faf8 	bl	80074c4 <SDMMC_GetCmdResp7>
 8006ed4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ed6:	69fb      	ldr	r3, [r7, #28]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3720      	adds	r7, #32
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b088      	sub	sp, #32
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006eee:	2337      	movs	r3, #55	; 0x37
 8006ef0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ef2:	2340      	movs	r3, #64	; 0x40
 8006ef4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006efa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006efe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f00:	f107 0308 	add.w	r3, r7, #8
 8006f04:	4619      	mov	r1, r3
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7ff fe47 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006f0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f10:	2137      	movs	r1, #55	; 0x37
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f8ec 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006f18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f1a:	69fb      	ldr	r3, [r7, #28]
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3720      	adds	r7, #32
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b088      	sub	sp, #32
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006f3a:	2329      	movs	r3, #41	; 0x29
 8006f3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f3e:	2340      	movs	r3, #64	; 0x40
 8006f40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f42:	2300      	movs	r3, #0
 8006f44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f4c:	f107 0308 	add.w	r3, r7, #8
 8006f50:	4619      	mov	r1, r3
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f7ff fe21 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f9ff 	bl	800735c <SDMMC_GetCmdResp3>
 8006f5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f60:	69fb      	ldr	r3, [r7, #28]
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3720      	adds	r7, #32
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b088      	sub	sp, #32
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006f78:	2306      	movs	r3, #6
 8006f7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f7c:	2340      	movs	r3, #64	; 0x40
 8006f7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f80:	2300      	movs	r3, #0
 8006f82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f8a:	f107 0308 	add.w	r3, r7, #8
 8006f8e:	4619      	mov	r1, r3
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7ff fe02 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f9a:	2106      	movs	r1, #6
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f000 f8a7 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006fa2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fa4:	69fb      	ldr	r3, [r7, #28]
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3720      	adds	r7, #32
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	b088      	sub	sp, #32
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006fba:	2333      	movs	r3, #51	; 0x33
 8006fbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006fbe:	2340      	movs	r3, #64	; 0x40
 8006fc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006fcc:	f107 0308 	add.w	r3, r7, #8
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7ff fde1 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fdc:	2133      	movs	r1, #51	; 0x33
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f886 	bl	80070f0 <SDMMC_GetCmdResp1>
 8006fe4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fe6:	69fb      	ldr	r3, [r7, #28]
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3720      	adds	r7, #32
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b088      	sub	sp, #32
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007000:	23c0      	movs	r3, #192	; 0xc0
 8007002:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007004:	2300      	movs	r3, #0
 8007006:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007008:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800700c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800700e:	f107 0308 	add.w	r3, r7, #8
 8007012:	4619      	mov	r1, r3
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f7ff fdc0 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f956 	bl	80072cc <SDMMC_GetCmdResp2>
 8007020:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007022:	69fb      	ldr	r3, [r7, #28]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3720      	adds	r7, #32
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b088      	sub	sp, #32
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800703a:	2309      	movs	r3, #9
 800703c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800703e:	23c0      	movs	r3, #192	; 0xc0
 8007040:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007042:	2300      	movs	r3, #0
 8007044:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007046:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800704a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800704c:	f107 0308 	add.w	r3, r7, #8
 8007050:	4619      	mov	r1, r3
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7ff fda1 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 f937 	bl	80072cc <SDMMC_GetCmdResp2>
 800705e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007060:	69fb      	ldr	r3, [r7, #28]
}
 8007062:	4618      	mov	r0, r3
 8007064:	3720      	adds	r7, #32
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}

0800706a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b088      	sub	sp, #32
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007074:	2300      	movs	r3, #0
 8007076:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007078:	2303      	movs	r3, #3
 800707a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800707c:	2340      	movs	r3, #64	; 0x40
 800707e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007080:	2300      	movs	r3, #0
 8007082:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007088:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800708a:	f107 0308 	add.w	r3, r7, #8
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7ff fd82 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	2103      	movs	r1, #3
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f99c 	bl	80073d8 <SDMMC_GetCmdResp6>
 80070a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070a2:	69fb      	ldr	r3, [r7, #28]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3720      	adds	r7, #32
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80070ba:	230d      	movs	r3, #13
 80070bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80070be:	2340      	movs	r3, #64	; 0x40
 80070c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80070c2:	2300      	movs	r3, #0
 80070c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80070c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80070cc:	f107 0308 	add.w	r3, r7, #8
 80070d0:	4619      	mov	r1, r3
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7ff fd61 	bl	8006b9a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80070d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80070dc:	210d      	movs	r1, #13
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f806 	bl	80070f0 <SDMMC_GetCmdResp1>
 80070e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070e6:	69fb      	ldr	r3, [r7, #28]
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3720      	adds	r7, #32
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	460b      	mov	r3, r1
 80070fa:	607a      	str	r2, [r7, #4]
 80070fc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80070fe:	4b70      	ldr	r3, [pc, #448]	; (80072c0 <SDMMC_GetCmdResp1+0x1d0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a70      	ldr	r2, [pc, #448]	; (80072c4 <SDMMC_GetCmdResp1+0x1d4>)
 8007104:	fba2 2303 	umull	r2, r3, r2, r3
 8007108:	0a5a      	lsrs	r2, r3, #9
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	fb02 f303 	mul.w	r3, r2, r3
 8007110:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	1e5a      	subs	r2, r3, #1
 8007116:	61fa      	str	r2, [r7, #28]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d102      	bne.n	8007122 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800711c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007120:	e0c9      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007126:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800712e:	2b00      	cmp	r3, #0
 8007130:	d0ef      	beq.n	8007112 <SDMMC_GetCmdResp1+0x22>
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007138:	2b00      	cmp	r3, #0
 800713a:	d1ea      	bne.n	8007112 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007140:	f003 0304 	and.w	r3, r3, #4
 8007144:	2b00      	cmp	r3, #0
 8007146:	d004      	beq.n	8007152 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2204      	movs	r2, #4
 800714c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800714e:	2304      	movs	r3, #4
 8007150:	e0b1      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	d004      	beq.n	8007168 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2201      	movs	r2, #1
 8007162:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007164:	2301      	movs	r3, #1
 8007166:	e0a6      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	22c5      	movs	r2, #197	; 0xc5
 800716c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f7ff fd3d 	bl	8006bee <SDIO_GetCommandResponse>
 8007174:	4603      	mov	r3, r0
 8007176:	461a      	mov	r2, r3
 8007178:	7afb      	ldrb	r3, [r7, #11]
 800717a:	4293      	cmp	r3, r2
 800717c:	d001      	beq.n	8007182 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800717e:	2301      	movs	r3, #1
 8007180:	e099      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007182:	2100      	movs	r1, #0
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f7ff fd3f 	bl	8006c08 <SDIO_GetResponse>
 800718a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	4b4e      	ldr	r3, [pc, #312]	; (80072c8 <SDMMC_GetCmdResp1+0x1d8>)
 8007190:	4013      	ands	r3, r2
 8007192:	2b00      	cmp	r3, #0
 8007194:	d101      	bne.n	800719a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007196:	2300      	movs	r3, #0
 8007198:	e08d      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2b00      	cmp	r3, #0
 800719e:	da02      	bge.n	80071a6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80071a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80071a4:	e087      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d001      	beq.n	80071b4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80071b0:	2340      	movs	r3, #64	; 0x40
 80071b2:	e080      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80071be:	2380      	movs	r3, #128	; 0x80
 80071c0:	e079      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d002      	beq.n	80071d2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80071cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071d0:	e071      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d002      	beq.n	80071e2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80071dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071e0:	e069      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d002      	beq.n	80071f2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80071ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071f0:	e061      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d002      	beq.n	8007202 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80071fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007200:	e059      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d002      	beq.n	8007212 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800720c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007210:	e051      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d002      	beq.n	8007222 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800721c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007220:	e049      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d002      	beq.n	8007232 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800722c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007230:	e041      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d002      	beq.n	8007242 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800723c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007240:	e039      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800724c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007250:	e031      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800725c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007260:	e029      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800726c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007270:	e021      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d002      	beq.n	8007282 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800727c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007280:	e019      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007288:	2b00      	cmp	r3, #0
 800728a:	d002      	beq.n	8007292 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800728c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007290:	e011      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800729c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072a0:	e009      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f003 0308 	and.w	r3, r3, #8
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80072ac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80072b0:	e001      	b.n	80072b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80072b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3720      	adds	r7, #32
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	20000004 	.word	0x20000004
 80072c4:	10624dd3 	.word	0x10624dd3
 80072c8:	fdffe008 	.word	0xfdffe008

080072cc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b085      	sub	sp, #20
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80072d4:	4b1f      	ldr	r3, [pc, #124]	; (8007354 <SDMMC_GetCmdResp2+0x88>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a1f      	ldr	r2, [pc, #124]	; (8007358 <SDMMC_GetCmdResp2+0x8c>)
 80072da:	fba2 2303 	umull	r2, r3, r2, r3
 80072de:	0a5b      	lsrs	r3, r3, #9
 80072e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80072e4:	fb02 f303 	mul.w	r3, r2, r3
 80072e8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	1e5a      	subs	r2, r3, #1
 80072ee:	60fa      	str	r2, [r7, #12]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d102      	bne.n	80072fa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80072f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80072f8:	e026      	b.n	8007348 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072fe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007306:	2b00      	cmp	r3, #0
 8007308:	d0ef      	beq.n	80072ea <SDMMC_GetCmdResp2+0x1e>
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1ea      	bne.n	80072ea <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007318:	f003 0304 	and.w	r3, r3, #4
 800731c:	2b00      	cmp	r3, #0
 800731e:	d004      	beq.n	800732a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2204      	movs	r2, #4
 8007324:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007326:	2304      	movs	r3, #4
 8007328:	e00e      	b.n	8007348 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	2b00      	cmp	r3, #0
 8007334:	d004      	beq.n	8007340 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2201      	movs	r2, #1
 800733a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800733c:	2301      	movs	r3, #1
 800733e:	e003      	b.n	8007348 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	22c5      	movs	r2, #197	; 0xc5
 8007344:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007346:	2300      	movs	r3, #0
}
 8007348:	4618      	mov	r0, r3
 800734a:	3714      	adds	r7, #20
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr
 8007354:	20000004 	.word	0x20000004
 8007358:	10624dd3 	.word	0x10624dd3

0800735c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007364:	4b1a      	ldr	r3, [pc, #104]	; (80073d0 <SDMMC_GetCmdResp3+0x74>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a1a      	ldr	r2, [pc, #104]	; (80073d4 <SDMMC_GetCmdResp3+0x78>)
 800736a:	fba2 2303 	umull	r2, r3, r2, r3
 800736e:	0a5b      	lsrs	r3, r3, #9
 8007370:	f241 3288 	movw	r2, #5000	; 0x1388
 8007374:	fb02 f303 	mul.w	r3, r2, r3
 8007378:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	1e5a      	subs	r2, r3, #1
 800737e:	60fa      	str	r2, [r7, #12]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d102      	bne.n	800738a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007384:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007388:	e01b      	b.n	80073c2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800738e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007396:	2b00      	cmp	r3, #0
 8007398:	d0ef      	beq.n	800737a <SDMMC_GetCmdResp3+0x1e>
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1ea      	bne.n	800737a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073a8:	f003 0304 	and.w	r3, r3, #4
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d004      	beq.n	80073ba <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2204      	movs	r2, #4
 80073b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80073b6:	2304      	movs	r3, #4
 80073b8:	e003      	b.n	80073c2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	22c5      	movs	r2, #197	; 0xc5
 80073be:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3714      	adds	r7, #20
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop
 80073d0:	20000004 	.word	0x20000004
 80073d4:	10624dd3 	.word	0x10624dd3

080073d8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b088      	sub	sp, #32
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	460b      	mov	r3, r1
 80073e2:	607a      	str	r2, [r7, #4]
 80073e4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80073e6:	4b35      	ldr	r3, [pc, #212]	; (80074bc <SDMMC_GetCmdResp6+0xe4>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a35      	ldr	r2, [pc, #212]	; (80074c0 <SDMMC_GetCmdResp6+0xe8>)
 80073ec:	fba2 2303 	umull	r2, r3, r2, r3
 80073f0:	0a5b      	lsrs	r3, r3, #9
 80073f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80073f6:	fb02 f303 	mul.w	r3, r2, r3
 80073fa:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	1e5a      	subs	r2, r3, #1
 8007400:	61fa      	str	r2, [r7, #28]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007406:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800740a:	e052      	b.n	80074b2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007410:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007418:	2b00      	cmp	r3, #0
 800741a:	d0ef      	beq.n	80073fc <SDMMC_GetCmdResp6+0x24>
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1ea      	bne.n	80073fc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800742a:	f003 0304 	and.w	r3, r3, #4
 800742e:	2b00      	cmp	r3, #0
 8007430:	d004      	beq.n	800743c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2204      	movs	r2, #4
 8007436:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007438:	2304      	movs	r3, #4
 800743a:	e03a      	b.n	80074b2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d004      	beq.n	8007452 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2201      	movs	r2, #1
 800744c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800744e:	2301      	movs	r3, #1
 8007450:	e02f      	b.n	80074b2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	f7ff fbcb 	bl	8006bee <SDIO_GetCommandResponse>
 8007458:	4603      	mov	r3, r0
 800745a:	461a      	mov	r2, r3
 800745c:	7afb      	ldrb	r3, [r7, #11]
 800745e:	4293      	cmp	r3, r2
 8007460:	d001      	beq.n	8007466 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007462:	2301      	movs	r3, #1
 8007464:	e025      	b.n	80074b2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	22c5      	movs	r2, #197	; 0xc5
 800746a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800746c:	2100      	movs	r1, #0
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7ff fbca 	bl	8006c08 <SDIO_GetResponse>
 8007474:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d106      	bne.n	800748e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	0c1b      	lsrs	r3, r3, #16
 8007484:	b29a      	uxth	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800748a:	2300      	movs	r3, #0
 800748c:	e011      	b.n	80074b2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007494:	2b00      	cmp	r3, #0
 8007496:	d002      	beq.n	800749e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007498:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800749c:	e009      	b.n	80074b2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d002      	beq.n	80074ae <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80074a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80074ac:	e001      	b.n	80074b2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80074ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3720      	adds	r7, #32
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	20000004 	.word	0x20000004
 80074c0:	10624dd3 	.word	0x10624dd3

080074c4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80074cc:	4b22      	ldr	r3, [pc, #136]	; (8007558 <SDMMC_GetCmdResp7+0x94>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a22      	ldr	r2, [pc, #136]	; (800755c <SDMMC_GetCmdResp7+0x98>)
 80074d2:	fba2 2303 	umull	r2, r3, r2, r3
 80074d6:	0a5b      	lsrs	r3, r3, #9
 80074d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074dc:	fb02 f303 	mul.w	r3, r2, r3
 80074e0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	1e5a      	subs	r2, r3, #1
 80074e6:	60fa      	str	r2, [r7, #12]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d102      	bne.n	80074f2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80074ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80074f0:	e02c      	b.n	800754c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074f6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d0ef      	beq.n	80074e2 <SDMMC_GetCmdResp7+0x1e>
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007508:	2b00      	cmp	r3, #0
 800750a:	d1ea      	bne.n	80074e2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007510:	f003 0304 	and.w	r3, r3, #4
 8007514:	2b00      	cmp	r3, #0
 8007516:	d004      	beq.n	8007522 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2204      	movs	r2, #4
 800751c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800751e:	2304      	movs	r3, #4
 8007520:	e014      	b.n	800754c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	2b00      	cmp	r3, #0
 800752c:	d004      	beq.n	8007538 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007534:	2301      	movs	r3, #1
 8007536:	e009      	b.n	800754c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800753c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007540:	2b00      	cmp	r3, #0
 8007542:	d002      	beq.n	800754a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2240      	movs	r2, #64	; 0x40
 8007548:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800754a:	2300      	movs	r3, #0
  
}
 800754c:	4618      	mov	r0, r3
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr
 8007558:	20000004 	.word	0x20000004
 800755c:	10624dd3 	.word	0x10624dd3

08007560 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007568:	4b11      	ldr	r3, [pc, #68]	; (80075b0 <SDMMC_GetCmdError+0x50>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a11      	ldr	r2, [pc, #68]	; (80075b4 <SDMMC_GetCmdError+0x54>)
 800756e:	fba2 2303 	umull	r2, r3, r2, r3
 8007572:	0a5b      	lsrs	r3, r3, #9
 8007574:	f241 3288 	movw	r2, #5000	; 0x1388
 8007578:	fb02 f303 	mul.w	r3, r2, r3
 800757c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	1e5a      	subs	r2, r3, #1
 8007582:	60fa      	str	r2, [r7, #12]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d102      	bne.n	800758e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007588:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800758c:	e009      	b.n	80075a2 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0f1      	beq.n	800757e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	22c5      	movs	r2, #197	; 0xc5
 800759e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3714      	adds	r7, #20
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr
 80075ae:	bf00      	nop
 80075b0:	20000004 	.word	0x20000004
 80075b4:	10624dd3 	.word	0x10624dd3

080075b8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80075bc:	4904      	ldr	r1, [pc, #16]	; (80075d0 <MX_FATFS_Init+0x18>)
 80075be:	4805      	ldr	r0, [pc, #20]	; (80075d4 <MX_FATFS_Init+0x1c>)
 80075c0:	f002 ffe4 	bl	800a58c <FATFS_LinkDriver>
 80075c4:	4603      	mov	r3, r0
 80075c6:	461a      	mov	r2, r3
 80075c8:	4b03      	ldr	r3, [pc, #12]	; (80075d8 <MX_FATFS_Init+0x20>)
 80075ca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80075cc:	bf00      	nop
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	20000b44 	.word	0x20000b44
 80075d4:	0800afac 	.word	0x0800afac
 80075d8:	20000b40 	.word	0x20000b40

080075dc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80075dc:	b480      	push	{r7}
 80075de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80075e0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b082      	sub	sp, #8
 80075f0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80075f6:	f000 f8ac 	bl	8007752 <BSP_SD_IsDetected>
 80075fa:	4603      	mov	r3, r0
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d001      	beq.n	8007604 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e012      	b.n	800762a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007604:	480b      	ldr	r0, [pc, #44]	; (8007634 <BSP_SD_Init+0x48>)
 8007606:	f7fc fed3 	bl	80043b0 <HAL_SD_Init>
 800760a:	4603      	mov	r3, r0
 800760c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800760e:	79fb      	ldrb	r3, [r7, #7]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d109      	bne.n	8007628 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007614:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007618:	4806      	ldr	r0, [pc, #24]	; (8007634 <BSP_SD_Init+0x48>)
 800761a:	f7fd fe2d 	bl	8005278 <HAL_SD_ConfigWideBusOperation>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d001      	beq.n	8007628 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8007628:	79fb      	ldrb	r3, [r7, #7]
}
 800762a:	4618      	mov	r0, r3
 800762c:	3708      	adds	r7, #8
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	20000140 	.word	0x20000140

08007638 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b088      	sub	sp, #32
 800763c:	af02      	add	r7, sp, #8
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	607a      	str	r2, [r7, #4]
 8007644:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007646:	2300      	movs	r3, #0
 8007648:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	68f9      	ldr	r1, [r7, #12]
 8007654:	4806      	ldr	r0, [pc, #24]	; (8007670 <BSP_SD_ReadBlocks+0x38>)
 8007656:	f7fc ff5b 	bl	8004510 <HAL_SD_ReadBlocks>
 800765a:	4603      	mov	r3, r0
 800765c:	2b00      	cmp	r3, #0
 800765e:	d001      	beq.n	8007664 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007660:	2301      	movs	r3, #1
 8007662:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007664:	7dfb      	ldrb	r3, [r7, #23]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3718      	adds	r7, #24
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	20000140 	.word	0x20000140

08007674 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b088      	sub	sp, #32
 8007678:	af02      	add	r7, sp, #8
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
 8007680:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007682:	2300      	movs	r3, #0
 8007684:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	9300      	str	r3, [sp, #0]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	68ba      	ldr	r2, [r7, #8]
 800768e:	68f9      	ldr	r1, [r7, #12]
 8007690:	4806      	ldr	r0, [pc, #24]	; (80076ac <BSP_SD_WriteBlocks+0x38>)
 8007692:	f7fd f91b 	bl	80048cc <HAL_SD_WriteBlocks>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d001      	beq.n	80076a0 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80076a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3718      	adds	r7, #24
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	20000140 	.word	0x20000140

080076b0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80076b4:	4805      	ldr	r0, [pc, #20]	; (80076cc <BSP_SD_GetCardState+0x1c>)
 80076b6:	f7fd fe79 	bl	80053ac <HAL_SD_GetCardState>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b04      	cmp	r3, #4
 80076be:	bf14      	ite	ne
 80076c0:	2301      	movne	r3, #1
 80076c2:	2300      	moveq	r3, #0
 80076c4:	b2db      	uxtb	r3, r3
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	20000140 	.word	0x20000140

080076d0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80076d8:	6879      	ldr	r1, [r7, #4]
 80076da:	4803      	ldr	r0, [pc, #12]	; (80076e8 <BSP_SD_GetCardInfo+0x18>)
 80076dc:	f7fd fda0 	bl	8005220 <HAL_SD_GetCardInfo>
}
 80076e0:	bf00      	nop
 80076e2:	3708      	adds	r7, #8
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	20000140 	.word	0x20000140

080076ec <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80076f4:	f000 f818 	bl	8007728 <BSP_SD_AbortCallback>
}
 80076f8:	bf00      	nop
 80076fa:	3708      	adds	r7, #8
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8007708:	f000 f815 	bl	8007736 <BSP_SD_WriteCpltCallback>
}
 800770c:	bf00      	nop
 800770e:	3708      	adds	r7, #8
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b082      	sub	sp, #8
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800771c:	f000 f812 	bl	8007744 <BSP_SD_ReadCpltCallback>
}
 8007720:	bf00      	nop
 8007722:	3708      	adds	r7, #8
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8007728:	b480      	push	{r7}
 800772a:	af00      	add	r7, sp, #0

}
 800772c:	bf00      	nop
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 8007736:	b480      	push	{r7}
 8007738:	af00      	add	r7, sp, #0

}
 800773a:	bf00      	nop
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 8007744:	b480      	push	{r7}
 8007746:	af00      	add	r7, sp, #0

}
 8007748:	bf00      	nop
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b082      	sub	sp, #8
 8007756:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007758:	2301      	movs	r3, #1
 800775a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800775c:	f000 f80c 	bl	8007778 <BSP_PlatformIsDetected>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8007766:	2300      	movs	r3, #0
 8007768:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800776a:	79fb      	ldrb	r3, [r7, #7]
 800776c:	b2db      	uxtb	r3, r3
}
 800776e:	4618      	mov	r0, r3
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
	...

08007778 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800777e:	2301      	movs	r3, #1
 8007780:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8007782:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007786:	4806      	ldr	r0, [pc, #24]	; (80077a0 <BSP_PlatformIsDetected+0x28>)
 8007788:	f7fa fe6a 	bl	8002460 <HAL_GPIO_ReadPin>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d001      	beq.n	8007796 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8007792:	2300      	movs	r3, #0
 8007794:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8007796:	79fb      	ldrb	r3, [r7, #7]
}
 8007798:	4618      	mov	r0, r3
 800779a:	3708      	adds	r7, #8
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	40020400 	.word	0x40020400

080077a4 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b082      	sub	sp, #8
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	4603      	mov	r3, r0
 80077ac:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80077ae:	4b0b      	ldr	r3, [pc, #44]	; (80077dc <SD_CheckStatus+0x38>)
 80077b0:	2201      	movs	r2, #1
 80077b2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80077b4:	f7ff ff7c 	bl	80076b0 <BSP_SD_GetCardState>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d107      	bne.n	80077ce <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80077be:	4b07      	ldr	r3, [pc, #28]	; (80077dc <SD_CheckStatus+0x38>)
 80077c0:	781b      	ldrb	r3, [r3, #0]
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	f023 0301 	bic.w	r3, r3, #1
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	4b04      	ldr	r3, [pc, #16]	; (80077dc <SD_CheckStatus+0x38>)
 80077cc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80077ce:	4b03      	ldr	r3, [pc, #12]	; (80077dc <SD_CheckStatus+0x38>)
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	b2db      	uxtb	r3, r3
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3708      	adds	r7, #8
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	2000000d 	.word	0x2000000d

080077e0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	4603      	mov	r3, r0
 80077e8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80077ea:	4b0b      	ldr	r3, [pc, #44]	; (8007818 <SD_initialize+0x38>)
 80077ec:	2201      	movs	r2, #1
 80077ee:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80077f0:	f7ff fefc 	bl	80075ec <BSP_SD_Init>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d107      	bne.n	800780a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80077fa:	79fb      	ldrb	r3, [r7, #7]
 80077fc:	4618      	mov	r0, r3
 80077fe:	f7ff ffd1 	bl	80077a4 <SD_CheckStatus>
 8007802:	4603      	mov	r3, r0
 8007804:	461a      	mov	r2, r3
 8007806:	4b04      	ldr	r3, [pc, #16]	; (8007818 <SD_initialize+0x38>)
 8007808:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800780a:	4b03      	ldr	r3, [pc, #12]	; (8007818 <SD_initialize+0x38>)
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	b2db      	uxtb	r3, r3
}
 8007810:	4618      	mov	r0, r3
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	2000000d 	.word	0x2000000d

0800781c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b082      	sub	sp, #8
 8007820:	af00      	add	r7, sp, #0
 8007822:	4603      	mov	r3, r0
 8007824:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8007826:	79fb      	ldrb	r3, [r7, #7]
 8007828:	4618      	mov	r0, r3
 800782a:	f7ff ffbb 	bl	80077a4 <SD_CheckStatus>
 800782e:	4603      	mov	r3, r0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3708      	adds	r7, #8
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b086      	sub	sp, #24
 800783c:	af00      	add	r7, sp, #0
 800783e:	60b9      	str	r1, [r7, #8]
 8007840:	607a      	str	r2, [r7, #4]
 8007842:	603b      	str	r3, [r7, #0]
 8007844:	4603      	mov	r3, r0
 8007846:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800784c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	6879      	ldr	r1, [r7, #4]
 8007854:	68b8      	ldr	r0, [r7, #8]
 8007856:	f7ff feef 	bl	8007638 <BSP_SD_ReadBlocks>
 800785a:	4603      	mov	r3, r0
 800785c:	2b00      	cmp	r3, #0
 800785e:	d107      	bne.n	8007870 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007860:	bf00      	nop
 8007862:	f7ff ff25 	bl	80076b0 <BSP_SD_GetCardState>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1fa      	bne.n	8007862 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800786c:	2300      	movs	r3, #0
 800786e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8007870:	7dfb      	ldrb	r3, [r7, #23]
}
 8007872:	4618      	mov	r0, r3
 8007874:	3718      	adds	r7, #24
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800787a:	b580      	push	{r7, lr}
 800787c:	b086      	sub	sp, #24
 800787e:	af00      	add	r7, sp, #0
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
 8007884:	603b      	str	r3, [r7, #0]
 8007886:	4603      	mov	r3, r0
 8007888:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800788e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007892:	683a      	ldr	r2, [r7, #0]
 8007894:	6879      	ldr	r1, [r7, #4]
 8007896:	68b8      	ldr	r0, [r7, #8]
 8007898:	f7ff feec 	bl	8007674 <BSP_SD_WriteBlocks>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d107      	bne.n	80078b2 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 80078a2:	bf00      	nop
 80078a4:	f7ff ff04 	bl	80076b0 <BSP_SD_GetCardState>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d1fa      	bne.n	80078a4 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80078ae:	2300      	movs	r3, #0
 80078b0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80078b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3718      	adds	r7, #24
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b08c      	sub	sp, #48	; 0x30
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	4603      	mov	r3, r0
 80078c4:	603a      	str	r2, [r7, #0]
 80078c6:	71fb      	strb	r3, [r7, #7]
 80078c8:	460b      	mov	r3, r1
 80078ca:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80078d2:	4b25      	ldr	r3, [pc, #148]	; (8007968 <SD_ioctl+0xac>)
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d001      	beq.n	80078e4 <SD_ioctl+0x28>
 80078e0:	2303      	movs	r3, #3
 80078e2:	e03c      	b.n	800795e <SD_ioctl+0xa2>

  switch (cmd)
 80078e4:	79bb      	ldrb	r3, [r7, #6]
 80078e6:	2b03      	cmp	r3, #3
 80078e8:	d834      	bhi.n	8007954 <SD_ioctl+0x98>
 80078ea:	a201      	add	r2, pc, #4	; (adr r2, 80078f0 <SD_ioctl+0x34>)
 80078ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f0:	08007901 	.word	0x08007901
 80078f4:	08007909 	.word	0x08007909
 80078f8:	08007921 	.word	0x08007921
 80078fc:	0800793b 	.word	0x0800793b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8007900:	2300      	movs	r3, #0
 8007902:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007906:	e028      	b.n	800795a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007908:	f107 030c 	add.w	r3, r7, #12
 800790c:	4618      	mov	r0, r3
 800790e:	f7ff fedf 	bl	80076d0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8007912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007918:	2300      	movs	r3, #0
 800791a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800791e:	e01c      	b.n	800795a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007920:	f107 030c 	add.w	r3, r7, #12
 8007924:	4618      	mov	r0, r3
 8007926:	f7ff fed3 	bl	80076d0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800792a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792c:	b29a      	uxth	r2, r3
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8007932:	2300      	movs	r3, #0
 8007934:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007938:	e00f      	b.n	800795a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800793a:	f107 030c 	add.w	r3, r7, #12
 800793e:	4618      	mov	r0, r3
 8007940:	f7ff fec6 	bl	80076d0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007946:	0a5a      	lsrs	r2, r3, #9
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800794c:	2300      	movs	r3, #0
 800794e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007952:	e002      	b.n	800795a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8007954:	2304      	movs	r3, #4
 8007956:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800795a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800795e:	4618      	mov	r0, r3
 8007960:	3730      	adds	r7, #48	; 0x30
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	2000000d 	.word	0x2000000d

0800796c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	4603      	mov	r3, r0
 8007974:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	4a08      	ldr	r2, [pc, #32]	; (800799c <disk_status+0x30>)
 800797a:	009b      	lsls	r3, r3, #2
 800797c:	4413      	add	r3, r2
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	79fa      	ldrb	r2, [r7, #7]
 8007984:	4905      	ldr	r1, [pc, #20]	; (800799c <disk_status+0x30>)
 8007986:	440a      	add	r2, r1
 8007988:	7a12      	ldrb	r2, [r2, #8]
 800798a:	4610      	mov	r0, r2
 800798c:	4798      	blx	r3
 800798e:	4603      	mov	r3, r0
 8007990:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007992:	7bfb      	ldrb	r3, [r7, #15]
}
 8007994:	4618      	mov	r0, r3
 8007996:	3710      	adds	r7, #16
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}
 800799c:	20000da0 	.word	0x20000da0

080079a0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	4603      	mov	r3, r0
 80079a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80079aa:	2300      	movs	r3, #0
 80079ac:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80079ae:	79fb      	ldrb	r3, [r7, #7]
 80079b0:	4a0d      	ldr	r2, [pc, #52]	; (80079e8 <disk_initialize+0x48>)
 80079b2:	5cd3      	ldrb	r3, [r2, r3]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d111      	bne.n	80079dc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80079b8:	79fb      	ldrb	r3, [r7, #7]
 80079ba:	4a0b      	ldr	r2, [pc, #44]	; (80079e8 <disk_initialize+0x48>)
 80079bc:	2101      	movs	r1, #1
 80079be:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80079c0:	79fb      	ldrb	r3, [r7, #7]
 80079c2:	4a09      	ldr	r2, [pc, #36]	; (80079e8 <disk_initialize+0x48>)
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	4413      	add	r3, r2
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	79fa      	ldrb	r2, [r7, #7]
 80079ce:	4906      	ldr	r1, [pc, #24]	; (80079e8 <disk_initialize+0x48>)
 80079d0:	440a      	add	r2, r1
 80079d2:	7a12      	ldrb	r2, [r2, #8]
 80079d4:	4610      	mov	r0, r2
 80079d6:	4798      	blx	r3
 80079d8:	4603      	mov	r3, r0
 80079da:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80079dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	20000da0 	.word	0x20000da0

080079ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80079ec:	b590      	push	{r4, r7, lr}
 80079ee:	b087      	sub	sp, #28
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	60b9      	str	r1, [r7, #8]
 80079f4:	607a      	str	r2, [r7, #4]
 80079f6:	603b      	str	r3, [r7, #0]
 80079f8:	4603      	mov	r3, r0
 80079fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80079fc:	7bfb      	ldrb	r3, [r7, #15]
 80079fe:	4a0a      	ldr	r2, [pc, #40]	; (8007a28 <disk_read+0x3c>)
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	4413      	add	r3, r2
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	689c      	ldr	r4, [r3, #8]
 8007a08:	7bfb      	ldrb	r3, [r7, #15]
 8007a0a:	4a07      	ldr	r2, [pc, #28]	; (8007a28 <disk_read+0x3c>)
 8007a0c:	4413      	add	r3, r2
 8007a0e:	7a18      	ldrb	r0, [r3, #8]
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	68b9      	ldr	r1, [r7, #8]
 8007a16:	47a0      	blx	r4
 8007a18:	4603      	mov	r3, r0
 8007a1a:	75fb      	strb	r3, [r7, #23]
  return res;
 8007a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	371c      	adds	r7, #28
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd90      	pop	{r4, r7, pc}
 8007a26:	bf00      	nop
 8007a28:	20000da0 	.word	0x20000da0

08007a2c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007a2c:	b590      	push	{r4, r7, lr}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	607a      	str	r2, [r7, #4]
 8007a36:	603b      	str	r3, [r7, #0]
 8007a38:	4603      	mov	r3, r0
 8007a3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
 8007a3e:	4a0a      	ldr	r2, [pc, #40]	; (8007a68 <disk_write+0x3c>)
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	4413      	add	r3, r2
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	68dc      	ldr	r4, [r3, #12]
 8007a48:	7bfb      	ldrb	r3, [r7, #15]
 8007a4a:	4a07      	ldr	r2, [pc, #28]	; (8007a68 <disk_write+0x3c>)
 8007a4c:	4413      	add	r3, r2
 8007a4e:	7a18      	ldrb	r0, [r3, #8]
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	68b9      	ldr	r1, [r7, #8]
 8007a56:	47a0      	blx	r4
 8007a58:	4603      	mov	r3, r0
 8007a5a:	75fb      	strb	r3, [r7, #23]
  return res;
 8007a5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	371c      	adds	r7, #28
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd90      	pop	{r4, r7, pc}
 8007a66:	bf00      	nop
 8007a68:	20000da0 	.word	0x20000da0

08007a6c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	603a      	str	r2, [r7, #0]
 8007a76:	71fb      	strb	r3, [r7, #7]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	4a09      	ldr	r2, [pc, #36]	; (8007aa4 <disk_ioctl+0x38>)
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	691b      	ldr	r3, [r3, #16]
 8007a88:	79fa      	ldrb	r2, [r7, #7]
 8007a8a:	4906      	ldr	r1, [pc, #24]	; (8007aa4 <disk_ioctl+0x38>)
 8007a8c:	440a      	add	r2, r1
 8007a8e:	7a10      	ldrb	r0, [r2, #8]
 8007a90:	79b9      	ldrb	r1, [r7, #6]
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	4798      	blx	r3
 8007a96:	4603      	mov	r3, r0
 8007a98:	73fb      	strb	r3, [r7, #15]
  return res;
 8007a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	20000da0 	.word	0x20000da0

08007aa8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b085      	sub	sp, #20
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007ab8:	89fb      	ldrh	r3, [r7, #14]
 8007aba:	021b      	lsls	r3, r3, #8
 8007abc:	b21a      	sxth	r2, r3
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	b21b      	sxth	r3, r3
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	b21b      	sxth	r3, r3
 8007ac8:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007aca:	89fb      	ldrh	r3, [r7, #14]
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b085      	sub	sp, #20
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	3303      	adds	r3, #3
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	021b      	lsls	r3, r3, #8
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	3202      	adds	r2, #2
 8007af0:	7812      	ldrb	r2, [r2, #0]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	021b      	lsls	r3, r3, #8
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	3201      	adds	r2, #1
 8007afe:	7812      	ldrb	r2, [r2, #0]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	021b      	lsls	r3, r3, #8
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	7812      	ldrb	r2, [r2, #0]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	60fb      	str	r3, [r7, #12]
	return rv;
 8007b10:	68fb      	ldr	r3, [r7, #12]
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3714      	adds	r7, #20
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr

08007b1e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007b1e:	b480      	push	{r7}
 8007b20:	b083      	sub	sp, #12
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	6078      	str	r0, [r7, #4]
 8007b26:	460b      	mov	r3, r1
 8007b28:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	1c5a      	adds	r2, r3, #1
 8007b2e:	607a      	str	r2, [r7, #4]
 8007b30:	887a      	ldrh	r2, [r7, #2]
 8007b32:	b2d2      	uxtb	r2, r2
 8007b34:	701a      	strb	r2, [r3, #0]
 8007b36:	887b      	ldrh	r3, [r7, #2]
 8007b38:	0a1b      	lsrs	r3, r3, #8
 8007b3a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	1c5a      	adds	r2, r3, #1
 8007b40:	607a      	str	r2, [r7, #4]
 8007b42:	887a      	ldrh	r2, [r7, #2]
 8007b44:	b2d2      	uxtb	r2, r2
 8007b46:	701a      	strb	r2, [r3, #0]
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	1c5a      	adds	r2, r3, #1
 8007b62:	607a      	str	r2, [r7, #4]
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	b2d2      	uxtb	r2, r2
 8007b68:	701a      	strb	r2, [r3, #0]
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	0a1b      	lsrs	r3, r3, #8
 8007b6e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	1c5a      	adds	r2, r3, #1
 8007b74:	607a      	str	r2, [r7, #4]
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	b2d2      	uxtb	r2, r2
 8007b7a:	701a      	strb	r2, [r3, #0]
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	0a1b      	lsrs	r3, r3, #8
 8007b80:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	1c5a      	adds	r2, r3, #1
 8007b86:	607a      	str	r2, [r7, #4]
 8007b88:	683a      	ldr	r2, [r7, #0]
 8007b8a:	b2d2      	uxtb	r2, r2
 8007b8c:	701a      	strb	r2, [r3, #0]
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	0a1b      	lsrs	r3, r3, #8
 8007b92:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	1c5a      	adds	r2, r3, #1
 8007b98:	607a      	str	r2, [r7, #4]
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	b2d2      	uxtb	r2, r2
 8007b9e:	701a      	strb	r2, [r3, #0]
}
 8007ba0:	bf00      	nop
 8007ba2:	370c      	adds	r7, #12
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00d      	beq.n	8007be2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007bc6:	693a      	ldr	r2, [r7, #16]
 8007bc8:	1c53      	adds	r3, r2, #1
 8007bca:	613b      	str	r3, [r7, #16]
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	1c59      	adds	r1, r3, #1
 8007bd0:	6179      	str	r1, [r7, #20]
 8007bd2:	7812      	ldrb	r2, [r2, #0]
 8007bd4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	3b01      	subs	r3, #1
 8007bda:	607b      	str	r3, [r7, #4]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1f1      	bne.n	8007bc6 <mem_cpy+0x1a>
	}
}
 8007be2:	bf00      	nop
 8007be4:	371c      	adds	r7, #28
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007bee:	b480      	push	{r7}
 8007bf0:	b087      	sub	sp, #28
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	60b9      	str	r1, [r7, #8]
 8007bf8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	1c5a      	adds	r2, r3, #1
 8007c02:	617a      	str	r2, [r7, #20]
 8007c04:	68ba      	ldr	r2, [r7, #8]
 8007c06:	b2d2      	uxtb	r2, r2
 8007c08:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	607b      	str	r3, [r7, #4]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1f3      	bne.n	8007bfe <mem_set+0x10>
}
 8007c16:	bf00      	nop
 8007c18:	bf00      	nop
 8007c1a:	371c      	adds	r7, #28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007c24:	b480      	push	{r7}
 8007c26:	b089      	sub	sp, #36	; 0x24
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	61fb      	str	r3, [r7, #28]
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	1c5a      	adds	r2, r3, #1
 8007c40:	61fa      	str	r2, [r7, #28]
 8007c42:	781b      	ldrb	r3, [r3, #0]
 8007c44:	4619      	mov	r1, r3
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	1c5a      	adds	r2, r3, #1
 8007c4a:	61ba      	str	r2, [r7, #24]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	1acb      	subs	r3, r1, r3
 8007c50:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	3b01      	subs	r3, #1
 8007c56:	607b      	str	r3, [r7, #4]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d002      	beq.n	8007c64 <mem_cmp+0x40>
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d0eb      	beq.n	8007c3c <mem_cmp+0x18>

	return r;
 8007c64:	697b      	ldr	r3, [r7, #20]
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3724      	adds	r7, #36	; 0x24
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007c72:	b480      	push	{r7}
 8007c74:	b083      	sub	sp, #12
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
 8007c7a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007c7c:	e002      	b.n	8007c84 <chk_chr+0x12>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3301      	adds	r3, #1
 8007c82:	607b      	str	r3, [r7, #4]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d005      	beq.n	8007c98 <chk_chr+0x26>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	461a      	mov	r2, r3
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d1f2      	bne.n	8007c7e <chk_chr+0xc>
	return *str;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	781b      	ldrb	r3, [r3, #0]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	60bb      	str	r3, [r7, #8]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	60fb      	str	r3, [r7, #12]
 8007cba:	e029      	b.n	8007d10 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007cbc:	4a27      	ldr	r2, [pc, #156]	; (8007d5c <chk_lock+0xb4>)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	011b      	lsls	r3, r3, #4
 8007cc2:	4413      	add	r3, r2
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d01d      	beq.n	8007d06 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007cca:	4a24      	ldr	r2, [pc, #144]	; (8007d5c <chk_lock+0xb4>)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	011b      	lsls	r3, r3, #4
 8007cd0:	4413      	add	r3, r2
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d116      	bne.n	8007d0a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007cdc:	4a1f      	ldr	r2, [pc, #124]	; (8007d5c <chk_lock+0xb4>)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	011b      	lsls	r3, r3, #4
 8007ce2:	4413      	add	r3, r2
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d10c      	bne.n	8007d0a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007cf0:	4a1a      	ldr	r2, [pc, #104]	; (8007d5c <chk_lock+0xb4>)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	011b      	lsls	r3, r3, #4
 8007cf6:	4413      	add	r3, r2
 8007cf8:	3308      	adds	r3, #8
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d102      	bne.n	8007d0a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d04:	e007      	b.n	8007d16 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007d06:	2301      	movs	r3, #1
 8007d08:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	60fb      	str	r3, [r7, #12]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d9d2      	bls.n	8007cbc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2b02      	cmp	r3, #2
 8007d1a:	d109      	bne.n	8007d30 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d102      	bne.n	8007d28 <chk_lock+0x80>
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d101      	bne.n	8007d2c <chk_lock+0x84>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	e010      	b.n	8007d4e <chk_lock+0xa6>
 8007d2c:	2312      	movs	r3, #18
 8007d2e:	e00e      	b.n	8007d4e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d108      	bne.n	8007d48 <chk_lock+0xa0>
 8007d36:	4a09      	ldr	r2, [pc, #36]	; (8007d5c <chk_lock+0xb4>)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	011b      	lsls	r3, r3, #4
 8007d3c:	4413      	add	r3, r2
 8007d3e:	330c      	adds	r3, #12
 8007d40:	881b      	ldrh	r3, [r3, #0]
 8007d42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d46:	d101      	bne.n	8007d4c <chk_lock+0xa4>
 8007d48:	2310      	movs	r3, #16
 8007d4a:	e000      	b.n	8007d4e <chk_lock+0xa6>
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3714      	adds	r7, #20
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	20000d80 	.word	0x20000d80

08007d60 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007d66:	2300      	movs	r3, #0
 8007d68:	607b      	str	r3, [r7, #4]
 8007d6a:	e002      	b.n	8007d72 <enq_lock+0x12>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	3301      	adds	r3, #1
 8007d70:	607b      	str	r3, [r7, #4]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d806      	bhi.n	8007d86 <enq_lock+0x26>
 8007d78:	4a09      	ldr	r2, [pc, #36]	; (8007da0 <enq_lock+0x40>)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	011b      	lsls	r3, r3, #4
 8007d7e:	4413      	add	r3, r2
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1f2      	bne.n	8007d6c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	bf14      	ite	ne
 8007d8c:	2301      	movne	r3, #1
 8007d8e:	2300      	moveq	r3, #0
 8007d90:	b2db      	uxtb	r3, r3
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	370c      	adds	r7, #12
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	20000d80 	.word	0x20000d80

08007da4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b085      	sub	sp, #20
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007dae:	2300      	movs	r3, #0
 8007db0:	60fb      	str	r3, [r7, #12]
 8007db2:	e01f      	b.n	8007df4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007db4:	4a41      	ldr	r2, [pc, #260]	; (8007ebc <inc_lock+0x118>)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	011b      	lsls	r3, r3, #4
 8007dba:	4413      	add	r3, r2
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d113      	bne.n	8007dee <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007dc6:	4a3d      	ldr	r2, [pc, #244]	; (8007ebc <inc_lock+0x118>)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	011b      	lsls	r3, r3, #4
 8007dcc:	4413      	add	r3, r2
 8007dce:	3304      	adds	r3, #4
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d109      	bne.n	8007dee <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007dda:	4a38      	ldr	r2, [pc, #224]	; (8007ebc <inc_lock+0x118>)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	011b      	lsls	r3, r3, #4
 8007de0:	4413      	add	r3, r2
 8007de2:	3308      	adds	r3, #8
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d006      	beq.n	8007dfc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	3301      	adds	r3, #1
 8007df2:	60fb      	str	r3, [r7, #12]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d9dc      	bls.n	8007db4 <inc_lock+0x10>
 8007dfa:	e000      	b.n	8007dfe <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007dfc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d132      	bne.n	8007e6a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007e04:	2300      	movs	r3, #0
 8007e06:	60fb      	str	r3, [r7, #12]
 8007e08:	e002      	b.n	8007e10 <inc_lock+0x6c>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	60fb      	str	r3, [r7, #12]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d806      	bhi.n	8007e24 <inc_lock+0x80>
 8007e16:	4a29      	ldr	r2, [pc, #164]	; (8007ebc <inc_lock+0x118>)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	011b      	lsls	r3, r3, #4
 8007e1c:	4413      	add	r3, r2
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1f2      	bne.n	8007e0a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d101      	bne.n	8007e2e <inc_lock+0x8a>
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	e040      	b.n	8007eb0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	4922      	ldr	r1, [pc, #136]	; (8007ebc <inc_lock+0x118>)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	011b      	lsls	r3, r3, #4
 8007e38:	440b      	add	r3, r1
 8007e3a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	491e      	ldr	r1, [pc, #120]	; (8007ebc <inc_lock+0x118>)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	011b      	lsls	r3, r3, #4
 8007e46:	440b      	add	r3, r1
 8007e48:	3304      	adds	r3, #4
 8007e4a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	695a      	ldr	r2, [r3, #20]
 8007e50:	491a      	ldr	r1, [pc, #104]	; (8007ebc <inc_lock+0x118>)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	011b      	lsls	r3, r3, #4
 8007e56:	440b      	add	r3, r1
 8007e58:	3308      	adds	r3, #8
 8007e5a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007e5c:	4a17      	ldr	r2, [pc, #92]	; (8007ebc <inc_lock+0x118>)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	011b      	lsls	r3, r3, #4
 8007e62:	4413      	add	r3, r2
 8007e64:	330c      	adds	r3, #12
 8007e66:	2200      	movs	r2, #0
 8007e68:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d009      	beq.n	8007e84 <inc_lock+0xe0>
 8007e70:	4a12      	ldr	r2, [pc, #72]	; (8007ebc <inc_lock+0x118>)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	011b      	lsls	r3, r3, #4
 8007e76:	4413      	add	r3, r2
 8007e78:	330c      	adds	r3, #12
 8007e7a:	881b      	ldrh	r3, [r3, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d001      	beq.n	8007e84 <inc_lock+0xe0>
 8007e80:	2300      	movs	r3, #0
 8007e82:	e015      	b.n	8007eb0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d108      	bne.n	8007e9c <inc_lock+0xf8>
 8007e8a:	4a0c      	ldr	r2, [pc, #48]	; (8007ebc <inc_lock+0x118>)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	011b      	lsls	r3, r3, #4
 8007e90:	4413      	add	r3, r2
 8007e92:	330c      	adds	r3, #12
 8007e94:	881b      	ldrh	r3, [r3, #0]
 8007e96:	3301      	adds	r3, #1
 8007e98:	b29a      	uxth	r2, r3
 8007e9a:	e001      	b.n	8007ea0 <inc_lock+0xfc>
 8007e9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ea0:	4906      	ldr	r1, [pc, #24]	; (8007ebc <inc_lock+0x118>)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	011b      	lsls	r3, r3, #4
 8007ea6:	440b      	add	r3, r1
 8007ea8:	330c      	adds	r3, #12
 8007eaa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	3301      	adds	r3, #1
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3714      	adds	r7, #20
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr
 8007ebc:	20000d80 	.word	0x20000d80

08007ec0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b085      	sub	sp, #20
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	607b      	str	r3, [r7, #4]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d825      	bhi.n	8007f20 <dec_lock+0x60>
		n = Files[i].ctr;
 8007ed4:	4a17      	ldr	r2, [pc, #92]	; (8007f34 <dec_lock+0x74>)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	011b      	lsls	r3, r3, #4
 8007eda:	4413      	add	r3, r2
 8007edc:	330c      	adds	r3, #12
 8007ede:	881b      	ldrh	r3, [r3, #0]
 8007ee0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007ee2:	89fb      	ldrh	r3, [r7, #14]
 8007ee4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ee8:	d101      	bne.n	8007eee <dec_lock+0x2e>
 8007eea:	2300      	movs	r3, #0
 8007eec:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007eee:	89fb      	ldrh	r3, [r7, #14]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d002      	beq.n	8007efa <dec_lock+0x3a>
 8007ef4:	89fb      	ldrh	r3, [r7, #14]
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007efa:	4a0e      	ldr	r2, [pc, #56]	; (8007f34 <dec_lock+0x74>)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	011b      	lsls	r3, r3, #4
 8007f00:	4413      	add	r3, r2
 8007f02:	330c      	adds	r3, #12
 8007f04:	89fa      	ldrh	r2, [r7, #14]
 8007f06:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007f08:	89fb      	ldrh	r3, [r7, #14]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d105      	bne.n	8007f1a <dec_lock+0x5a>
 8007f0e:	4a09      	ldr	r2, [pc, #36]	; (8007f34 <dec_lock+0x74>)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	011b      	lsls	r3, r3, #4
 8007f14:	4413      	add	r3, r2
 8007f16:	2200      	movs	r2, #0
 8007f18:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	737b      	strb	r3, [r7, #13]
 8007f1e:	e001      	b.n	8007f24 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007f20:	2302      	movs	r3, #2
 8007f22:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007f24:	7b7b      	ldrb	r3, [r7, #13]
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3714      	adds	r7, #20
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	20000d80 	.word	0x20000d80

08007f38 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007f40:	2300      	movs	r3, #0
 8007f42:	60fb      	str	r3, [r7, #12]
 8007f44:	e010      	b.n	8007f68 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007f46:	4a0d      	ldr	r2, [pc, #52]	; (8007f7c <clear_lock+0x44>)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	011b      	lsls	r3, r3, #4
 8007f4c:	4413      	add	r3, r2
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d105      	bne.n	8007f62 <clear_lock+0x2a>
 8007f56:	4a09      	ldr	r2, [pc, #36]	; (8007f7c <clear_lock+0x44>)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	011b      	lsls	r3, r3, #4
 8007f5c:	4413      	add	r3, r2
 8007f5e:	2200      	movs	r2, #0
 8007f60:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	3301      	adds	r3, #1
 8007f66:	60fb      	str	r3, [r7, #12]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	d9eb      	bls.n	8007f46 <clear_lock+0xe>
	}
}
 8007f6e:	bf00      	nop
 8007f70:	bf00      	nop
 8007f72:	3714      	adds	r7, #20
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	20000d80 	.word	0x20000d80

08007f80 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b086      	sub	sp, #24
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	78db      	ldrb	r3, [r3, #3]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d034      	beq.n	8007ffe <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f98:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	7858      	ldrb	r0, [r3, #1]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	f7ff fd40 	bl	8007a2c <disk_write>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d002      	beq.n	8007fb8 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	73fb      	strb	r3, [r7, #15]
 8007fb6:	e022      	b.n	8007ffe <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a1b      	ldr	r3, [r3, #32]
 8007fc2:	697a      	ldr	r2, [r7, #20]
 8007fc4:	1ad2      	subs	r2, r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	699b      	ldr	r3, [r3, #24]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d217      	bcs.n	8007ffe <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	789b      	ldrb	r3, [r3, #2]
 8007fd2:	613b      	str	r3, [r7, #16]
 8007fd4:	e010      	b.n	8007ff8 <sync_window+0x78>
					wsect += fs->fsize;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	699b      	ldr	r3, [r3, #24]
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	4413      	add	r3, r2
 8007fde:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	7858      	ldrb	r0, [r3, #1]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007fea:	2301      	movs	r3, #1
 8007fec:	697a      	ldr	r2, [r7, #20]
 8007fee:	f7ff fd1d 	bl	8007a2c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	613b      	str	r3, [r7, #16]
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d8eb      	bhi.n	8007fd6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008000:	4618      	mov	r0, r3
 8008002:	3718      	adds	r7, #24
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008012:	2300      	movs	r3, #0
 8008014:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	429a      	cmp	r2, r3
 800801e:	d01b      	beq.n	8008058 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f7ff ffad 	bl	8007f80 <sync_window>
 8008026:	4603      	mov	r3, r0
 8008028:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800802a:	7bfb      	ldrb	r3, [r7, #15]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d113      	bne.n	8008058 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	7858      	ldrb	r0, [r3, #1]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800803a:	2301      	movs	r3, #1
 800803c:	683a      	ldr	r2, [r7, #0]
 800803e:	f7ff fcd5 	bl	80079ec <disk_read>
 8008042:	4603      	mov	r3, r0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d004      	beq.n	8008052 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008048:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800804c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800804e:	2301      	movs	r3, #1
 8008050:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	683a      	ldr	r2, [r7, #0]
 8008056:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8008058:	7bfb      	ldrb	r3, [r7, #15]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
	...

08008064 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f7ff ff87 	bl	8007f80 <sync_window>
 8008072:	4603      	mov	r3, r0
 8008074:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008076:	7bfb      	ldrb	r3, [r7, #15]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d158      	bne.n	800812e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	2b03      	cmp	r3, #3
 8008082:	d148      	bne.n	8008116 <sync_fs+0xb2>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	791b      	ldrb	r3, [r3, #4]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d144      	bne.n	8008116 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	3330      	adds	r3, #48	; 0x30
 8008090:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008094:	2100      	movs	r1, #0
 8008096:	4618      	mov	r0, r3
 8008098:	f7ff fda9 	bl	8007bee <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	3330      	adds	r3, #48	; 0x30
 80080a0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80080a4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7ff fd38 	bl	8007b1e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	3330      	adds	r3, #48	; 0x30
 80080b2:	4921      	ldr	r1, [pc, #132]	; (8008138 <sync_fs+0xd4>)
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7ff fd4d 	bl	8007b54 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	3330      	adds	r3, #48	; 0x30
 80080be:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80080c2:	491e      	ldr	r1, [pc, #120]	; (800813c <sync_fs+0xd8>)
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7ff fd45 	bl	8007b54 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	3330      	adds	r3, #48	; 0x30
 80080ce:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	4619      	mov	r1, r3
 80080d8:	4610      	mov	r0, r2
 80080da:	f7ff fd3b 	bl	8007b54 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	3330      	adds	r3, #48	; 0x30
 80080e2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	4619      	mov	r1, r3
 80080ec:	4610      	mov	r0, r2
 80080ee:	f7ff fd31 	bl	8007b54 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	69db      	ldr	r3, [r3, #28]
 80080f6:	1c5a      	adds	r2, r3, #1
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	7858      	ldrb	r0, [r3, #1]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800810a:	2301      	movs	r3, #1
 800810c:	f7ff fc8e 	bl	8007a2c <disk_write>
			fs->fsi_flag = 0;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	785b      	ldrb	r3, [r3, #1]
 800811a:	2200      	movs	r2, #0
 800811c:	2100      	movs	r1, #0
 800811e:	4618      	mov	r0, r3
 8008120:	f7ff fca4 	bl	8007a6c <disk_ioctl>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d001      	beq.n	800812e <sync_fs+0xca>
 800812a:	2301      	movs	r3, #1
 800812c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800812e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	41615252 	.word	0x41615252
 800813c:	61417272 	.word	0x61417272

08008140 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	3b02      	subs	r3, #2
 800814e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	695b      	ldr	r3, [r3, #20]
 8008154:	3b02      	subs	r3, #2
 8008156:	683a      	ldr	r2, [r7, #0]
 8008158:	429a      	cmp	r2, r3
 800815a:	d301      	bcc.n	8008160 <clust2sect+0x20>
 800815c:	2300      	movs	r3, #0
 800815e:	e008      	b.n	8008172 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	895b      	ldrh	r3, [r3, #10]
 8008164:	461a      	mov	r2, r3
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	fb03 f202 	mul.w	r2, r3, r2
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008170:	4413      	add	r3, r2
}
 8008172:	4618      	mov	r0, r3
 8008174:	370c      	adds	r7, #12
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b086      	sub	sp, #24
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
 8008186:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d904      	bls.n	800819e <get_fat+0x20>
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	695b      	ldr	r3, [r3, #20]
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	429a      	cmp	r2, r3
 800819c:	d302      	bcc.n	80081a4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800819e:	2301      	movs	r3, #1
 80081a0:	617b      	str	r3, [r7, #20]
 80081a2:	e08f      	b.n	80082c4 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80081a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80081a8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	2b03      	cmp	r3, #3
 80081b0:	d062      	beq.n	8008278 <get_fat+0xfa>
 80081b2:	2b03      	cmp	r3, #3
 80081b4:	dc7c      	bgt.n	80082b0 <get_fat+0x132>
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d002      	beq.n	80081c0 <get_fat+0x42>
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	d042      	beq.n	8008244 <get_fat+0xc6>
 80081be:	e077      	b.n	80082b0 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	60fb      	str	r3, [r7, #12]
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	085b      	lsrs	r3, r3, #1
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	4413      	add	r3, r2
 80081cc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	6a1a      	ldr	r2, [r3, #32]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	0a5b      	lsrs	r3, r3, #9
 80081d6:	4413      	add	r3, r2
 80081d8:	4619      	mov	r1, r3
 80081da:	6938      	ldr	r0, [r7, #16]
 80081dc:	f7ff ff14 	bl	8008008 <move_window>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d167      	bne.n	80082b6 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	1c5a      	adds	r2, r3, #1
 80081ea:	60fa      	str	r2, [r7, #12]
 80081ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081f0:	693a      	ldr	r2, [r7, #16]
 80081f2:	4413      	add	r3, r2
 80081f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80081f8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	6a1a      	ldr	r2, [r3, #32]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	0a5b      	lsrs	r3, r3, #9
 8008202:	4413      	add	r3, r2
 8008204:	4619      	mov	r1, r3
 8008206:	6938      	ldr	r0, [r7, #16]
 8008208:	f7ff fefe 	bl	8008008 <move_window>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d153      	bne.n	80082ba <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008218:	693a      	ldr	r2, [r7, #16]
 800821a:	4413      	add	r3, r2
 800821c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008220:	021b      	lsls	r3, r3, #8
 8008222:	461a      	mov	r2, r3
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	4313      	orrs	r3, r2
 8008228:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	f003 0301 	and.w	r3, r3, #1
 8008230:	2b00      	cmp	r3, #0
 8008232:	d002      	beq.n	800823a <get_fat+0xbc>
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	091b      	lsrs	r3, r3, #4
 8008238:	e002      	b.n	8008240 <get_fat+0xc2>
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008240:	617b      	str	r3, [r7, #20]
			break;
 8008242:	e03f      	b.n	80082c4 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	6a1a      	ldr	r2, [r3, #32]
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	0a1b      	lsrs	r3, r3, #8
 800824c:	4413      	add	r3, r2
 800824e:	4619      	mov	r1, r3
 8008250:	6938      	ldr	r0, [r7, #16]
 8008252:	f7ff fed9 	bl	8008008 <move_window>
 8008256:	4603      	mov	r3, r0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d130      	bne.n	80082be <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800826a:	4413      	add	r3, r2
 800826c:	4618      	mov	r0, r3
 800826e:	f7ff fc1b 	bl	8007aa8 <ld_word>
 8008272:	4603      	mov	r3, r0
 8008274:	617b      	str	r3, [r7, #20]
			break;
 8008276:	e025      	b.n	80082c4 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	6a1a      	ldr	r2, [r3, #32]
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	09db      	lsrs	r3, r3, #7
 8008280:	4413      	add	r3, r2
 8008282:	4619      	mov	r1, r3
 8008284:	6938      	ldr	r0, [r7, #16]
 8008286:	f7ff febf 	bl	8008008 <move_window>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d118      	bne.n	80082c2 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800829e:	4413      	add	r3, r2
 80082a0:	4618      	mov	r0, r3
 80082a2:	f7ff fc19 	bl	8007ad8 <ld_dword>
 80082a6:	4603      	mov	r3, r0
 80082a8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80082ac:	617b      	str	r3, [r7, #20]
			break;
 80082ae:	e009      	b.n	80082c4 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80082b0:	2301      	movs	r3, #1
 80082b2:	617b      	str	r3, [r7, #20]
 80082b4:	e006      	b.n	80082c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082b6:	bf00      	nop
 80082b8:	e004      	b.n	80082c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082ba:	bf00      	nop
 80082bc:	e002      	b.n	80082c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80082be:	bf00      	nop
 80082c0:	e000      	b.n	80082c4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80082c2:	bf00      	nop
		}
	}

	return val;
 80082c4:	697b      	ldr	r3, [r7, #20]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3718      	adds	r7, #24
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80082ce:	b590      	push	{r4, r7, lr}
 80082d0:	b089      	sub	sp, #36	; 0x24
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	60f8      	str	r0, [r7, #12]
 80082d6:	60b9      	str	r1, [r7, #8]
 80082d8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80082da:	2302      	movs	r3, #2
 80082dc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	f240 80d2 	bls.w	800848a <put_fat+0x1bc>
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	695b      	ldr	r3, [r3, #20]
 80082ea:	68ba      	ldr	r2, [r7, #8]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	f080 80cc 	bcs.w	800848a <put_fat+0x1bc>
		switch (fs->fs_type) {
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	2b03      	cmp	r3, #3
 80082f8:	f000 8096 	beq.w	8008428 <put_fat+0x15a>
 80082fc:	2b03      	cmp	r3, #3
 80082fe:	f300 80cd 	bgt.w	800849c <put_fat+0x1ce>
 8008302:	2b01      	cmp	r3, #1
 8008304:	d002      	beq.n	800830c <put_fat+0x3e>
 8008306:	2b02      	cmp	r3, #2
 8008308:	d06e      	beq.n	80083e8 <put_fat+0x11a>
 800830a:	e0c7      	b.n	800849c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	61bb      	str	r3, [r7, #24]
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	085b      	lsrs	r3, r3, #1
 8008314:	69ba      	ldr	r2, [r7, #24]
 8008316:	4413      	add	r3, r2
 8008318:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6a1a      	ldr	r2, [r3, #32]
 800831e:	69bb      	ldr	r3, [r7, #24]
 8008320:	0a5b      	lsrs	r3, r3, #9
 8008322:	4413      	add	r3, r2
 8008324:	4619      	mov	r1, r3
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f7ff fe6e 	bl	8008008 <move_window>
 800832c:	4603      	mov	r3, r0
 800832e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008330:	7ffb      	ldrb	r3, [r7, #31]
 8008332:	2b00      	cmp	r3, #0
 8008334:	f040 80ab 	bne.w	800848e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	1c59      	adds	r1, r3, #1
 8008342:	61b9      	str	r1, [r7, #24]
 8008344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008348:	4413      	add	r3, r2
 800834a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	f003 0301 	and.w	r3, r3, #1
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00d      	beq.n	8008372 <put_fat+0xa4>
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	b25b      	sxtb	r3, r3
 800835c:	f003 030f 	and.w	r3, r3, #15
 8008360:	b25a      	sxtb	r2, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	b2db      	uxtb	r3, r3
 8008366:	011b      	lsls	r3, r3, #4
 8008368:	b25b      	sxtb	r3, r3
 800836a:	4313      	orrs	r3, r2
 800836c:	b25b      	sxtb	r3, r3
 800836e:	b2db      	uxtb	r3, r3
 8008370:	e001      	b.n	8008376 <put_fat+0xa8>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	b2db      	uxtb	r3, r3
 8008376:	697a      	ldr	r2, [r7, #20]
 8008378:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2201      	movs	r2, #1
 800837e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6a1a      	ldr	r2, [r3, #32]
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	0a5b      	lsrs	r3, r3, #9
 8008388:	4413      	add	r3, r2
 800838a:	4619      	mov	r1, r3
 800838c:	68f8      	ldr	r0, [r7, #12]
 800838e:	f7ff fe3b 	bl	8008008 <move_window>
 8008392:	4603      	mov	r3, r0
 8008394:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008396:	7ffb      	ldrb	r3, [r7, #31]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d17a      	bne.n	8008492 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083a8:	4413      	add	r3, r2
 80083aa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	f003 0301 	and.w	r3, r3, #1
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d003      	beq.n	80083be <put_fat+0xf0>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	091b      	lsrs	r3, r3, #4
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	e00e      	b.n	80083dc <put_fat+0x10e>
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	b25b      	sxtb	r3, r3
 80083c4:	f023 030f 	bic.w	r3, r3, #15
 80083c8:	b25a      	sxtb	r2, r3
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	0a1b      	lsrs	r3, r3, #8
 80083ce:	b25b      	sxtb	r3, r3
 80083d0:	f003 030f 	and.w	r3, r3, #15
 80083d4:	b25b      	sxtb	r3, r3
 80083d6:	4313      	orrs	r3, r2
 80083d8:	b25b      	sxtb	r3, r3
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2201      	movs	r2, #1
 80083e4:	70da      	strb	r2, [r3, #3]
			break;
 80083e6:	e059      	b.n	800849c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	6a1a      	ldr	r2, [r3, #32]
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	0a1b      	lsrs	r3, r3, #8
 80083f0:	4413      	add	r3, r2
 80083f2:	4619      	mov	r1, r3
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f7ff fe07 	bl	8008008 <move_window>
 80083fa:	4603      	mov	r3, r0
 80083fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80083fe:	7ffb      	ldrb	r3, [r7, #31]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d148      	bne.n	8008496 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	005b      	lsls	r3, r3, #1
 800840e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008412:	4413      	add	r3, r2
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	b292      	uxth	r2, r2
 8008418:	4611      	mov	r1, r2
 800841a:	4618      	mov	r0, r3
 800841c:	f7ff fb7f 	bl	8007b1e <st_word>
			fs->wflag = 1;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2201      	movs	r2, #1
 8008424:	70da      	strb	r2, [r3, #3]
			break;
 8008426:	e039      	b.n	800849c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6a1a      	ldr	r2, [r3, #32]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	09db      	lsrs	r3, r3, #7
 8008430:	4413      	add	r3, r2
 8008432:	4619      	mov	r1, r3
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f7ff fde7 	bl	8008008 <move_window>
 800843a:	4603      	mov	r3, r0
 800843c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800843e:	7ffb      	ldrb	r3, [r7, #31]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d12a      	bne.n	800849a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008458:	4413      	add	r3, r2
 800845a:	4618      	mov	r0, r3
 800845c:	f7ff fb3c 	bl	8007ad8 <ld_dword>
 8008460:	4603      	mov	r3, r0
 8008462:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008466:	4323      	orrs	r3, r4
 8008468:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008478:	4413      	add	r3, r2
 800847a:	6879      	ldr	r1, [r7, #4]
 800847c:	4618      	mov	r0, r3
 800847e:	f7ff fb69 	bl	8007b54 <st_dword>
			fs->wflag = 1;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2201      	movs	r2, #1
 8008486:	70da      	strb	r2, [r3, #3]
			break;
 8008488:	e008      	b.n	800849c <put_fat+0x1ce>
		}
	}
 800848a:	bf00      	nop
 800848c:	e006      	b.n	800849c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800848e:	bf00      	nop
 8008490:	e004      	b.n	800849c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008492:	bf00      	nop
 8008494:	e002      	b.n	800849c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008496:	bf00      	nop
 8008498:	e000      	b.n	800849c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800849a:	bf00      	nop
	return res;
 800849c:	7ffb      	ldrb	r3, [r7, #31]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3724      	adds	r7, #36	; 0x24
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd90      	pop	{r4, r7, pc}

080084a6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80084a6:	b580      	push	{r7, lr}
 80084a8:	b088      	sub	sp, #32
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	60f8      	str	r0, [r7, #12]
 80084ae:	60b9      	str	r1, [r7, #8]
 80084b0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80084b2:	2300      	movs	r3, #0
 80084b4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d904      	bls.n	80084cc <remove_chain+0x26>
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	695b      	ldr	r3, [r3, #20]
 80084c6:	68ba      	ldr	r2, [r7, #8]
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d301      	bcc.n	80084d0 <remove_chain+0x2a>
 80084cc:	2302      	movs	r3, #2
 80084ce:	e04b      	b.n	8008568 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00c      	beq.n	80084f0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80084d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80084da:	6879      	ldr	r1, [r7, #4]
 80084dc:	69b8      	ldr	r0, [r7, #24]
 80084de:	f7ff fef6 	bl	80082ce <put_fat>
 80084e2:	4603      	mov	r3, r0
 80084e4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80084e6:	7ffb      	ldrb	r3, [r7, #31]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d001      	beq.n	80084f0 <remove_chain+0x4a>
 80084ec:	7ffb      	ldrb	r3, [r7, #31]
 80084ee:	e03b      	b.n	8008568 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80084f0:	68b9      	ldr	r1, [r7, #8]
 80084f2:	68f8      	ldr	r0, [r7, #12]
 80084f4:	f7ff fe43 	bl	800817e <get_fat>
 80084f8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d031      	beq.n	8008564 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d101      	bne.n	800850a <remove_chain+0x64>
 8008506:	2302      	movs	r3, #2
 8008508:	e02e      	b.n	8008568 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008510:	d101      	bne.n	8008516 <remove_chain+0x70>
 8008512:	2301      	movs	r3, #1
 8008514:	e028      	b.n	8008568 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008516:	2200      	movs	r2, #0
 8008518:	68b9      	ldr	r1, [r7, #8]
 800851a:	69b8      	ldr	r0, [r7, #24]
 800851c:	f7ff fed7 	bl	80082ce <put_fat>
 8008520:	4603      	mov	r3, r0
 8008522:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008524:	7ffb      	ldrb	r3, [r7, #31]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d001      	beq.n	800852e <remove_chain+0x88>
 800852a:	7ffb      	ldrb	r3, [r7, #31]
 800852c:	e01c      	b.n	8008568 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	691a      	ldr	r2, [r3, #16]
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	695b      	ldr	r3, [r3, #20]
 8008536:	3b02      	subs	r3, #2
 8008538:	429a      	cmp	r2, r3
 800853a:	d20b      	bcs.n	8008554 <remove_chain+0xae>
			fs->free_clst++;
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	691b      	ldr	r3, [r3, #16]
 8008540:	1c5a      	adds	r2, r3, #1
 8008542:	69bb      	ldr	r3, [r7, #24]
 8008544:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	791b      	ldrb	r3, [r3, #4]
 800854a:	f043 0301 	orr.w	r3, r3, #1
 800854e:	b2da      	uxtb	r2, r3
 8008550:	69bb      	ldr	r3, [r7, #24]
 8008552:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008558:	69bb      	ldr	r3, [r7, #24]
 800855a:	695b      	ldr	r3, [r3, #20]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	429a      	cmp	r2, r3
 8008560:	d3c6      	bcc.n	80084f0 <remove_chain+0x4a>
 8008562:	e000      	b.n	8008566 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008564:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	3720      	adds	r7, #32
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b088      	sub	sp, #32
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d10d      	bne.n	80085a2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d004      	beq.n	800859c <create_chain+0x2c>
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	69ba      	ldr	r2, [r7, #24]
 8008598:	429a      	cmp	r2, r3
 800859a:	d31b      	bcc.n	80085d4 <create_chain+0x64>
 800859c:	2301      	movs	r3, #1
 800859e:	61bb      	str	r3, [r7, #24]
 80085a0:	e018      	b.n	80085d4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80085a2:	6839      	ldr	r1, [r7, #0]
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f7ff fdea 	bl	800817e <get_fat>
 80085aa:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d801      	bhi.n	80085b6 <create_chain+0x46>
 80085b2:	2301      	movs	r3, #1
 80085b4:	e070      	b.n	8008698 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085bc:	d101      	bne.n	80085c2 <create_chain+0x52>
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	e06a      	b.n	8008698 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d201      	bcs.n	80085d0 <create_chain+0x60>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	e063      	b.n	8008698 <create_chain+0x128>
		scl = clst;
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	3301      	adds	r3, #1
 80085dc:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	695b      	ldr	r3, [r3, #20]
 80085e2:	69fa      	ldr	r2, [r7, #28]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d307      	bcc.n	80085f8 <create_chain+0x88>
				ncl = 2;
 80085e8:	2302      	movs	r3, #2
 80085ea:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80085ec:	69fa      	ldr	r2, [r7, #28]
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d901      	bls.n	80085f8 <create_chain+0x88>
 80085f4:	2300      	movs	r3, #0
 80085f6:	e04f      	b.n	8008698 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80085f8:	69f9      	ldr	r1, [r7, #28]
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f7ff fdbf 	bl	800817e <get_fat>
 8008600:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00e      	beq.n	8008626 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2b01      	cmp	r3, #1
 800860c:	d003      	beq.n	8008616 <create_chain+0xa6>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008614:	d101      	bne.n	800861a <create_chain+0xaa>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	e03e      	b.n	8008698 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800861a:	69fa      	ldr	r2, [r7, #28]
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	429a      	cmp	r2, r3
 8008620:	d1da      	bne.n	80085d8 <create_chain+0x68>
 8008622:	2300      	movs	r3, #0
 8008624:	e038      	b.n	8008698 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008626:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008628:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800862c:	69f9      	ldr	r1, [r7, #28]
 800862e:	6938      	ldr	r0, [r7, #16]
 8008630:	f7ff fe4d 	bl	80082ce <put_fat>
 8008634:	4603      	mov	r3, r0
 8008636:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008638:	7dfb      	ldrb	r3, [r7, #23]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d109      	bne.n	8008652 <create_chain+0xe2>
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d006      	beq.n	8008652 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008644:	69fa      	ldr	r2, [r7, #28]
 8008646:	6839      	ldr	r1, [r7, #0]
 8008648:	6938      	ldr	r0, [r7, #16]
 800864a:	f7ff fe40 	bl	80082ce <put_fat>
 800864e:	4603      	mov	r3, r0
 8008650:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008652:	7dfb      	ldrb	r3, [r7, #23]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d116      	bne.n	8008686 <create_chain+0x116>
		fs->last_clst = ncl;
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	69fa      	ldr	r2, [r7, #28]
 800865c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	691a      	ldr	r2, [r3, #16]
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	695b      	ldr	r3, [r3, #20]
 8008666:	3b02      	subs	r3, #2
 8008668:	429a      	cmp	r2, r3
 800866a:	d804      	bhi.n	8008676 <create_chain+0x106>
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	1e5a      	subs	r2, r3, #1
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	791b      	ldrb	r3, [r3, #4]
 800867a:	f043 0301 	orr.w	r3, r3, #1
 800867e:	b2da      	uxtb	r2, r3
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	711a      	strb	r2, [r3, #4]
 8008684:	e007      	b.n	8008696 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008686:	7dfb      	ldrb	r3, [r7, #23]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d102      	bne.n	8008692 <create_chain+0x122>
 800868c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008690:	e000      	b.n	8008694 <create_chain+0x124>
 8008692:	2301      	movs	r3, #1
 8008694:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008696:	69fb      	ldr	r3, [r7, #28]
}
 8008698:	4618      	mov	r0, r3
 800869a:	3720      	adds	r7, #32
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}

080086a0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b087      	sub	sp, #28
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b4:	3304      	adds	r3, #4
 80086b6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	0a5b      	lsrs	r3, r3, #9
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	8952      	ldrh	r2, [r2, #10]
 80086c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80086c4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	1d1a      	adds	r2, r3, #4
 80086ca:	613a      	str	r2, [r7, #16]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d101      	bne.n	80086da <clmt_clust+0x3a>
 80086d6:	2300      	movs	r3, #0
 80086d8:	e010      	b.n	80086fc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80086da:	697a      	ldr	r2, [r7, #20]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	429a      	cmp	r2, r3
 80086e0:	d307      	bcc.n	80086f2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80086e2:	697a      	ldr	r2, [r7, #20]
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	1ad3      	subs	r3, r2, r3
 80086e8:	617b      	str	r3, [r7, #20]
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	3304      	adds	r3, #4
 80086ee:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80086f0:	e7e9      	b.n	80086c6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80086f2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	4413      	add	r3, r2
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	371c      	adds	r7, #28
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800871e:	d204      	bcs.n	800872a <dir_sdi+0x22>
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	f003 031f 	and.w	r3, r3, #31
 8008726:	2b00      	cmp	r3, #0
 8008728:	d001      	beq.n	800872e <dir_sdi+0x26>
		return FR_INT_ERR;
 800872a:	2302      	movs	r3, #2
 800872c:	e063      	b.n	80087f6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	683a      	ldr	r2, [r7, #0]
 8008732:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d106      	bne.n	800874e <dir_sdi+0x46>
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	2b02      	cmp	r3, #2
 8008746:	d902      	bls.n	800874e <dir_sdi+0x46>
		clst = fs->dirbase;
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800874c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10c      	bne.n	800876e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	095b      	lsrs	r3, r3, #5
 8008758:	693a      	ldr	r2, [r7, #16]
 800875a:	8912      	ldrh	r2, [r2, #8]
 800875c:	4293      	cmp	r3, r2
 800875e:	d301      	bcc.n	8008764 <dir_sdi+0x5c>
 8008760:	2302      	movs	r3, #2
 8008762:	e048      	b.n	80087f6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	61da      	str	r2, [r3, #28]
 800876c:	e029      	b.n	80087c2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	895b      	ldrh	r3, [r3, #10]
 8008772:	025b      	lsls	r3, r3, #9
 8008774:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008776:	e019      	b.n	80087ac <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6979      	ldr	r1, [r7, #20]
 800877c:	4618      	mov	r0, r3
 800877e:	f7ff fcfe 	bl	800817e <get_fat>
 8008782:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800878a:	d101      	bne.n	8008790 <dir_sdi+0x88>
 800878c:	2301      	movs	r3, #1
 800878e:	e032      	b.n	80087f6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	2b01      	cmp	r3, #1
 8008794:	d904      	bls.n	80087a0 <dir_sdi+0x98>
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	695b      	ldr	r3, [r3, #20]
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	429a      	cmp	r2, r3
 800879e:	d301      	bcc.n	80087a4 <dir_sdi+0x9c>
 80087a0:	2302      	movs	r3, #2
 80087a2:	e028      	b.n	80087f6 <dir_sdi+0xee>
			ofs -= csz;
 80087a4:	683a      	ldr	r2, [r7, #0]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	1ad3      	subs	r3, r2, r3
 80087aa:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80087ac:	683a      	ldr	r2, [r7, #0]
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d2e1      	bcs.n	8008778 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80087b4:	6979      	ldr	r1, [r7, #20]
 80087b6:	6938      	ldr	r0, [r7, #16]
 80087b8:	f7ff fcc2 	bl	8008140 <clust2sect>
 80087bc:	4602      	mov	r2, r0
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	697a      	ldr	r2, [r7, #20]
 80087c6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	69db      	ldr	r3, [r3, #28]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d101      	bne.n	80087d4 <dir_sdi+0xcc>
 80087d0:	2302      	movs	r3, #2
 80087d2:	e010      	b.n	80087f6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	69da      	ldr	r2, [r3, #28]
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	0a5b      	lsrs	r3, r3, #9
 80087dc:	441a      	add	r2, r3
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ee:	441a      	add	r2, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3718      	adds	r7, #24
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b086      	sub	sp, #24
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	3320      	adds	r3, #32
 8008814:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	69db      	ldr	r3, [r3, #28]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <dir_next+0x28>
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008824:	d301      	bcc.n	800882a <dir_next+0x2c>
 8008826:	2304      	movs	r3, #4
 8008828:	e0aa      	b.n	8008980 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008830:	2b00      	cmp	r3, #0
 8008832:	f040 8098 	bne.w	8008966 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	69db      	ldr	r3, [r3, #28]
 800883a:	1c5a      	adds	r2, r3, #1
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d10b      	bne.n	8008860 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	095b      	lsrs	r3, r3, #5
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	8912      	ldrh	r2, [r2, #8]
 8008850:	4293      	cmp	r3, r2
 8008852:	f0c0 8088 	bcc.w	8008966 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	61da      	str	r2, [r3, #28]
 800885c:	2304      	movs	r3, #4
 800885e:	e08f      	b.n	8008980 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	0a5b      	lsrs	r3, r3, #9
 8008864:	68fa      	ldr	r2, [r7, #12]
 8008866:	8952      	ldrh	r2, [r2, #10]
 8008868:	3a01      	subs	r2, #1
 800886a:	4013      	ands	r3, r2
 800886c:	2b00      	cmp	r3, #0
 800886e:	d17a      	bne.n	8008966 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	699b      	ldr	r3, [r3, #24]
 8008876:	4619      	mov	r1, r3
 8008878:	4610      	mov	r0, r2
 800887a:	f7ff fc80 	bl	800817e <get_fat>
 800887e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	2b01      	cmp	r3, #1
 8008884:	d801      	bhi.n	800888a <dir_next+0x8c>
 8008886:	2302      	movs	r3, #2
 8008888:	e07a      	b.n	8008980 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008890:	d101      	bne.n	8008896 <dir_next+0x98>
 8008892:	2301      	movs	r3, #1
 8008894:	e074      	b.n	8008980 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	697a      	ldr	r2, [r7, #20]
 800889c:	429a      	cmp	r2, r3
 800889e:	d358      	bcc.n	8008952 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d104      	bne.n	80088b0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	61da      	str	r2, [r3, #28]
 80088ac:	2304      	movs	r3, #4
 80088ae:	e067      	b.n	8008980 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	4619      	mov	r1, r3
 80088b8:	4610      	mov	r0, r2
 80088ba:	f7ff fe59 	bl	8008570 <create_chain>
 80088be:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <dir_next+0xcc>
 80088c6:	2307      	movs	r3, #7
 80088c8:	e05a      	b.n	8008980 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d101      	bne.n	80088d4 <dir_next+0xd6>
 80088d0:	2302      	movs	r3, #2
 80088d2:	e055      	b.n	8008980 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088da:	d101      	bne.n	80088e0 <dir_next+0xe2>
 80088dc:	2301      	movs	r3, #1
 80088de:	e04f      	b.n	8008980 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80088e0:	68f8      	ldr	r0, [r7, #12]
 80088e2:	f7ff fb4d 	bl	8007f80 <sync_window>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <dir_next+0xf2>
 80088ec:	2301      	movs	r3, #1
 80088ee:	e047      	b.n	8008980 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	3330      	adds	r3, #48	; 0x30
 80088f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088f8:	2100      	movs	r1, #0
 80088fa:	4618      	mov	r0, r3
 80088fc:	f7ff f977 	bl	8007bee <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008900:	2300      	movs	r3, #0
 8008902:	613b      	str	r3, [r7, #16]
 8008904:	6979      	ldr	r1, [r7, #20]
 8008906:	68f8      	ldr	r0, [r7, #12]
 8008908:	f7ff fc1a 	bl	8008140 <clust2sect>
 800890c:	4602      	mov	r2, r0
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	62da      	str	r2, [r3, #44]	; 0x2c
 8008912:	e012      	b.n	800893a <dir_next+0x13c>
						fs->wflag = 1;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2201      	movs	r2, #1
 8008918:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800891a:	68f8      	ldr	r0, [r7, #12]
 800891c:	f7ff fb30 	bl	8007f80 <sync_window>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d001      	beq.n	800892a <dir_next+0x12c>
 8008926:	2301      	movs	r3, #1
 8008928:	e02a      	b.n	8008980 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	3301      	adds	r3, #1
 800892e:	613b      	str	r3, [r7, #16]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008934:	1c5a      	adds	r2, r3, #1
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	62da      	str	r2, [r3, #44]	; 0x2c
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	895b      	ldrh	r3, [r3, #10]
 800893e:	461a      	mov	r2, r3
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	4293      	cmp	r3, r2
 8008944:	d3e6      	bcc.n	8008914 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	1ad2      	subs	r2, r2, r3
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	697a      	ldr	r2, [r7, #20]
 8008956:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008958:	6979      	ldr	r1, [r7, #20]
 800895a:	68f8      	ldr	r0, [r7, #12]
 800895c:	f7ff fbf0 	bl	8008140 <clust2sect>
 8008960:	4602      	mov	r2, r0
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008978:	441a      	add	r2, r3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800897e:	2300      	movs	r3, #0
}
 8008980:	4618      	mov	r0, r3
 8008982:	3718      	adds	r7, #24
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b086      	sub	sp, #24
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008998:	2100      	movs	r1, #0
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f7ff feb4 	bl	8008708 <dir_sdi>
 80089a0:	4603      	mov	r3, r0
 80089a2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80089a4:	7dfb      	ldrb	r3, [r7, #23]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d12b      	bne.n	8008a02 <dir_alloc+0x7a>
		n = 0;
 80089aa:	2300      	movs	r3, #0
 80089ac:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	69db      	ldr	r3, [r3, #28]
 80089b2:	4619      	mov	r1, r3
 80089b4:	68f8      	ldr	r0, [r7, #12]
 80089b6:	f7ff fb27 	bl	8008008 <move_window>
 80089ba:	4603      	mov	r3, r0
 80089bc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80089be:	7dfb      	ldrb	r3, [r7, #23]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d11d      	bne.n	8008a00 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6a1b      	ldr	r3, [r3, #32]
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	2be5      	cmp	r3, #229	; 0xe5
 80089cc:	d004      	beq.n	80089d8 <dir_alloc+0x50>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6a1b      	ldr	r3, [r3, #32]
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d107      	bne.n	80089e8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	3301      	adds	r3, #1
 80089dc:	613b      	str	r3, [r7, #16]
 80089de:	693a      	ldr	r2, [r7, #16]
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d102      	bne.n	80089ec <dir_alloc+0x64>
 80089e6:	e00c      	b.n	8008a02 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80089e8:	2300      	movs	r3, #0
 80089ea:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80089ec:	2101      	movs	r1, #1
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7ff ff05 	bl	80087fe <dir_next>
 80089f4:	4603      	mov	r3, r0
 80089f6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80089f8:	7dfb      	ldrb	r3, [r7, #23]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d0d7      	beq.n	80089ae <dir_alloc+0x26>
 80089fe:	e000      	b.n	8008a02 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008a00:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008a02:	7dfb      	ldrb	r3, [r7, #23]
 8008a04:	2b04      	cmp	r3, #4
 8008a06:	d101      	bne.n	8008a0c <dir_alloc+0x84>
 8008a08:	2307      	movs	r3, #7
 8008a0a:	75fb      	strb	r3, [r7, #23]
	return res;
 8008a0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3718      	adds	r7, #24
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b084      	sub	sp, #16
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
 8008a1e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	331a      	adds	r3, #26
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7ff f83f 	bl	8007aa8 <ld_word>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	2b03      	cmp	r3, #3
 8008a34:	d109      	bne.n	8008a4a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	3314      	adds	r3, #20
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f7ff f834 	bl	8007aa8 <ld_word>
 8008a40:	4603      	mov	r3, r0
 8008a42:	041b      	lsls	r3, r3, #16
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3710      	adds	r7, #16
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	331a      	adds	r3, #26
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	b292      	uxth	r2, r2
 8008a68:	4611      	mov	r1, r2
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f7ff f857 	bl	8007b1e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	2b03      	cmp	r3, #3
 8008a76:	d109      	bne.n	8008a8c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	f103 0214 	add.w	r2, r3, #20
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	0c1b      	lsrs	r3, r3, #16
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	4619      	mov	r1, r3
 8008a86:	4610      	mov	r0, r2
 8008a88:	f7ff f849 	bl	8007b1e <st_word>
	}
}
 8008a8c:	bf00      	nop
 8008a8e:	3710      	adds	r7, #16
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b086      	sub	sp, #24
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8008a9e:	2304      	movs	r3, #4
 8008aa0:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8008aa8:	e03c      	b.n	8008b24 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	69db      	ldr	r3, [r3, #28]
 8008aae:	4619      	mov	r1, r3
 8008ab0:	6938      	ldr	r0, [r7, #16]
 8008ab2:	f7ff faa9 	bl	8008008 <move_window>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008aba:	7dfb      	ldrb	r3, [r7, #23]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d136      	bne.n	8008b2e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6a1b      	ldr	r3, [r3, #32]
 8008ac4:	781b      	ldrb	r3, [r3, #0]
 8008ac6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8008ac8:	7bfb      	ldrb	r3, [r7, #15]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d102      	bne.n	8008ad4 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8008ace:	2304      	movs	r3, #4
 8008ad0:	75fb      	strb	r3, [r7, #23]
 8008ad2:	e031      	b.n	8008b38 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6a1b      	ldr	r3, [r3, #32]
 8008ad8:	330b      	adds	r3, #11
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ae0:	73bb      	strb	r3, [r7, #14]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	7bba      	ldrb	r2, [r7, #14]
 8008ae6:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8008ae8:	7bfb      	ldrb	r3, [r7, #15]
 8008aea:	2be5      	cmp	r3, #229	; 0xe5
 8008aec:	d011      	beq.n	8008b12 <dir_read+0x7e>
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
 8008af0:	2b2e      	cmp	r3, #46	; 0x2e
 8008af2:	d00e      	beq.n	8008b12 <dir_read+0x7e>
 8008af4:	7bbb      	ldrb	r3, [r7, #14]
 8008af6:	2b0f      	cmp	r3, #15
 8008af8:	d00b      	beq.n	8008b12 <dir_read+0x7e>
 8008afa:	7bbb      	ldrb	r3, [r7, #14]
 8008afc:	f023 0320 	bic.w	r3, r3, #32
 8008b00:	2b08      	cmp	r3, #8
 8008b02:	bf0c      	ite	eq
 8008b04:	2301      	moveq	r3, #1
 8008b06:	2300      	movne	r3, #0
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d00f      	beq.n	8008b32 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8008b12:	2100      	movs	r1, #0
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f7ff fe72 	bl	80087fe <dir_next>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008b1e:	7dfb      	ldrb	r3, [r7, #23]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d108      	bne.n	8008b36 <dir_read+0xa2>
	while (dp->sect) {
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	69db      	ldr	r3, [r3, #28]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1be      	bne.n	8008aaa <dir_read+0x16>
 8008b2c:	e004      	b.n	8008b38 <dir_read+0xa4>
		if (res != FR_OK) break;
 8008b2e:	bf00      	nop
 8008b30:	e002      	b.n	8008b38 <dir_read+0xa4>
				break;
 8008b32:	bf00      	nop
 8008b34:	e000      	b.n	8008b38 <dir_read+0xa4>
		if (res != FR_OK) break;
 8008b36:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8008b38:	7dfb      	ldrb	r3, [r7, #23]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d002      	beq.n	8008b44 <dir_read+0xb0>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	61da      	str	r2, [r3, #28]
	return res;
 8008b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3718      	adds	r7, #24
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b086      	sub	sp, #24
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f7ff fdd2 	bl	8008708 <dir_sdi>
 8008b64:	4603      	mov	r3, r0
 8008b66:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008b68:	7dfb      	ldrb	r3, [r7, #23]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d001      	beq.n	8008b72 <dir_find+0x24>
 8008b6e:	7dfb      	ldrb	r3, [r7, #23]
 8008b70:	e03e      	b.n	8008bf0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	69db      	ldr	r3, [r3, #28]
 8008b76:	4619      	mov	r1, r3
 8008b78:	6938      	ldr	r0, [r7, #16]
 8008b7a:	f7ff fa45 	bl	8008008 <move_window>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008b82:	7dfb      	ldrb	r3, [r7, #23]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d12f      	bne.n	8008be8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6a1b      	ldr	r3, [r3, #32]
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008b90:	7bfb      	ldrb	r3, [r7, #15]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d102      	bne.n	8008b9c <dir_find+0x4e>
 8008b96:	2304      	movs	r3, #4
 8008b98:	75fb      	strb	r3, [r7, #23]
 8008b9a:	e028      	b.n	8008bee <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a1b      	ldr	r3, [r3, #32]
 8008ba0:	330b      	adds	r3, #11
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ba8:	b2da      	uxtb	r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a1b      	ldr	r3, [r3, #32]
 8008bb2:	330b      	adds	r3, #11
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	f003 0308 	and.w	r3, r3, #8
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d10a      	bne.n	8008bd4 <dir_find+0x86>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6a18      	ldr	r0, [r3, #32]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	3324      	adds	r3, #36	; 0x24
 8008bc6:	220b      	movs	r2, #11
 8008bc8:	4619      	mov	r1, r3
 8008bca:	f7ff f82b 	bl	8007c24 <mem_cmp>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00b      	beq.n	8008bec <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008bd4:	2100      	movs	r1, #0
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f7ff fe11 	bl	80087fe <dir_next>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008be0:	7dfb      	ldrb	r3, [r7, #23]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d0c5      	beq.n	8008b72 <dir_find+0x24>
 8008be6:	e002      	b.n	8008bee <dir_find+0xa0>
		if (res != FR_OK) break;
 8008be8:	bf00      	nop
 8008bea:	e000      	b.n	8008bee <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008bec:	bf00      	nop

	return res;
 8008bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3718      	adds	r7, #24
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008c06:	2101      	movs	r1, #1
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f7ff febd 	bl	8008988 <dir_alloc>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008c12:	7bfb      	ldrb	r3, [r7, #15]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d11c      	bne.n	8008c52 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	69db      	ldr	r3, [r3, #28]
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	68b8      	ldr	r0, [r7, #8]
 8008c20:	f7ff f9f2 	bl	8008008 <move_window>
 8008c24:	4603      	mov	r3, r0
 8008c26:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008c28:	7bfb      	ldrb	r3, [r7, #15]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d111      	bne.n	8008c52 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6a1b      	ldr	r3, [r3, #32]
 8008c32:	2220      	movs	r2, #32
 8008c34:	2100      	movs	r1, #0
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fe ffd9 	bl	8007bee <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6a18      	ldr	r0, [r3, #32]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	3324      	adds	r3, #36	; 0x24
 8008c44:	220b      	movs	r2, #11
 8008c46:	4619      	mov	r1, r3
 8008c48:	f7fe ffb0 	bl	8007bac <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3710      	adds	r7, #16
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b084      	sub	sp, #16
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	69db      	ldr	r3, [r3, #28]
 8008c6e:	4619      	mov	r1, r3
 8008c70:	68f8      	ldr	r0, [r7, #12]
 8008c72:	f7ff f9c9 	bl	8008008 <move_window>
 8008c76:	4603      	mov	r3, r0
 8008c78:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8008c7a:	7afb      	ldrb	r3, [r7, #11]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d106      	bne.n	8008c8e <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6a1b      	ldr	r3, [r3, #32]
 8008c84:	22e5      	movs	r2, #229	; 0xe5
 8008c86:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8008c8e:	7afb      	ldrb	r3, [r7, #11]
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3710      	adds	r7, #16
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b086      	sub	sp, #24
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	69db      	ldr	r3, [r3, #28]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d04e      	beq.n	8008d4e <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	613b      	str	r3, [r7, #16]
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8008cb8:	e021      	b.n	8008cfe <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a1a      	ldr	r2, [r3, #32]
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	1c59      	adds	r1, r3, #1
 8008cc2:	6179      	str	r1, [r7, #20]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8008cca:	7bfb      	ldrb	r3, [r7, #15]
 8008ccc:	2b20      	cmp	r3, #32
 8008cce:	d100      	bne.n	8008cd2 <get_fileinfo+0x3a>
 8008cd0:	e015      	b.n	8008cfe <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8008cd2:	7bfb      	ldrb	r3, [r7, #15]
 8008cd4:	2b05      	cmp	r3, #5
 8008cd6:	d101      	bne.n	8008cdc <get_fileinfo+0x44>
 8008cd8:	23e5      	movs	r3, #229	; 0xe5
 8008cda:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	2b09      	cmp	r3, #9
 8008ce0:	d106      	bne.n	8008cf0 <get_fileinfo+0x58>
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	1c5a      	adds	r2, r3, #1
 8008ce6:	613a      	str	r2, [r7, #16]
 8008ce8:	683a      	ldr	r2, [r7, #0]
 8008cea:	4413      	add	r3, r2
 8008cec:	222e      	movs	r2, #46	; 0x2e
 8008cee:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	1c5a      	adds	r2, r3, #1
 8008cf4:	613a      	str	r2, [r7, #16]
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	7bfa      	ldrb	r2, [r7, #15]
 8008cfc:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	2b0a      	cmp	r3, #10
 8008d02:	d9da      	bls.n	8008cba <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8008d04:	683a      	ldr	r2, [r7, #0]
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	4413      	add	r3, r2
 8008d0a:	3309      	adds	r3, #9
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6a1b      	ldr	r3, [r3, #32]
 8008d14:	7ada      	ldrb	r2, [r3, #11]
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a1b      	ldr	r3, [r3, #32]
 8008d1e:	331c      	adds	r3, #28
 8008d20:	4618      	mov	r0, r3
 8008d22:	f7fe fed9 	bl	8007ad8 <ld_dword>
 8008d26:	4602      	mov	r2, r0
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6a1b      	ldr	r3, [r3, #32]
 8008d30:	3316      	adds	r3, #22
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7fe fed0 	bl	8007ad8 <ld_dword>
 8008d38:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	b29a      	uxth	r2, r3
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	80da      	strh	r2, [r3, #6]
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	0c1b      	lsrs	r3, r3, #16
 8008d46:	b29a      	uxth	r2, r3
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	809a      	strh	r2, [r3, #4]
 8008d4c:	e000      	b.n	8008d50 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008d4e:	bf00      	nop
}
 8008d50:	3718      	adds	r7, #24
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
	...

08008d58 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b088      	sub	sp, #32
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	60fb      	str	r3, [r7, #12]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	3324      	adds	r3, #36	; 0x24
 8008d6c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008d6e:	220b      	movs	r2, #11
 8008d70:	2120      	movs	r1, #32
 8008d72:	68b8      	ldr	r0, [r7, #8]
 8008d74:	f7fe ff3b 	bl	8007bee <mem_set>
	si = i = 0; ni = 8;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	613b      	str	r3, [r7, #16]
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	61fb      	str	r3, [r7, #28]
 8008d80:	2308      	movs	r3, #8
 8008d82:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	1c5a      	adds	r2, r3, #1
 8008d88:	61fa      	str	r2, [r7, #28]
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008d92:	7efb      	ldrb	r3, [r7, #27]
 8008d94:	2b20      	cmp	r3, #32
 8008d96:	d94e      	bls.n	8008e36 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008d98:	7efb      	ldrb	r3, [r7, #27]
 8008d9a:	2b2f      	cmp	r3, #47	; 0x2f
 8008d9c:	d006      	beq.n	8008dac <create_name+0x54>
 8008d9e:	7efb      	ldrb	r3, [r7, #27]
 8008da0:	2b5c      	cmp	r3, #92	; 0x5c
 8008da2:	d110      	bne.n	8008dc6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008da4:	e002      	b.n	8008dac <create_name+0x54>
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	3301      	adds	r3, #1
 8008daa:	61fb      	str	r3, [r7, #28]
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	4413      	add	r3, r2
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	2b2f      	cmp	r3, #47	; 0x2f
 8008db6:	d0f6      	beq.n	8008da6 <create_name+0x4e>
 8008db8:	68fa      	ldr	r2, [r7, #12]
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	2b5c      	cmp	r3, #92	; 0x5c
 8008dc2:	d0f0      	beq.n	8008da6 <create_name+0x4e>
			break;
 8008dc4:	e038      	b.n	8008e38 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008dc6:	7efb      	ldrb	r3, [r7, #27]
 8008dc8:	2b2e      	cmp	r3, #46	; 0x2e
 8008dca:	d003      	beq.n	8008dd4 <create_name+0x7c>
 8008dcc:	693a      	ldr	r2, [r7, #16]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d30c      	bcc.n	8008dee <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	2b0b      	cmp	r3, #11
 8008dd8:	d002      	beq.n	8008de0 <create_name+0x88>
 8008dda:	7efb      	ldrb	r3, [r7, #27]
 8008ddc:	2b2e      	cmp	r3, #46	; 0x2e
 8008dde:	d001      	beq.n	8008de4 <create_name+0x8c>
 8008de0:	2306      	movs	r3, #6
 8008de2:	e044      	b.n	8008e6e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008de4:	2308      	movs	r3, #8
 8008de6:	613b      	str	r3, [r7, #16]
 8008de8:	230b      	movs	r3, #11
 8008dea:	617b      	str	r3, [r7, #20]
			continue;
 8008dec:	e022      	b.n	8008e34 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008dee:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	da04      	bge.n	8008e00 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008df6:	7efb      	ldrb	r3, [r7, #27]
 8008df8:	3b80      	subs	r3, #128	; 0x80
 8008dfa:	4a1f      	ldr	r2, [pc, #124]	; (8008e78 <create_name+0x120>)
 8008dfc:	5cd3      	ldrb	r3, [r2, r3]
 8008dfe:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008e00:	7efb      	ldrb	r3, [r7, #27]
 8008e02:	4619      	mov	r1, r3
 8008e04:	481d      	ldr	r0, [pc, #116]	; (8008e7c <create_name+0x124>)
 8008e06:	f7fe ff34 	bl	8007c72 <chk_chr>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d001      	beq.n	8008e14 <create_name+0xbc>
 8008e10:	2306      	movs	r3, #6
 8008e12:	e02c      	b.n	8008e6e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008e14:	7efb      	ldrb	r3, [r7, #27]
 8008e16:	2b60      	cmp	r3, #96	; 0x60
 8008e18:	d905      	bls.n	8008e26 <create_name+0xce>
 8008e1a:	7efb      	ldrb	r3, [r7, #27]
 8008e1c:	2b7a      	cmp	r3, #122	; 0x7a
 8008e1e:	d802      	bhi.n	8008e26 <create_name+0xce>
 8008e20:	7efb      	ldrb	r3, [r7, #27]
 8008e22:	3b20      	subs	r3, #32
 8008e24:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	1c5a      	adds	r2, r3, #1
 8008e2a:	613a      	str	r2, [r7, #16]
 8008e2c:	68ba      	ldr	r2, [r7, #8]
 8008e2e:	4413      	add	r3, r2
 8008e30:	7efa      	ldrb	r2, [r7, #27]
 8008e32:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008e34:	e7a6      	b.n	8008d84 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008e36:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008e38:	68fa      	ldr	r2, [r7, #12]
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	441a      	add	r2, r3
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d101      	bne.n	8008e4c <create_name+0xf4>
 8008e48:	2306      	movs	r3, #6
 8008e4a:	e010      	b.n	8008e6e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	2be5      	cmp	r3, #229	; 0xe5
 8008e52:	d102      	bne.n	8008e5a <create_name+0x102>
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2205      	movs	r2, #5
 8008e58:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008e5a:	7efb      	ldrb	r3, [r7, #27]
 8008e5c:	2b20      	cmp	r3, #32
 8008e5e:	d801      	bhi.n	8008e64 <create_name+0x10c>
 8008e60:	2204      	movs	r2, #4
 8008e62:	e000      	b.n	8008e66 <create_name+0x10e>
 8008e64:	2200      	movs	r2, #0
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	330b      	adds	r3, #11
 8008e6a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008e6c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3720      	adds	r7, #32
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	0800afc0 	.word	0x0800afc0
 8008e7c:	0800af48 	.word	0x0800af48

08008e80 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b086      	sub	sp, #24
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008e94:	e002      	b.n	8008e9c <follow_path+0x1c>
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	603b      	str	r3, [r7, #0]
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	2b2f      	cmp	r3, #47	; 0x2f
 8008ea2:	d0f8      	beq.n	8008e96 <follow_path+0x16>
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	2b5c      	cmp	r3, #92	; 0x5c
 8008eaa:	d0f4      	beq.n	8008e96 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	2b1f      	cmp	r3, #31
 8008eb8:	d80a      	bhi.n	8008ed0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2280      	movs	r2, #128	; 0x80
 8008ebe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f7ff fc1f 	bl	8008708 <dir_sdi>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	75fb      	strb	r3, [r7, #23]
 8008ece:	e043      	b.n	8008f58 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008ed0:	463b      	mov	r3, r7
 8008ed2:	4619      	mov	r1, r3
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f7ff ff3f 	bl	8008d58 <create_name>
 8008eda:	4603      	mov	r3, r0
 8008edc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008ede:	7dfb      	ldrb	r3, [r7, #23]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d134      	bne.n	8008f4e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f7ff fe32 	bl	8008b4e <dir_find>
 8008eea:	4603      	mov	r3, r0
 8008eec:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008ef4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008ef6:	7dfb      	ldrb	r3, [r7, #23]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00a      	beq.n	8008f12 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008efc:	7dfb      	ldrb	r3, [r7, #23]
 8008efe:	2b04      	cmp	r3, #4
 8008f00:	d127      	bne.n	8008f52 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008f02:	7afb      	ldrb	r3, [r7, #11]
 8008f04:	f003 0304 	and.w	r3, r3, #4
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d122      	bne.n	8008f52 <follow_path+0xd2>
 8008f0c:	2305      	movs	r3, #5
 8008f0e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008f10:	e01f      	b.n	8008f52 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008f12:	7afb      	ldrb	r3, [r7, #11]
 8008f14:	f003 0304 	and.w	r3, r3, #4
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d11c      	bne.n	8008f56 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	799b      	ldrb	r3, [r3, #6]
 8008f20:	f003 0310 	and.w	r3, r3, #16
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d102      	bne.n	8008f2e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008f28:	2305      	movs	r3, #5
 8008f2a:	75fb      	strb	r3, [r7, #23]
 8008f2c:	e014      	b.n	8008f58 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	695b      	ldr	r3, [r3, #20]
 8008f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f3c:	4413      	add	r3, r2
 8008f3e:	4619      	mov	r1, r3
 8008f40:	68f8      	ldr	r0, [r7, #12]
 8008f42:	f7ff fd68 	bl	8008a16 <ld_clust>
 8008f46:	4602      	mov	r2, r0
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008f4c:	e7c0      	b.n	8008ed0 <follow_path+0x50>
			if (res != FR_OK) break;
 8008f4e:	bf00      	nop
 8008f50:	e002      	b.n	8008f58 <follow_path+0xd8>
				break;
 8008f52:	bf00      	nop
 8008f54:	e000      	b.n	8008f58 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008f56:	bf00      	nop
			}
		}
	}

	return res;
 8008f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3718      	adds	r7, #24
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}

08008f62 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008f62:	b480      	push	{r7}
 8008f64:	b087      	sub	sp, #28
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008f6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008f6e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d031      	beq.n	8008fdc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	617b      	str	r3, [r7, #20]
 8008f7e:	e002      	b.n	8008f86 <get_ldnumber+0x24>
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	3301      	adds	r3, #1
 8008f84:	617b      	str	r3, [r7, #20]
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	d903      	bls.n	8008f96 <get_ldnumber+0x34>
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	2b3a      	cmp	r3, #58	; 0x3a
 8008f94:	d1f4      	bne.n	8008f80 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	2b3a      	cmp	r3, #58	; 0x3a
 8008f9c:	d11c      	bne.n	8008fd8 <get_ldnumber+0x76>
			tp = *path;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	1c5a      	adds	r2, r3, #1
 8008fa8:	60fa      	str	r2, [r7, #12]
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	3b30      	subs	r3, #48	; 0x30
 8008fae:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	2b09      	cmp	r3, #9
 8008fb4:	d80e      	bhi.n	8008fd4 <get_ldnumber+0x72>
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d10a      	bne.n	8008fd4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d107      	bne.n	8008fd4 <get_ldnumber+0x72>
					vol = (int)i;
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	617b      	str	r3, [r7, #20]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	697a      	ldr	r2, [r7, #20]
 8008fd2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	e002      	b.n	8008fde <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008fd8:	2300      	movs	r3, #0
 8008fda:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008fdc:	693b      	ldr	r3, [r7, #16]
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	371c      	adds	r7, #28
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr
	...

08008fec <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b082      	sub	sp, #8
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	70da      	strb	r2, [r3, #3]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009002:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009004:	6839      	ldr	r1, [r7, #0]
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7fe fffe 	bl	8008008 <move_window>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d001      	beq.n	8009016 <check_fs+0x2a>
 8009012:	2304      	movs	r3, #4
 8009014:	e038      	b.n	8009088 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	3330      	adds	r3, #48	; 0x30
 800901a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800901e:	4618      	mov	r0, r3
 8009020:	f7fe fd42 	bl	8007aa8 <ld_word>
 8009024:	4603      	mov	r3, r0
 8009026:	461a      	mov	r2, r3
 8009028:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800902c:	429a      	cmp	r2, r3
 800902e:	d001      	beq.n	8009034 <check_fs+0x48>
 8009030:	2303      	movs	r3, #3
 8009032:	e029      	b.n	8009088 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800903a:	2be9      	cmp	r3, #233	; 0xe9
 800903c:	d009      	beq.n	8009052 <check_fs+0x66>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009044:	2beb      	cmp	r3, #235	; 0xeb
 8009046:	d11e      	bne.n	8009086 <check_fs+0x9a>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800904e:	2b90      	cmp	r3, #144	; 0x90
 8009050:	d119      	bne.n	8009086 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	3330      	adds	r3, #48	; 0x30
 8009056:	3336      	adds	r3, #54	; 0x36
 8009058:	4618      	mov	r0, r3
 800905a:	f7fe fd3d 	bl	8007ad8 <ld_dword>
 800905e:	4603      	mov	r3, r0
 8009060:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009064:	4a0a      	ldr	r2, [pc, #40]	; (8009090 <check_fs+0xa4>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d101      	bne.n	800906e <check_fs+0x82>
 800906a:	2300      	movs	r3, #0
 800906c:	e00c      	b.n	8009088 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	3330      	adds	r3, #48	; 0x30
 8009072:	3352      	adds	r3, #82	; 0x52
 8009074:	4618      	mov	r0, r3
 8009076:	f7fe fd2f 	bl	8007ad8 <ld_dword>
 800907a:	4603      	mov	r3, r0
 800907c:	4a05      	ldr	r2, [pc, #20]	; (8009094 <check_fs+0xa8>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d101      	bne.n	8009086 <check_fs+0x9a>
 8009082:	2300      	movs	r3, #0
 8009084:	e000      	b.n	8009088 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009086:	2302      	movs	r3, #2
}
 8009088:	4618      	mov	r0, r3
 800908a:	3708      	adds	r7, #8
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	00544146 	.word	0x00544146
 8009094:	33544146 	.word	0x33544146

08009098 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b096      	sub	sp, #88	; 0x58
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	4613      	mov	r3, r2
 80090a4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	2200      	movs	r2, #0
 80090aa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80090ac:	68f8      	ldr	r0, [r7, #12]
 80090ae:	f7ff ff58 	bl	8008f62 <get_ldnumber>
 80090b2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80090b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	da01      	bge.n	80090be <find_volume+0x26>
 80090ba:	230b      	movs	r3, #11
 80090bc:	e22d      	b.n	800951a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80090be:	4aa1      	ldr	r2, [pc, #644]	; (8009344 <find_volume+0x2ac>)
 80090c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090c6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80090c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d101      	bne.n	80090d2 <find_volume+0x3a>
 80090ce:	230c      	movs	r3, #12
 80090d0:	e223      	b.n	800951a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80090d6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80090d8:	79fb      	ldrb	r3, [r7, #7]
 80090da:	f023 0301 	bic.w	r3, r3, #1
 80090de:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80090e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d01a      	beq.n	800911e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80090e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ea:	785b      	ldrb	r3, [r3, #1]
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7fe fc3d 	bl	800796c <disk_status>
 80090f2:	4603      	mov	r3, r0
 80090f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80090f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10c      	bne.n	800911e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009104:	79fb      	ldrb	r3, [r7, #7]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d007      	beq.n	800911a <find_volume+0x82>
 800910a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800910e:	f003 0304 	and.w	r3, r3, #4
 8009112:	2b00      	cmp	r3, #0
 8009114:	d001      	beq.n	800911a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009116:	230a      	movs	r3, #10
 8009118:	e1ff      	b.n	800951a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800911a:	2300      	movs	r3, #0
 800911c:	e1fd      	b.n	800951a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800911e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009120:	2200      	movs	r2, #0
 8009122:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009126:	b2da      	uxtb	r2, r3
 8009128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800912c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912e:	785b      	ldrb	r3, [r3, #1]
 8009130:	4618      	mov	r0, r3
 8009132:	f7fe fc35 	bl	80079a0 <disk_initialize>
 8009136:	4603      	mov	r3, r0
 8009138:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800913c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009140:	f003 0301 	and.w	r3, r3, #1
 8009144:	2b00      	cmp	r3, #0
 8009146:	d001      	beq.n	800914c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009148:	2303      	movs	r3, #3
 800914a:	e1e6      	b.n	800951a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800914c:	79fb      	ldrb	r3, [r7, #7]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d007      	beq.n	8009162 <find_volume+0xca>
 8009152:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009156:	f003 0304 	and.w	r3, r3, #4
 800915a:	2b00      	cmp	r3, #0
 800915c:	d001      	beq.n	8009162 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800915e:	230a      	movs	r3, #10
 8009160:	e1db      	b.n	800951a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009162:	2300      	movs	r3, #0
 8009164:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009166:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009168:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800916a:	f7ff ff3f 	bl	8008fec <check_fs>
 800916e:	4603      	mov	r3, r0
 8009170:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009174:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009178:	2b02      	cmp	r3, #2
 800917a:	d149      	bne.n	8009210 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800917c:	2300      	movs	r3, #0
 800917e:	643b      	str	r3, [r7, #64]	; 0x40
 8009180:	e01e      	b.n	80091c0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009184:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009188:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800918a:	011b      	lsls	r3, r3, #4
 800918c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009190:	4413      	add	r3, r2
 8009192:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009196:	3304      	adds	r3, #4
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d006      	beq.n	80091ac <find_volume+0x114>
 800919e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a0:	3308      	adds	r3, #8
 80091a2:	4618      	mov	r0, r3
 80091a4:	f7fe fc98 	bl	8007ad8 <ld_dword>
 80091a8:	4602      	mov	r2, r0
 80091aa:	e000      	b.n	80091ae <find_volume+0x116>
 80091ac:	2200      	movs	r2, #0
 80091ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	3358      	adds	r3, #88	; 0x58
 80091b4:	443b      	add	r3, r7
 80091b6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80091ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091bc:	3301      	adds	r3, #1
 80091be:	643b      	str	r3, [r7, #64]	; 0x40
 80091c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091c2:	2b03      	cmp	r3, #3
 80091c4:	d9dd      	bls.n	8009182 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80091c6:	2300      	movs	r3, #0
 80091c8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80091ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d002      	beq.n	80091d6 <find_volume+0x13e>
 80091d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091d2:	3b01      	subs	r3, #1
 80091d4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80091d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	3358      	adds	r3, #88	; 0x58
 80091dc:	443b      	add	r3, r7
 80091de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80091e2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80091e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d005      	beq.n	80091f6 <find_volume+0x15e>
 80091ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80091ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80091ee:	f7ff fefd 	bl	8008fec <check_fs>
 80091f2:	4603      	mov	r3, r0
 80091f4:	e000      	b.n	80091f8 <find_volume+0x160>
 80091f6:	2303      	movs	r3, #3
 80091f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80091fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009200:	2b01      	cmp	r3, #1
 8009202:	d905      	bls.n	8009210 <find_volume+0x178>
 8009204:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009206:	3301      	adds	r3, #1
 8009208:	643b      	str	r3, [r7, #64]	; 0x40
 800920a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800920c:	2b03      	cmp	r3, #3
 800920e:	d9e2      	bls.n	80091d6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009210:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009214:	2b04      	cmp	r3, #4
 8009216:	d101      	bne.n	800921c <find_volume+0x184>
 8009218:	2301      	movs	r3, #1
 800921a:	e17e      	b.n	800951a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800921c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009220:	2b01      	cmp	r3, #1
 8009222:	d901      	bls.n	8009228 <find_volume+0x190>
 8009224:	230d      	movs	r3, #13
 8009226:	e178      	b.n	800951a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800922a:	3330      	adds	r3, #48	; 0x30
 800922c:	330b      	adds	r3, #11
 800922e:	4618      	mov	r0, r3
 8009230:	f7fe fc3a 	bl	8007aa8 <ld_word>
 8009234:	4603      	mov	r3, r0
 8009236:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800923a:	d001      	beq.n	8009240 <find_volume+0x1a8>
 800923c:	230d      	movs	r3, #13
 800923e:	e16c      	b.n	800951a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009242:	3330      	adds	r3, #48	; 0x30
 8009244:	3316      	adds	r3, #22
 8009246:	4618      	mov	r0, r3
 8009248:	f7fe fc2e 	bl	8007aa8 <ld_word>
 800924c:	4603      	mov	r3, r0
 800924e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009250:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009252:	2b00      	cmp	r3, #0
 8009254:	d106      	bne.n	8009264 <find_volume+0x1cc>
 8009256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009258:	3330      	adds	r3, #48	; 0x30
 800925a:	3324      	adds	r3, #36	; 0x24
 800925c:	4618      	mov	r0, r3
 800925e:	f7fe fc3b 	bl	8007ad8 <ld_dword>
 8009262:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009266:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009268:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800926a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800926c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8009270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009272:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009276:	789b      	ldrb	r3, [r3, #2]
 8009278:	2b01      	cmp	r3, #1
 800927a:	d005      	beq.n	8009288 <find_volume+0x1f0>
 800927c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800927e:	789b      	ldrb	r3, [r3, #2]
 8009280:	2b02      	cmp	r3, #2
 8009282:	d001      	beq.n	8009288 <find_volume+0x1f0>
 8009284:	230d      	movs	r3, #13
 8009286:	e148      	b.n	800951a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800928a:	789b      	ldrb	r3, [r3, #2]
 800928c:	461a      	mov	r2, r3
 800928e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009290:	fb02 f303 	mul.w	r3, r2, r3
 8009294:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800929c:	b29a      	uxth	r2, r3
 800929e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80092a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a4:	895b      	ldrh	r3, [r3, #10]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d008      	beq.n	80092bc <find_volume+0x224>
 80092aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ac:	895b      	ldrh	r3, [r3, #10]
 80092ae:	461a      	mov	r2, r3
 80092b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092b2:	895b      	ldrh	r3, [r3, #10]
 80092b4:	3b01      	subs	r3, #1
 80092b6:	4013      	ands	r3, r2
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d001      	beq.n	80092c0 <find_volume+0x228>
 80092bc:	230d      	movs	r3, #13
 80092be:	e12c      	b.n	800951a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80092c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092c2:	3330      	adds	r3, #48	; 0x30
 80092c4:	3311      	adds	r3, #17
 80092c6:	4618      	mov	r0, r3
 80092c8:	f7fe fbee 	bl	8007aa8 <ld_word>
 80092cc:	4603      	mov	r3, r0
 80092ce:	461a      	mov	r2, r3
 80092d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80092d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092d6:	891b      	ldrh	r3, [r3, #8]
 80092d8:	f003 030f 	and.w	r3, r3, #15
 80092dc:	b29b      	uxth	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d001      	beq.n	80092e6 <find_volume+0x24e>
 80092e2:	230d      	movs	r3, #13
 80092e4:	e119      	b.n	800951a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80092e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092e8:	3330      	adds	r3, #48	; 0x30
 80092ea:	3313      	adds	r3, #19
 80092ec:	4618      	mov	r0, r3
 80092ee:	f7fe fbdb 	bl	8007aa8 <ld_word>
 80092f2:	4603      	mov	r3, r0
 80092f4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80092f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d106      	bne.n	800930a <find_volume+0x272>
 80092fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092fe:	3330      	adds	r3, #48	; 0x30
 8009300:	3320      	adds	r3, #32
 8009302:	4618      	mov	r0, r3
 8009304:	f7fe fbe8 	bl	8007ad8 <ld_dword>
 8009308:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800930a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930c:	3330      	adds	r3, #48	; 0x30
 800930e:	330e      	adds	r3, #14
 8009310:	4618      	mov	r0, r3
 8009312:	f7fe fbc9 	bl	8007aa8 <ld_word>
 8009316:	4603      	mov	r3, r0
 8009318:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800931a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800931c:	2b00      	cmp	r3, #0
 800931e:	d101      	bne.n	8009324 <find_volume+0x28c>
 8009320:	230d      	movs	r3, #13
 8009322:	e0fa      	b.n	800951a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009324:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009326:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009328:	4413      	add	r3, r2
 800932a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800932c:	8912      	ldrh	r2, [r2, #8]
 800932e:	0912      	lsrs	r2, r2, #4
 8009330:	b292      	uxth	r2, r2
 8009332:	4413      	add	r3, r2
 8009334:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009336:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800933a:	429a      	cmp	r2, r3
 800933c:	d204      	bcs.n	8009348 <find_volume+0x2b0>
 800933e:	230d      	movs	r3, #13
 8009340:	e0eb      	b.n	800951a <find_volume+0x482>
 8009342:	bf00      	nop
 8009344:	20000d78 	.word	0x20000d78
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009348:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800934a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800934c:	1ad3      	subs	r3, r2, r3
 800934e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009350:	8952      	ldrh	r2, [r2, #10]
 8009352:	fbb3 f3f2 	udiv	r3, r3, r2
 8009356:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <find_volume+0x2ca>
 800935e:	230d      	movs	r3, #13
 8009360:	e0db      	b.n	800951a <find_volume+0x482>
		fmt = FS_FAT32;
 8009362:	2303      	movs	r3, #3
 8009364:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800936e:	4293      	cmp	r3, r2
 8009370:	d802      	bhi.n	8009378 <find_volume+0x2e0>
 8009372:	2302      	movs	r3, #2
 8009374:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800937e:	4293      	cmp	r3, r2
 8009380:	d802      	bhi.n	8009388 <find_volume+0x2f0>
 8009382:	2301      	movs	r3, #1
 8009384:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938a:	1c9a      	adds	r2, r3, #2
 800938c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800938e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8009390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009392:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009394:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009396:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009398:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800939a:	441a      	add	r2, r3
 800939c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800939e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80093a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80093a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a4:	441a      	add	r2, r3
 80093a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a8:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80093aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093ae:	2b03      	cmp	r3, #3
 80093b0:	d11e      	bne.n	80093f0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80093b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b4:	3330      	adds	r3, #48	; 0x30
 80093b6:	332a      	adds	r3, #42	; 0x2a
 80093b8:	4618      	mov	r0, r3
 80093ba:	f7fe fb75 	bl	8007aa8 <ld_word>
 80093be:	4603      	mov	r3, r0
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d001      	beq.n	80093c8 <find_volume+0x330>
 80093c4:	230d      	movs	r3, #13
 80093c6:	e0a8      	b.n	800951a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80093c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ca:	891b      	ldrh	r3, [r3, #8]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d001      	beq.n	80093d4 <find_volume+0x33c>
 80093d0:	230d      	movs	r3, #13
 80093d2:	e0a2      	b.n	800951a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80093d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d6:	3330      	adds	r3, #48	; 0x30
 80093d8:	332c      	adds	r3, #44	; 0x2c
 80093da:	4618      	mov	r0, r3
 80093dc:	f7fe fb7c 	bl	8007ad8 <ld_dword>
 80093e0:	4602      	mov	r2, r0
 80093e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e4:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80093e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e8:	695b      	ldr	r3, [r3, #20]
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	647b      	str	r3, [r7, #68]	; 0x44
 80093ee:	e01f      	b.n	8009430 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80093f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f2:	891b      	ldrh	r3, [r3, #8]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d101      	bne.n	80093fc <find_volume+0x364>
 80093f8:	230d      	movs	r3, #13
 80093fa:	e08e      	b.n	800951a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80093fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093fe:	6a1a      	ldr	r2, [r3, #32]
 8009400:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009402:	441a      	add	r2, r3
 8009404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009406:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009408:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800940c:	2b02      	cmp	r3, #2
 800940e:	d103      	bne.n	8009418 <find_volume+0x380>
 8009410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009412:	695b      	ldr	r3, [r3, #20]
 8009414:	005b      	lsls	r3, r3, #1
 8009416:	e00a      	b.n	800942e <find_volume+0x396>
 8009418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800941a:	695a      	ldr	r2, [r3, #20]
 800941c:	4613      	mov	r3, r2
 800941e:	005b      	lsls	r3, r3, #1
 8009420:	4413      	add	r3, r2
 8009422:	085a      	lsrs	r2, r3, #1
 8009424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009426:	695b      	ldr	r3, [r3, #20]
 8009428:	f003 0301 	and.w	r3, r3, #1
 800942c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800942e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009432:	699a      	ldr	r2, [r3, #24]
 8009434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009436:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800943a:	0a5b      	lsrs	r3, r3, #9
 800943c:	429a      	cmp	r2, r3
 800943e:	d201      	bcs.n	8009444 <find_volume+0x3ac>
 8009440:	230d      	movs	r3, #13
 8009442:	e06a      	b.n	800951a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009446:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800944a:	611a      	str	r2, [r3, #16]
 800944c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800944e:	691a      	ldr	r2, [r3, #16]
 8009450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009452:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009456:	2280      	movs	r2, #128	; 0x80
 8009458:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800945a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800945e:	2b03      	cmp	r3, #3
 8009460:	d149      	bne.n	80094f6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009464:	3330      	adds	r3, #48	; 0x30
 8009466:	3330      	adds	r3, #48	; 0x30
 8009468:	4618      	mov	r0, r3
 800946a:	f7fe fb1d 	bl	8007aa8 <ld_word>
 800946e:	4603      	mov	r3, r0
 8009470:	2b01      	cmp	r3, #1
 8009472:	d140      	bne.n	80094f6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009474:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009476:	3301      	adds	r3, #1
 8009478:	4619      	mov	r1, r3
 800947a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800947c:	f7fe fdc4 	bl	8008008 <move_window>
 8009480:	4603      	mov	r3, r0
 8009482:	2b00      	cmp	r3, #0
 8009484:	d137      	bne.n	80094f6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009488:	2200      	movs	r2, #0
 800948a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800948c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800948e:	3330      	adds	r3, #48	; 0x30
 8009490:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009494:	4618      	mov	r0, r3
 8009496:	f7fe fb07 	bl	8007aa8 <ld_word>
 800949a:	4603      	mov	r3, r0
 800949c:	461a      	mov	r2, r3
 800949e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d127      	bne.n	80094f6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80094a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a8:	3330      	adds	r3, #48	; 0x30
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7fe fb14 	bl	8007ad8 <ld_dword>
 80094b0:	4603      	mov	r3, r0
 80094b2:	4a1c      	ldr	r2, [pc, #112]	; (8009524 <find_volume+0x48c>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d11e      	bne.n	80094f6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80094b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ba:	3330      	adds	r3, #48	; 0x30
 80094bc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80094c0:	4618      	mov	r0, r3
 80094c2:	f7fe fb09 	bl	8007ad8 <ld_dword>
 80094c6:	4603      	mov	r3, r0
 80094c8:	4a17      	ldr	r2, [pc, #92]	; (8009528 <find_volume+0x490>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d113      	bne.n	80094f6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80094ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d0:	3330      	adds	r3, #48	; 0x30
 80094d2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7fe fafe 	bl	8007ad8 <ld_dword>
 80094dc:	4602      	mov	r2, r0
 80094de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80094e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e4:	3330      	adds	r3, #48	; 0x30
 80094e6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fe faf4 	bl	8007ad8 <ld_dword>
 80094f0:	4602      	mov	r2, r0
 80094f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80094f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80094fc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80094fe:	4b0b      	ldr	r3, [pc, #44]	; (800952c <find_volume+0x494>)
 8009500:	881b      	ldrh	r3, [r3, #0]
 8009502:	3301      	adds	r3, #1
 8009504:	b29a      	uxth	r2, r3
 8009506:	4b09      	ldr	r3, [pc, #36]	; (800952c <find_volume+0x494>)
 8009508:	801a      	strh	r2, [r3, #0]
 800950a:	4b08      	ldr	r3, [pc, #32]	; (800952c <find_volume+0x494>)
 800950c:	881a      	ldrh	r2, [r3, #0]
 800950e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009510:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009512:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009514:	f7fe fd10 	bl	8007f38 <clear_lock>
#endif
	return FR_OK;
 8009518:	2300      	movs	r3, #0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3758      	adds	r7, #88	; 0x58
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	41615252 	.word	0x41615252
 8009528:	61417272 	.word	0x61417272
 800952c:	20000d7c 	.word	0x20000d7c

08009530 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b084      	sub	sp, #16
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800953a:	2309      	movs	r3, #9
 800953c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d01c      	beq.n	800957e <validate+0x4e>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d018      	beq.n	800957e <validate+0x4e>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d013      	beq.n	800957e <validate+0x4e>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	889a      	ldrh	r2, [r3, #4]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	88db      	ldrh	r3, [r3, #6]
 8009560:	429a      	cmp	r2, r3
 8009562:	d10c      	bne.n	800957e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	785b      	ldrb	r3, [r3, #1]
 800956a:	4618      	mov	r0, r3
 800956c:	f7fe f9fe 	bl	800796c <disk_status>
 8009570:	4603      	mov	r3, r0
 8009572:	f003 0301 	and.w	r3, r3, #1
 8009576:	2b00      	cmp	r3, #0
 8009578:	d101      	bne.n	800957e <validate+0x4e>
			res = FR_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800957e:	7bfb      	ldrb	r3, [r7, #15]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d102      	bne.n	800958a <validate+0x5a>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	e000      	b.n	800958c <validate+0x5c>
 800958a:	2300      	movs	r3, #0
 800958c:	683a      	ldr	r2, [r7, #0]
 800958e:	6013      	str	r3, [r2, #0]
	return res;
 8009590:	7bfb      	ldrb	r3, [r7, #15]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
	...

0800959c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b088      	sub	sp, #32
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	4613      	mov	r3, r2
 80095a8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80095ae:	f107 0310 	add.w	r3, r7, #16
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7ff fcd5 	bl	8008f62 <get_ldnumber>
 80095b8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80095ba:	69fb      	ldr	r3, [r7, #28]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	da01      	bge.n	80095c4 <f_mount+0x28>
 80095c0:	230b      	movs	r3, #11
 80095c2:	e02b      	b.n	800961c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80095c4:	4a17      	ldr	r2, [pc, #92]	; (8009624 <f_mount+0x88>)
 80095c6:	69fb      	ldr	r3, [r7, #28]
 80095c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095cc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80095ce:	69bb      	ldr	r3, [r7, #24]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d005      	beq.n	80095e0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80095d4:	69b8      	ldr	r0, [r7, #24]
 80095d6:	f7fe fcaf 	bl	8007f38 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80095da:	69bb      	ldr	r3, [r7, #24]
 80095dc:	2200      	movs	r2, #0
 80095de:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d002      	beq.n	80095ec <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2200      	movs	r2, #0
 80095ea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80095ec:	68fa      	ldr	r2, [r7, #12]
 80095ee:	490d      	ldr	r1, [pc, #52]	; (8009624 <f_mount+0x88>)
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d002      	beq.n	8009602 <f_mount+0x66>
 80095fc:	79fb      	ldrb	r3, [r7, #7]
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d001      	beq.n	8009606 <f_mount+0x6a>
 8009602:	2300      	movs	r3, #0
 8009604:	e00a      	b.n	800961c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009606:	f107 010c 	add.w	r1, r7, #12
 800960a:	f107 0308 	add.w	r3, r7, #8
 800960e:	2200      	movs	r2, #0
 8009610:	4618      	mov	r0, r3
 8009612:	f7ff fd41 	bl	8009098 <find_volume>
 8009616:	4603      	mov	r3, r0
 8009618:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800961a:	7dfb      	ldrb	r3, [r7, #23]
}
 800961c:	4618      	mov	r0, r3
 800961e:	3720      	adds	r7, #32
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	20000d78 	.word	0x20000d78

08009628 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b098      	sub	sp, #96	; 0x60
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	4613      	mov	r3, r2
 8009634:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <f_open+0x18>
 800963c:	2309      	movs	r3, #9
 800963e:	e1ad      	b.n	800999c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009640:	79fb      	ldrb	r3, [r7, #7]
 8009642:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009646:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009648:	79fa      	ldrb	r2, [r7, #7]
 800964a:	f107 0110 	add.w	r1, r7, #16
 800964e:	f107 0308 	add.w	r3, r7, #8
 8009652:	4618      	mov	r0, r3
 8009654:	f7ff fd20 	bl	8009098 <find_volume>
 8009658:	4603      	mov	r3, r0
 800965a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800965e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009662:	2b00      	cmp	r3, #0
 8009664:	f040 8191 	bne.w	800998a <f_open+0x362>
		dj.obj.fs = fs;
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	f107 0314 	add.w	r3, r7, #20
 8009672:	4611      	mov	r1, r2
 8009674:	4618      	mov	r0, r3
 8009676:	f7ff fc03 	bl	8008e80 <follow_path>
 800967a:	4603      	mov	r3, r0
 800967c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009680:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009684:	2b00      	cmp	r3, #0
 8009686:	d11a      	bne.n	80096be <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009688:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800968c:	b25b      	sxtb	r3, r3
 800968e:	2b00      	cmp	r3, #0
 8009690:	da03      	bge.n	800969a <f_open+0x72>
				res = FR_INVALID_NAME;
 8009692:	2306      	movs	r3, #6
 8009694:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009698:	e011      	b.n	80096be <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800969a:	79fb      	ldrb	r3, [r7, #7]
 800969c:	f023 0301 	bic.w	r3, r3, #1
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	bf14      	ite	ne
 80096a4:	2301      	movne	r3, #1
 80096a6:	2300      	moveq	r3, #0
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	461a      	mov	r2, r3
 80096ac:	f107 0314 	add.w	r3, r7, #20
 80096b0:	4611      	mov	r1, r2
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fe faf8 	bl	8007ca8 <chk_lock>
 80096b8:	4603      	mov	r3, r0
 80096ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80096be:	79fb      	ldrb	r3, [r7, #7]
 80096c0:	f003 031c 	and.w	r3, r3, #28
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d07f      	beq.n	80097c8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80096c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d017      	beq.n	8009700 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80096d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096d4:	2b04      	cmp	r3, #4
 80096d6:	d10e      	bne.n	80096f6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80096d8:	f7fe fb42 	bl	8007d60 <enq_lock>
 80096dc:	4603      	mov	r3, r0
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d006      	beq.n	80096f0 <f_open+0xc8>
 80096e2:	f107 0314 	add.w	r3, r7, #20
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7ff fa86 	bl	8008bf8 <dir_register>
 80096ec:	4603      	mov	r3, r0
 80096ee:	e000      	b.n	80096f2 <f_open+0xca>
 80096f0:	2312      	movs	r3, #18
 80096f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80096f6:	79fb      	ldrb	r3, [r7, #7]
 80096f8:	f043 0308 	orr.w	r3, r3, #8
 80096fc:	71fb      	strb	r3, [r7, #7]
 80096fe:	e010      	b.n	8009722 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009700:	7ebb      	ldrb	r3, [r7, #26]
 8009702:	f003 0311 	and.w	r3, r3, #17
 8009706:	2b00      	cmp	r3, #0
 8009708:	d003      	beq.n	8009712 <f_open+0xea>
					res = FR_DENIED;
 800970a:	2307      	movs	r3, #7
 800970c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009710:	e007      	b.n	8009722 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009712:	79fb      	ldrb	r3, [r7, #7]
 8009714:	f003 0304 	and.w	r3, r3, #4
 8009718:	2b00      	cmp	r3, #0
 800971a:	d002      	beq.n	8009722 <f_open+0xfa>
 800971c:	2308      	movs	r3, #8
 800971e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009722:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009726:	2b00      	cmp	r3, #0
 8009728:	d168      	bne.n	80097fc <f_open+0x1d4>
 800972a:	79fb      	ldrb	r3, [r7, #7]
 800972c:	f003 0308 	and.w	r3, r3, #8
 8009730:	2b00      	cmp	r3, #0
 8009732:	d063      	beq.n	80097fc <f_open+0x1d4>
				dw = GET_FATTIME();
 8009734:	f7fd ff52 	bl	80075dc <get_fattime>
 8009738:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800973a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800973c:	330e      	adds	r3, #14
 800973e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009740:	4618      	mov	r0, r3
 8009742:	f7fe fa07 	bl	8007b54 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009748:	3316      	adds	r3, #22
 800974a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800974c:	4618      	mov	r0, r3
 800974e:	f7fe fa01 	bl	8007b54 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009754:	330b      	adds	r3, #11
 8009756:	2220      	movs	r2, #32
 8009758:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800975e:	4611      	mov	r1, r2
 8009760:	4618      	mov	r0, r3
 8009762:	f7ff f958 	bl	8008a16 <ld_clust>
 8009766:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800976c:	2200      	movs	r2, #0
 800976e:	4618      	mov	r0, r3
 8009770:	f7ff f970 	bl	8008a54 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009776:	331c      	adds	r3, #28
 8009778:	2100      	movs	r1, #0
 800977a:	4618      	mov	r0, r3
 800977c:	f7fe f9ea 	bl	8007b54 <st_dword>
					fs->wflag = 1;
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	2201      	movs	r2, #1
 8009784:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009788:	2b00      	cmp	r3, #0
 800978a:	d037      	beq.n	80097fc <f_open+0x1d4>
						dw = fs->winsect;
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009790:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009792:	f107 0314 	add.w	r3, r7, #20
 8009796:	2200      	movs	r2, #0
 8009798:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800979a:	4618      	mov	r0, r3
 800979c:	f7fe fe83 	bl	80084a6 <remove_chain>
 80097a0:	4603      	mov	r3, r0
 80097a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80097a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d126      	bne.n	80097fc <f_open+0x1d4>
							res = move_window(fs, dw);
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7fe fc28 	bl	8008008 <move_window>
 80097b8:	4603      	mov	r3, r0
 80097ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80097c2:	3a01      	subs	r2, #1
 80097c4:	60da      	str	r2, [r3, #12]
 80097c6:	e019      	b.n	80097fc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80097c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d115      	bne.n	80097fc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80097d0:	7ebb      	ldrb	r3, [r7, #26]
 80097d2:	f003 0310 	and.w	r3, r3, #16
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d003      	beq.n	80097e2 <f_open+0x1ba>
					res = FR_NO_FILE;
 80097da:	2304      	movs	r3, #4
 80097dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80097e0:	e00c      	b.n	80097fc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80097e2:	79fb      	ldrb	r3, [r7, #7]
 80097e4:	f003 0302 	and.w	r3, r3, #2
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d007      	beq.n	80097fc <f_open+0x1d4>
 80097ec:	7ebb      	ldrb	r3, [r7, #26]
 80097ee:	f003 0301 	and.w	r3, r3, #1
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d002      	beq.n	80097fc <f_open+0x1d4>
						res = FR_DENIED;
 80097f6:	2307      	movs	r3, #7
 80097f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80097fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009800:	2b00      	cmp	r3, #0
 8009802:	d128      	bne.n	8009856 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009804:	79fb      	ldrb	r3, [r7, #7]
 8009806:	f003 0308 	and.w	r3, r3, #8
 800980a:	2b00      	cmp	r3, #0
 800980c:	d003      	beq.n	8009816 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800980e:	79fb      	ldrb	r3, [r7, #7]
 8009810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009814:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800981e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009824:	79fb      	ldrb	r3, [r7, #7]
 8009826:	f023 0301 	bic.w	r3, r3, #1
 800982a:	2b00      	cmp	r3, #0
 800982c:	bf14      	ite	ne
 800982e:	2301      	movne	r3, #1
 8009830:	2300      	moveq	r3, #0
 8009832:	b2db      	uxtb	r3, r3
 8009834:	461a      	mov	r2, r3
 8009836:	f107 0314 	add.w	r3, r7, #20
 800983a:	4611      	mov	r1, r2
 800983c:	4618      	mov	r0, r3
 800983e:	f7fe fab1 	bl	8007da4 <inc_lock>
 8009842:	4602      	mov	r2, r0
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d102      	bne.n	8009856 <f_open+0x22e>
 8009850:	2302      	movs	r3, #2
 8009852:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009856:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800985a:	2b00      	cmp	r3, #0
 800985c:	f040 8095 	bne.w	800998a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009864:	4611      	mov	r1, r2
 8009866:	4618      	mov	r0, r3
 8009868:	f7ff f8d5 	bl	8008a16 <ld_clust>
 800986c:	4602      	mov	r2, r0
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009874:	331c      	adds	r3, #28
 8009876:	4618      	mov	r0, r3
 8009878:	f7fe f92e 	bl	8007ad8 <ld_dword>
 800987c:	4602      	mov	r2, r0
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2200      	movs	r2, #0
 8009886:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009888:	693a      	ldr	r2, [r7, #16]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	88da      	ldrh	r2, [r3, #6]
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	79fa      	ldrb	r2, [r7, #7]
 800989a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2200      	movs	r2, #0
 80098a0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2200      	movs	r2, #0
 80098a6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2200      	movs	r2, #0
 80098ac:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	3330      	adds	r3, #48	; 0x30
 80098b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098b6:	2100      	movs	r1, #0
 80098b8:	4618      	mov	r0, r3
 80098ba:	f7fe f998 	bl	8007bee <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80098be:	79fb      	ldrb	r3, [r7, #7]
 80098c0:	f003 0320 	and.w	r3, r3, #32
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d060      	beq.n	800998a <f_open+0x362>
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d05c      	beq.n	800998a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	68da      	ldr	r2, [r3, #12]
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	895b      	ldrh	r3, [r3, #10]
 80098dc:	025b      	lsls	r3, r3, #9
 80098de:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	689b      	ldr	r3, [r3, #8]
 80098e4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	657b      	str	r3, [r7, #84]	; 0x54
 80098ec:	e016      	b.n	800991c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80098f2:	4618      	mov	r0, r3
 80098f4:	f7fe fc43 	bl	800817e <get_fat>
 80098f8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80098fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d802      	bhi.n	8009906 <f_open+0x2de>
 8009900:	2302      	movs	r3, #2
 8009902:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009906:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009908:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800990c:	d102      	bne.n	8009914 <f_open+0x2ec>
 800990e:	2301      	movs	r3, #1
 8009910:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009914:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009916:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009918:	1ad3      	subs	r3, r2, r3
 800991a:	657b      	str	r3, [r7, #84]	; 0x54
 800991c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009920:	2b00      	cmp	r3, #0
 8009922:	d103      	bne.n	800992c <f_open+0x304>
 8009924:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009928:	429a      	cmp	r2, r3
 800992a:	d8e0      	bhi.n	80098ee <f_open+0x2c6>
				}
				fp->clust = clst;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009930:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009932:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009936:	2b00      	cmp	r3, #0
 8009938:	d127      	bne.n	800998a <f_open+0x362>
 800993a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800993c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009940:	2b00      	cmp	r3, #0
 8009942:	d022      	beq.n	800998a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009948:	4618      	mov	r0, r3
 800994a:	f7fe fbf9 	bl	8008140 <clust2sect>
 800994e:	6478      	str	r0, [r7, #68]	; 0x44
 8009950:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009952:	2b00      	cmp	r3, #0
 8009954:	d103      	bne.n	800995e <f_open+0x336>
						res = FR_INT_ERR;
 8009956:	2302      	movs	r3, #2
 8009958:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800995c:	e015      	b.n	800998a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800995e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009960:	0a5a      	lsrs	r2, r3, #9
 8009962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009964:	441a      	add	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	7858      	ldrb	r0, [r3, #1]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6a1a      	ldr	r2, [r3, #32]
 8009978:	2301      	movs	r3, #1
 800997a:	f7fe f837 	bl	80079ec <disk_read>
 800997e:	4603      	mov	r3, r0
 8009980:	2b00      	cmp	r3, #0
 8009982:	d002      	beq.n	800998a <f_open+0x362>
 8009984:	2301      	movs	r3, #1
 8009986:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800998a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800998e:	2b00      	cmp	r3, #0
 8009990:	d002      	beq.n	8009998 <f_open+0x370>
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2200      	movs	r2, #0
 8009996:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009998:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800999c:	4618      	mov	r0, r3
 800999e:	3760      	adds	r7, #96	; 0x60
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b08c      	sub	sp, #48	; 0x30
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
 80099b0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	2200      	movs	r2, #0
 80099ba:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f107 0210 	add.w	r2, r7, #16
 80099c2:	4611      	mov	r1, r2
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7ff fdb3 	bl	8009530 <validate>
 80099ca:	4603      	mov	r3, r0
 80099cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80099d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d107      	bne.n	80099e8 <f_write+0x44>
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	7d5b      	ldrb	r3, [r3, #21]
 80099dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80099e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d002      	beq.n	80099ee <f_write+0x4a>
 80099e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80099ec:	e14b      	b.n	8009c86 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	7d1b      	ldrb	r3, [r3, #20]
 80099f2:	f003 0302 	and.w	r3, r3, #2
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d101      	bne.n	80099fe <f_write+0x5a>
 80099fa:	2307      	movs	r3, #7
 80099fc:	e143      	b.n	8009c86 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	699a      	ldr	r2, [r3, #24]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	441a      	add	r2, r3
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	699b      	ldr	r3, [r3, #24]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	f080 812d 	bcs.w	8009c6a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	699b      	ldr	r3, [r3, #24]
 8009a14:	43db      	mvns	r3, r3
 8009a16:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009a18:	e127      	b.n	8009c6a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	699b      	ldr	r3, [r3, #24]
 8009a1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	f040 80e3 	bne.w	8009bee <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	699b      	ldr	r3, [r3, #24]
 8009a2c:	0a5b      	lsrs	r3, r3, #9
 8009a2e:	693a      	ldr	r2, [r7, #16]
 8009a30:	8952      	ldrh	r2, [r2, #10]
 8009a32:	3a01      	subs	r2, #1
 8009a34:	4013      	ands	r3, r2
 8009a36:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009a38:	69bb      	ldr	r3, [r7, #24]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d143      	bne.n	8009ac6 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	699b      	ldr	r3, [r3, #24]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d10c      	bne.n	8009a60 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	689b      	ldr	r3, [r3, #8]
 8009a4a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d11a      	bne.n	8009a88 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2100      	movs	r1, #0
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7fe fd8a 	bl	8008570 <create_chain>
 8009a5c:	62b8      	str	r0, [r7, #40]	; 0x28
 8009a5e:	e013      	b.n	8009a88 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d007      	beq.n	8009a78 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	699b      	ldr	r3, [r3, #24]
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f7fe fe16 	bl	80086a0 <clmt_clust>
 8009a74:	62b8      	str	r0, [r7, #40]	; 0x28
 8009a76:	e007      	b.n	8009a88 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009a78:	68fa      	ldr	r2, [r7, #12]
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	69db      	ldr	r3, [r3, #28]
 8009a7e:	4619      	mov	r1, r3
 8009a80:	4610      	mov	r0, r2
 8009a82:	f7fe fd75 	bl	8008570 <create_chain>
 8009a86:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	f000 80f2 	beq.w	8009c74 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d104      	bne.n	8009aa0 <f_write+0xfc>
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2202      	movs	r2, #2
 8009a9a:	755a      	strb	r2, [r3, #21]
 8009a9c:	2302      	movs	r3, #2
 8009a9e:	e0f2      	b.n	8009c86 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009aa6:	d104      	bne.n	8009ab2 <f_write+0x10e>
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	755a      	strb	r2, [r3, #21]
 8009aae:	2301      	movs	r3, #1
 8009ab0:	e0e9      	b.n	8009c86 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ab6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d102      	bne.n	8009ac6 <f_write+0x122>
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ac4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	7d1b      	ldrb	r3, [r3, #20]
 8009aca:	b25b      	sxtb	r3, r3
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	da18      	bge.n	8009b02 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	7858      	ldrb	r0, [r3, #1]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6a1a      	ldr	r2, [r3, #32]
 8009ade:	2301      	movs	r3, #1
 8009ae0:	f7fd ffa4 	bl	8007a2c <disk_write>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d004      	beq.n	8009af4 <f_write+0x150>
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2201      	movs	r2, #1
 8009aee:	755a      	strb	r2, [r3, #21]
 8009af0:	2301      	movs	r3, #1
 8009af2:	e0c8      	b.n	8009c86 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	7d1b      	ldrb	r3, [r3, #20]
 8009af8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009b02:	693a      	ldr	r2, [r7, #16]
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	69db      	ldr	r3, [r3, #28]
 8009b08:	4619      	mov	r1, r3
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	f7fe fb18 	bl	8008140 <clust2sect>
 8009b10:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d104      	bne.n	8009b22 <f_write+0x17e>
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2202      	movs	r2, #2
 8009b1c:	755a      	strb	r2, [r3, #21]
 8009b1e:	2302      	movs	r3, #2
 8009b20:	e0b1      	b.n	8009c86 <f_write+0x2e2>
			sect += csect;
 8009b22:	697a      	ldr	r2, [r7, #20]
 8009b24:	69bb      	ldr	r3, [r7, #24]
 8009b26:	4413      	add	r3, r2
 8009b28:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	0a5b      	lsrs	r3, r3, #9
 8009b2e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009b30:	6a3b      	ldr	r3, [r7, #32]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d03c      	beq.n	8009bb0 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009b36:	69ba      	ldr	r2, [r7, #24]
 8009b38:	6a3b      	ldr	r3, [r7, #32]
 8009b3a:	4413      	add	r3, r2
 8009b3c:	693a      	ldr	r2, [r7, #16]
 8009b3e:	8952      	ldrh	r2, [r2, #10]
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d905      	bls.n	8009b50 <f_write+0x1ac>
					cc = fs->csize - csect;
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	895b      	ldrh	r3, [r3, #10]
 8009b48:	461a      	mov	r2, r3
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	1ad3      	subs	r3, r2, r3
 8009b4e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	7858      	ldrb	r0, [r3, #1]
 8009b54:	6a3b      	ldr	r3, [r7, #32]
 8009b56:	697a      	ldr	r2, [r7, #20]
 8009b58:	69f9      	ldr	r1, [r7, #28]
 8009b5a:	f7fd ff67 	bl	8007a2c <disk_write>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d004      	beq.n	8009b6e <f_write+0x1ca>
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2201      	movs	r2, #1
 8009b68:	755a      	strb	r2, [r3, #21]
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	e08b      	b.n	8009c86 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	6a1a      	ldr	r2, [r3, #32]
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	1ad3      	subs	r3, r2, r3
 8009b76:	6a3a      	ldr	r2, [r7, #32]
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d915      	bls.n	8009ba8 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	6a1a      	ldr	r2, [r3, #32]
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	1ad3      	subs	r3, r2, r3
 8009b8a:	025b      	lsls	r3, r3, #9
 8009b8c:	69fa      	ldr	r2, [r7, #28]
 8009b8e:	4413      	add	r3, r2
 8009b90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009b94:	4619      	mov	r1, r3
 8009b96:	f7fe f809 	bl	8007bac <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	7d1b      	ldrb	r3, [r3, #20]
 8009b9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ba2:	b2da      	uxtb	r2, r3
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009ba8:	6a3b      	ldr	r3, [r7, #32]
 8009baa:	025b      	lsls	r3, r3, #9
 8009bac:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009bae:	e03f      	b.n	8009c30 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	6a1b      	ldr	r3, [r3, #32]
 8009bb4:	697a      	ldr	r2, [r7, #20]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d016      	beq.n	8009be8 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	699a      	ldr	r2, [r3, #24]
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d210      	bcs.n	8009be8 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	7858      	ldrb	r0, [r3, #1]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	697a      	ldr	r2, [r7, #20]
 8009bd4:	f7fd ff0a 	bl	80079ec <disk_read>
 8009bd8:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d004      	beq.n	8009be8 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2201      	movs	r2, #1
 8009be2:	755a      	strb	r2, [r3, #21]
 8009be4:	2301      	movs	r3, #1
 8009be6:	e04e      	b.n	8009c86 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	697a      	ldr	r2, [r7, #20]
 8009bec:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	699b      	ldr	r3, [r3, #24]
 8009bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bf6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8009bfa:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d901      	bls.n	8009c08 <f_write+0x264>
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	699b      	ldr	r3, [r3, #24]
 8009c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c16:	4413      	add	r3, r2
 8009c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c1a:	69f9      	ldr	r1, [r7, #28]
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7fd ffc5 	bl	8007bac <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	7d1b      	ldrb	r3, [r3, #20]
 8009c26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009c2a:	b2da      	uxtb	r2, r3
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009c30:	69fa      	ldr	r2, [r7, #28]
 8009c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c34:	4413      	add	r3, r2
 8009c36:	61fb      	str	r3, [r7, #28]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	699a      	ldr	r2, [r3, #24]
 8009c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3e:	441a      	add	r2, r3
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	619a      	str	r2, [r3, #24]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	68da      	ldr	r2, [r3, #12]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	699b      	ldr	r3, [r3, #24]
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	bf38      	it	cc
 8009c50:	461a      	movcc	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	60da      	str	r2, [r3, #12]
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5c:	441a      	add	r2, r3
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	601a      	str	r2, [r3, #0]
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c66:	1ad3      	subs	r3, r2, r3
 8009c68:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	f47f aed4 	bne.w	8009a1a <f_write+0x76>
 8009c72:	e000      	b.n	8009c76 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009c74:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	7d1b      	ldrb	r3, [r3, #20]
 8009c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c7e:	b2da      	uxtb	r2, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009c84:	2300      	movs	r3, #0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3730      	adds	r7, #48	; 0x30
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}

08009c8e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009c8e:	b580      	push	{r7, lr}
 8009c90:	b086      	sub	sp, #24
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f107 0208 	add.w	r2, r7, #8
 8009c9c:	4611      	mov	r1, r2
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f7ff fc46 	bl	8009530 <validate>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009ca8:	7dfb      	ldrb	r3, [r7, #23]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d168      	bne.n	8009d80 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	7d1b      	ldrb	r3, [r3, #20]
 8009cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d062      	beq.n	8009d80 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	7d1b      	ldrb	r3, [r3, #20]
 8009cbe:	b25b      	sxtb	r3, r3
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	da15      	bge.n	8009cf0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	7858      	ldrb	r0, [r3, #1]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6a1a      	ldr	r2, [r3, #32]
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	f7fd feaa 	bl	8007a2c <disk_write>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d001      	beq.n	8009ce2 <f_sync+0x54>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e04f      	b.n	8009d82 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	7d1b      	ldrb	r3, [r3, #20]
 8009ce6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009cea:	b2da      	uxtb	r2, r3
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009cf0:	f7fd fc74 	bl	80075dc <get_fattime>
 8009cf4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009cf6:	68ba      	ldr	r2, [r7, #8]
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	4610      	mov	r0, r2
 8009d00:	f7fe f982 	bl	8008008 <move_window>
 8009d04:	4603      	mov	r3, r0
 8009d06:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009d08:	7dfb      	ldrb	r3, [r7, #23]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d138      	bne.n	8009d80 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d12:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	330b      	adds	r3, #11
 8009d18:	781a      	ldrb	r2, [r3, #0]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	330b      	adds	r3, #11
 8009d1e:	f042 0220 	orr.w	r2, r2, #32
 8009d22:	b2d2      	uxtb	r2, r2
 8009d24:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6818      	ldr	r0, [r3, #0]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	689b      	ldr	r3, [r3, #8]
 8009d2e:	461a      	mov	r2, r3
 8009d30:	68f9      	ldr	r1, [r7, #12]
 8009d32:	f7fe fe8f 	bl	8008a54 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f103 021c 	add.w	r2, r3, #28
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	68db      	ldr	r3, [r3, #12]
 8009d40:	4619      	mov	r1, r3
 8009d42:	4610      	mov	r0, r2
 8009d44:	f7fd ff06 	bl	8007b54 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	3316      	adds	r3, #22
 8009d4c:	6939      	ldr	r1, [r7, #16]
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7fd ff00 	bl	8007b54 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	3312      	adds	r3, #18
 8009d58:	2100      	movs	r1, #0
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7fd fedf 	bl	8007b1e <st_word>
					fs->wflag = 1;
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	2201      	movs	r2, #1
 8009d64:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f7fe f97b 	bl	8008064 <sync_fs>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	7d1b      	ldrb	r3, [r3, #20]
 8009d76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d7a:	b2da      	uxtb	r2, r3
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3718      	adds	r7, #24
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009d8a:	b580      	push	{r7, lr}
 8009d8c:	b084      	sub	sp, #16
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f7ff ff7b 	bl	8009c8e <f_sync>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009d9c:	7bfb      	ldrb	r3, [r7, #15]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d118      	bne.n	8009dd4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f107 0208 	add.w	r2, r7, #8
 8009da8:	4611      	mov	r1, r2
 8009daa:	4618      	mov	r0, r3
 8009dac:	f7ff fbc0 	bl	8009530 <validate>
 8009db0:	4603      	mov	r3, r0
 8009db2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009db4:	7bfb      	ldrb	r3, [r7, #15]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d10c      	bne.n	8009dd4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	691b      	ldr	r3, [r3, #16]
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7fe f87e 	bl	8007ec0 <dec_lock>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009dc8:	7bfb      	ldrb	r3, [r7, #15]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d102      	bne.n	8009dd4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b090      	sub	sp, #64	; 0x40
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f107 0208 	add.w	r2, r7, #8
 8009dee:	4611      	mov	r1, r2
 8009df0:	4618      	mov	r0, r3
 8009df2:	f7ff fb9d 	bl	8009530 <validate>
 8009df6:	4603      	mov	r3, r0
 8009df8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8009dfc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d103      	bne.n	8009e0c <f_lseek+0x2e>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	7d5b      	ldrb	r3, [r3, #21]
 8009e08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8009e0c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d002      	beq.n	8009e1a <f_lseek+0x3c>
 8009e14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e18:	e1e6      	b.n	800a1e8 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f000 80d1 	beq.w	8009fc6 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e2a:	d15a      	bne.n	8009ee2 <f_lseek+0x104>
			tbl = fp->cltbl;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e30:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e34:	1d1a      	adds	r2, r3, #4
 8009e36:	627a      	str	r2, [r7, #36]	; 0x24
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	617b      	str	r3, [r7, #20]
 8009e3c:	2302      	movs	r3, #2
 8009e3e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8009e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d03a      	beq.n	8009ec2 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e4e:	613b      	str	r3, [r7, #16]
 8009e50:	2300      	movs	r3, #0
 8009e52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e56:	3302      	adds	r3, #2
 8009e58:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8009e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e5c:	60fb      	str	r3, [r7, #12]
 8009e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e60:	3301      	adds	r3, #1
 8009e62:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f7fe f988 	bl	800817e <get_fat>
 8009e6e:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d804      	bhi.n	8009e80 <f_lseek+0xa2>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2202      	movs	r2, #2
 8009e7a:	755a      	strb	r2, [r3, #21]
 8009e7c:	2302      	movs	r3, #2
 8009e7e:	e1b3      	b.n	800a1e8 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e86:	d104      	bne.n	8009e92 <f_lseek+0xb4>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	755a      	strb	r2, [r3, #21]
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e1aa      	b.n	800a1e8 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	3301      	adds	r3, #1
 8009e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d0de      	beq.n	8009e5a <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009e9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d809      	bhi.n	8009eb8 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ea6:	1d1a      	adds	r2, r3, #4
 8009ea8:	627a      	str	r2, [r7, #36]	; 0x24
 8009eaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009eac:	601a      	str	r2, [r3, #0]
 8009eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb0:	1d1a      	adds	r2, r3, #4
 8009eb2:	627a      	str	r2, [r7, #36]	; 0x24
 8009eb4:	693a      	ldr	r2, [r7, #16]
 8009eb6:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	695b      	ldr	r3, [r3, #20]
 8009ebc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d3c4      	bcc.n	8009e4c <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ec8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8009eca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d803      	bhi.n	8009eda <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	601a      	str	r2, [r3, #0]
 8009ed8:	e184      	b.n	800a1e4 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009eda:	2311      	movs	r3, #17
 8009edc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8009ee0:	e180      	b.n	800a1e4 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	683a      	ldr	r2, [r7, #0]
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d902      	bls.n	8009ef2 <f_lseek+0x114>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	68db      	ldr	r3, [r3, #12]
 8009ef0:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	683a      	ldr	r2, [r7, #0]
 8009ef6:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	f000 8172 	beq.w	800a1e4 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	3b01      	subs	r3, #1
 8009f04:	4619      	mov	r1, r3
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f7fe fbca 	bl	80086a0 <clmt_clust>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009f12:	68ba      	ldr	r2, [r7, #8]
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	69db      	ldr	r3, [r3, #28]
 8009f18:	4619      	mov	r1, r3
 8009f1a:	4610      	mov	r0, r2
 8009f1c:	f7fe f910 	bl	8008140 <clust2sect>
 8009f20:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d104      	bne.n	8009f32 <f_lseek+0x154>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	755a      	strb	r2, [r3, #21]
 8009f2e:	2302      	movs	r3, #2
 8009f30:	e15a      	b.n	800a1e8 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	3b01      	subs	r3, #1
 8009f36:	0a5b      	lsrs	r3, r3, #9
 8009f38:	68ba      	ldr	r2, [r7, #8]
 8009f3a:	8952      	ldrh	r2, [r2, #10]
 8009f3c:	3a01      	subs	r2, #1
 8009f3e:	4013      	ands	r3, r2
 8009f40:	69ba      	ldr	r2, [r7, #24]
 8009f42:	4413      	add	r3, r2
 8009f44:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	699b      	ldr	r3, [r3, #24]
 8009f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	f000 8148 	beq.w	800a1e4 <f_lseek+0x406>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6a1b      	ldr	r3, [r3, #32]
 8009f58:	69ba      	ldr	r2, [r7, #24]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	f000 8142 	beq.w	800a1e4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	7d1b      	ldrb	r3, [r3, #20]
 8009f64:	b25b      	sxtb	r3, r3
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	da18      	bge.n	8009f9c <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	7858      	ldrb	r0, [r3, #1]
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6a1a      	ldr	r2, [r3, #32]
 8009f78:	2301      	movs	r3, #1
 8009f7a:	f7fd fd57 	bl	8007a2c <disk_write>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d004      	beq.n	8009f8e <f_lseek+0x1b0>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2201      	movs	r2, #1
 8009f88:	755a      	strb	r2, [r3, #21]
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e12c      	b.n	800a1e8 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	7d1b      	ldrb	r3, [r3, #20]
 8009f92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f96:	b2da      	uxtb	r2, r3
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	7858      	ldrb	r0, [r3, #1]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	69ba      	ldr	r2, [r7, #24]
 8009faa:	f7fd fd1f 	bl	80079ec <disk_read>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d004      	beq.n	8009fbe <f_lseek+0x1e0>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	755a      	strb	r2, [r3, #21]
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e114      	b.n	800a1e8 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	69ba      	ldr	r2, [r7, #24]
 8009fc2:	621a      	str	r2, [r3, #32]
 8009fc4:	e10e      	b.n	800a1e4 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	68db      	ldr	r3, [r3, #12]
 8009fca:	683a      	ldr	r2, [r7, #0]
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d908      	bls.n	8009fe2 <f_lseek+0x204>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	7d1b      	ldrb	r3, [r3, #20]
 8009fd4:	f003 0302 	and.w	r3, r3, #2
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d102      	bne.n	8009fe2 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	699b      	ldr	r3, [r3, #24]
 8009fe6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	637b      	str	r3, [r7, #52]	; 0x34
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ff0:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 80a7 	beq.w	800a148 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	895b      	ldrh	r3, [r3, #10]
 8009ffe:	025b      	lsls	r3, r3, #9
 800a000:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800a002:	6a3b      	ldr	r3, [r7, #32]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d01b      	beq.n	800a040 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	1e5a      	subs	r2, r3, #1
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	fbb2 f2f3 	udiv	r2, r2, r3
 800a012:	6a3b      	ldr	r3, [r7, #32]
 800a014:	1e59      	subs	r1, r3, #1
 800a016:	69fb      	ldr	r3, [r7, #28]
 800a018:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d30f      	bcc.n	800a040 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a020:	6a3b      	ldr	r3, [r7, #32]
 800a022:	1e5a      	subs	r2, r3, #1
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	425b      	negs	r3, r3
 800a028:	401a      	ands	r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	699b      	ldr	r3, [r3, #24]
 800a032:	683a      	ldr	r2, [r7, #0]
 800a034:	1ad3      	subs	r3, r2, r3
 800a036:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	69db      	ldr	r3, [r3, #28]
 800a03c:	63bb      	str	r3, [r7, #56]	; 0x38
 800a03e:	e022      	b.n	800a086 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d119      	bne.n	800a080 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2100      	movs	r1, #0
 800a050:	4618      	mov	r0, r3
 800a052:	f7fe fa8d 	bl	8008570 <create_chain>
 800a056:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d104      	bne.n	800a068 <f_lseek+0x28a>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2202      	movs	r2, #2
 800a062:	755a      	strb	r2, [r3, #21]
 800a064:	2302      	movs	r3, #2
 800a066:	e0bf      	b.n	800a1e8 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a06a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a06e:	d104      	bne.n	800a07a <f_lseek+0x29c>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2201      	movs	r2, #1
 800a074:	755a      	strb	r2, [r3, #21]
 800a076:	2301      	movs	r3, #1
 800a078:	e0b6      	b.n	800a1e8 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a07e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a084:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d05d      	beq.n	800a148 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800a08c:	e03a      	b.n	800a104 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800a08e:	683a      	ldr	r2, [r7, #0]
 800a090:	69fb      	ldr	r3, [r7, #28]
 800a092:	1ad3      	subs	r3, r2, r3
 800a094:	603b      	str	r3, [r7, #0]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	699a      	ldr	r2, [r3, #24]
 800a09a:	69fb      	ldr	r3, [r7, #28]
 800a09c:	441a      	add	r2, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	7d1b      	ldrb	r3, [r3, #20]
 800a0a6:	f003 0302 	and.w	r3, r3, #2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00b      	beq.n	800a0c6 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7fe fa5c 	bl	8008570 <create_chain>
 800a0b8:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a0ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d108      	bne.n	800a0d2 <f_lseek+0x2f4>
							ofs = 0; break;
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	603b      	str	r3, [r7, #0]
 800a0c4:	e022      	b.n	800a10c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7fe f857 	bl	800817e <get_fat>
 800a0d0:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a0d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0d8:	d104      	bne.n	800a0e4 <f_lseek+0x306>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	755a      	strb	r2, [r3, #21]
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	e081      	b.n	800a1e8 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a0e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0e6:	2b01      	cmp	r3, #1
 800a0e8:	d904      	bls.n	800a0f4 <f_lseek+0x316>
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d304      	bcc.n	800a0fe <f_lseek+0x320>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2202      	movs	r2, #2
 800a0f8:	755a      	strb	r2, [r3, #21]
 800a0fa:	2302      	movs	r3, #2
 800a0fc:	e074      	b.n	800a1e8 <f_lseek+0x40a>
					fp->clust = clst;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a102:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800a104:	683a      	ldr	r2, [r7, #0]
 800a106:	69fb      	ldr	r3, [r7, #28]
 800a108:	429a      	cmp	r2, r3
 800a10a:	d8c0      	bhi.n	800a08e <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	699a      	ldr	r2, [r3, #24]
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	441a      	add	r2, r3
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d012      	beq.n	800a148 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a126:	4618      	mov	r0, r3
 800a128:	f7fe f80a 	bl	8008140 <clust2sect>
 800a12c:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a12e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a130:	2b00      	cmp	r3, #0
 800a132:	d104      	bne.n	800a13e <f_lseek+0x360>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2202      	movs	r2, #2
 800a138:	755a      	strb	r2, [r3, #21]
 800a13a:	2302      	movs	r3, #2
 800a13c:	e054      	b.n	800a1e8 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	0a5b      	lsrs	r3, r3, #9
 800a142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a144:	4413      	add	r3, r2
 800a146:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	699a      	ldr	r2, [r3, #24]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	429a      	cmp	r2, r3
 800a152:	d90a      	bls.n	800a16a <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	699a      	ldr	r2, [r3, #24]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	7d1b      	ldrb	r3, [r3, #20]
 800a160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a164:	b2da      	uxtb	r2, r3
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	699b      	ldr	r3, [r3, #24]
 800a16e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a172:	2b00      	cmp	r3, #0
 800a174:	d036      	beq.n	800a1e4 <f_lseek+0x406>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6a1b      	ldr	r3, [r3, #32]
 800a17a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d031      	beq.n	800a1e4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	7d1b      	ldrb	r3, [r3, #20]
 800a184:	b25b      	sxtb	r3, r3
 800a186:	2b00      	cmp	r3, #0
 800a188:	da18      	bge.n	800a1bc <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	7858      	ldrb	r0, [r3, #1]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a1a      	ldr	r2, [r3, #32]
 800a198:	2301      	movs	r3, #1
 800a19a:	f7fd fc47 	bl	8007a2c <disk_write>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d004      	beq.n	800a1ae <f_lseek+0x3d0>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	755a      	strb	r2, [r3, #21]
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	e01c      	b.n	800a1e8 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	7d1b      	ldrb	r3, [r3, #20]
 800a1b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1b6:	b2da      	uxtb	r2, r3
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	7858      	ldrb	r0, [r3, #1]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1ca:	f7fd fc0f 	bl	80079ec <disk_read>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d004      	beq.n	800a1de <f_lseek+0x400>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	755a      	strb	r2, [r3, #21]
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e004      	b.n	800a1e8 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1e2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800a1e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3740      	adds	r7, #64	; 0x40
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b086      	sub	sp, #24
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
 800a1f8:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d101      	bne.n	800a204 <f_opendir+0x14>
 800a200:	2309      	movs	r3, #9
 800a202:	e064      	b.n	800a2ce <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800a208:	f107 010c 	add.w	r1, r7, #12
 800a20c:	463b      	mov	r3, r7
 800a20e:	2200      	movs	r2, #0
 800a210:	4618      	mov	r0, r3
 800a212:	f7fe ff41 	bl	8009098 <find_volume>
 800a216:	4603      	mov	r3, r0
 800a218:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a21a:	7dfb      	ldrb	r3, [r7, #23]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d14f      	bne.n	800a2c0 <f_opendir+0xd0>
		obj->fs = fs;
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	4619      	mov	r1, r3
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f7fe fe28 	bl	8008e80 <follow_path>
 800a230:	4603      	mov	r3, r0
 800a232:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800a234:	7dfb      	ldrb	r3, [r7, #23]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d13d      	bne.n	800a2b6 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a240:	b25b      	sxtb	r3, r3
 800a242:	2b00      	cmp	r3, #0
 800a244:	db12      	blt.n	800a26c <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	799b      	ldrb	r3, [r3, #6]
 800a24a:	f003 0310 	and.w	r3, r3, #16
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d00a      	beq.n	800a268 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800a252:	68fa      	ldr	r2, [r7, #12]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6a1b      	ldr	r3, [r3, #32]
 800a258:	4619      	mov	r1, r3
 800a25a:	4610      	mov	r0, r2
 800a25c:	f7fe fbdb 	bl	8008a16 <ld_clust>
 800a260:	4602      	mov	r2, r0
 800a262:	693b      	ldr	r3, [r7, #16]
 800a264:	609a      	str	r2, [r3, #8]
 800a266:	e001      	b.n	800a26c <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800a268:	2305      	movs	r3, #5
 800a26a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800a26c:	7dfb      	ldrb	r3, [r7, #23]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d121      	bne.n	800a2b6 <f_opendir+0xc6>
				obj->id = fs->id;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	88da      	ldrh	r2, [r3, #6]
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800a27a:	2100      	movs	r1, #0
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f7fe fa43 	bl	8008708 <dir_sdi>
 800a282:	4603      	mov	r3, r0
 800a284:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800a286:	7dfb      	ldrb	r3, [r7, #23]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d114      	bne.n	800a2b6 <f_opendir+0xc6>
					if (obj->sclust) {
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00d      	beq.n	800a2b0 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800a294:	2100      	movs	r1, #0
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f7fd fd84 	bl	8007da4 <inc_lock>
 800a29c:	4602      	mov	r2, r0
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	691b      	ldr	r3, [r3, #16]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d105      	bne.n	800a2b6 <f_opendir+0xc6>
 800a2aa:	2312      	movs	r3, #18
 800a2ac:	75fb      	strb	r3, [r7, #23]
 800a2ae:	e002      	b.n	800a2b6 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800a2b6:	7dfb      	ldrb	r3, [r7, #23]
 800a2b8:	2b04      	cmp	r3, #4
 800a2ba:	d101      	bne.n	800a2c0 <f_opendir+0xd0>
 800a2bc:	2305      	movs	r3, #5
 800a2be:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800a2c0:	7dfb      	ldrb	r3, [r7, #23]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d002      	beq.n	800a2cc <f_opendir+0xdc>
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a2cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3718      	adds	r7, #24
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}

0800a2d6 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800a2d6:	b580      	push	{r7, lr}
 800a2d8:	b084      	sub	sp, #16
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f107 0208 	add.w	r2, r7, #8
 800a2e4:	4611      	mov	r1, r2
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f7ff f922 	bl	8009530 <validate>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a2f0:	7bfb      	ldrb	r3, [r7, #15]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d110      	bne.n	800a318 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	691b      	ldr	r3, [r3, #16]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d006      	beq.n	800a30c <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	691b      	ldr	r3, [r3, #16]
 800a302:	4618      	mov	r0, r3
 800a304:	f7fd fddc 	bl	8007ec0 <dec_lock>
 800a308:	4603      	mov	r3, r0
 800a30a:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800a30c:	7bfb      	ldrb	r3, [r7, #15]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d102      	bne.n	800a318 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2200      	movs	r2, #0
 800a316:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800a318:	7bfb      	ldrb	r3, [r7, #15]
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3710      	adds	r7, #16
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b084      	sub	sp, #16
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
 800a32a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f107 0208 	add.w	r2, r7, #8
 800a332:	4611      	mov	r1, r2
 800a334:	4618      	mov	r0, r3
 800a336:	f7ff f8fb 	bl	8009530 <validate>
 800a33a:	4603      	mov	r3, r0
 800a33c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a33e:	7bfb      	ldrb	r3, [r7, #15]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d126      	bne.n	800a392 <f_readdir+0x70>
		if (!fno) {
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d106      	bne.n	800a358 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800a34a:	2100      	movs	r1, #0
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f7fe f9db 	bl	8008708 <dir_sdi>
 800a352:	4603      	mov	r3, r0
 800a354:	73fb      	strb	r3, [r7, #15]
 800a356:	e01c      	b.n	800a392 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800a358:	2100      	movs	r1, #0
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7fe fb9a 	bl	8008a94 <dir_read>
 800a360:	4603      	mov	r3, r0
 800a362:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800a364:	7bfb      	ldrb	r3, [r7, #15]
 800a366:	2b04      	cmp	r3, #4
 800a368:	d101      	bne.n	800a36e <f_readdir+0x4c>
 800a36a:	2300      	movs	r3, #0
 800a36c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800a36e:	7bfb      	ldrb	r3, [r7, #15]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d10e      	bne.n	800a392 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f7fe fc8e 	bl	8008c98 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800a37c:	2100      	movs	r1, #0
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f7fe fa3d 	bl	80087fe <dir_next>
 800a384:	4603      	mov	r3, r0
 800a386:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800a388:	7bfb      	ldrb	r3, [r7, #15]
 800a38a:	2b04      	cmp	r3, #4
 800a38c:	d101      	bne.n	800a392 <f_readdir+0x70>
 800a38e:	2300      	movs	r3, #0
 800a390:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800a392:	7bfb      	ldrb	r3, [r7, #15]
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b09e      	sub	sp, #120	; 0x78
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800a3a8:	f107 010c 	add.w	r1, r7, #12
 800a3ac:	1d3b      	adds	r3, r7, #4
 800a3ae:	2202      	movs	r2, #2
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f7fe fe71 	bl	8009098 <find_volume>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 800a3c0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f040 808e 	bne.w	800a4e6 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a3d0:	4611      	mov	r1, r2
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f7fe fd54 	bl	8008e80 <follow_path>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800a3de:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d108      	bne.n	800a3f8 <f_unlink+0x5c>
 800a3e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a3ea:	2102      	movs	r1, #2
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f7fd fc5b 	bl	8007ca8 <chk_lock>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800a3f8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d172      	bne.n	800a4e6 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800a400:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800a404:	b25b      	sxtb	r3, r3
 800a406:	2b00      	cmp	r3, #0
 800a408:	da03      	bge.n	800a412 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800a40a:	2306      	movs	r3, #6
 800a40c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800a410:	e008      	b.n	800a424 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800a412:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a416:	f003 0301 	and.w	r3, r3, #1
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d002      	beq.n	800a424 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800a41e:	2307      	movs	r3, #7
 800a420:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 800a424:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d134      	bne.n	800a496 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a430:	4611      	mov	r1, r2
 800a432:	4618      	mov	r0, r3
 800a434:	f7fe faef 	bl	8008a16 <ld_clust>
 800a438:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800a43a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a43e:	f003 0310 	and.w	r3, r3, #16
 800a442:	2b00      	cmp	r3, #0
 800a444:	d027      	beq.n	800a496 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800a44a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a44c:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800a44e:	f107 0310 	add.w	r3, r7, #16
 800a452:	2100      	movs	r1, #0
 800a454:	4618      	mov	r0, r3
 800a456:	f7fe f957 	bl	8008708 <dir_sdi>
 800a45a:	4603      	mov	r3, r0
 800a45c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 800a460:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a464:	2b00      	cmp	r3, #0
 800a466:	d116      	bne.n	800a496 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800a468:	f107 0310 	add.w	r3, r7, #16
 800a46c:	2100      	movs	r1, #0
 800a46e:	4618      	mov	r0, r3
 800a470:	f7fe fb10 	bl	8008a94 <dir_read>
 800a474:	4603      	mov	r3, r0
 800a476:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800a47a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d102      	bne.n	800a488 <f_unlink+0xec>
 800a482:	2307      	movs	r3, #7
 800a484:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800a488:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a48c:	2b04      	cmp	r3, #4
 800a48e:	d102      	bne.n	800a496 <f_unlink+0xfa>
 800a490:	2300      	movs	r3, #0
 800a492:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 800a496:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d123      	bne.n	800a4e6 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800a49e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	f7fe fbda 	bl	8008c5c <dir_remove>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800a4ae:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d10c      	bne.n	800a4d0 <f_unlink+0x134>
 800a4b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d009      	beq.n	800a4d0 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800a4bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7fd ffee 	bl	80084a6 <remove_chain>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800a4d0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d106      	bne.n	800a4e6 <f_unlink+0x14a>
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f7fd fdc2 	bl	8008064 <sync_fs>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800a4e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3778      	adds	r7, #120	; 0x78
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
	...

0800a4f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b087      	sub	sp, #28
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	60b9      	str	r1, [r7, #8]
 800a4fe:	4613      	mov	r3, r2
 800a500:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a502:	2301      	movs	r3, #1
 800a504:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a506:	2300      	movs	r3, #0
 800a508:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a50a:	4b1f      	ldr	r3, [pc, #124]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a50c:	7a5b      	ldrb	r3, [r3, #9]
 800a50e:	b2db      	uxtb	r3, r3
 800a510:	2b00      	cmp	r3, #0
 800a512:	d131      	bne.n	800a578 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a514:	4b1c      	ldr	r3, [pc, #112]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a516:	7a5b      	ldrb	r3, [r3, #9]
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	461a      	mov	r2, r3
 800a51c:	4b1a      	ldr	r3, [pc, #104]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a51e:	2100      	movs	r1, #0
 800a520:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a522:	4b19      	ldr	r3, [pc, #100]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a524:	7a5b      	ldrb	r3, [r3, #9]
 800a526:	b2db      	uxtb	r3, r3
 800a528:	4a17      	ldr	r2, [pc, #92]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	4413      	add	r3, r2
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a532:	4b15      	ldr	r3, [pc, #84]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a534:	7a5b      	ldrb	r3, [r3, #9]
 800a536:	b2db      	uxtb	r3, r3
 800a538:	461a      	mov	r2, r3
 800a53a:	4b13      	ldr	r3, [pc, #76]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a53c:	4413      	add	r3, r2
 800a53e:	79fa      	ldrb	r2, [r7, #7]
 800a540:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a542:	4b11      	ldr	r3, [pc, #68]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a544:	7a5b      	ldrb	r3, [r3, #9]
 800a546:	b2db      	uxtb	r3, r3
 800a548:	1c5a      	adds	r2, r3, #1
 800a54a:	b2d1      	uxtb	r1, r2
 800a54c:	4a0e      	ldr	r2, [pc, #56]	; (800a588 <FATFS_LinkDriverEx+0x94>)
 800a54e:	7251      	strb	r1, [r2, #9]
 800a550:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a552:	7dbb      	ldrb	r3, [r7, #22]
 800a554:	3330      	adds	r3, #48	; 0x30
 800a556:	b2da      	uxtb	r2, r3
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	3301      	adds	r3, #1
 800a560:	223a      	movs	r2, #58	; 0x3a
 800a562:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	3302      	adds	r3, #2
 800a568:	222f      	movs	r2, #47	; 0x2f
 800a56a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	3303      	adds	r3, #3
 800a570:	2200      	movs	r2, #0
 800a572:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a574:	2300      	movs	r3, #0
 800a576:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a578:	7dfb      	ldrb	r3, [r7, #23]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	371c      	adds	r7, #28
 800a57e:	46bd      	mov	sp, r7
 800a580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a584:	4770      	bx	lr
 800a586:	bf00      	nop
 800a588:	20000da0 	.word	0x20000da0

0800a58c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a596:	2200      	movs	r2, #0
 800a598:	6839      	ldr	r1, [r7, #0]
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f7ff ffaa 	bl	800a4f4 <FATFS_LinkDriverEx>
 800a5a0:	4603      	mov	r3, r0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3708      	adds	r7, #8
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
	...

0800a5ac <__errno>:
 800a5ac:	4b01      	ldr	r3, [pc, #4]	; (800a5b4 <__errno+0x8>)
 800a5ae:	6818      	ldr	r0, [r3, #0]
 800a5b0:	4770      	bx	lr
 800a5b2:	bf00      	nop
 800a5b4:	20000010 	.word	0x20000010

0800a5b8 <__libc_init_array>:
 800a5b8:	b570      	push	{r4, r5, r6, lr}
 800a5ba:	4d0d      	ldr	r5, [pc, #52]	; (800a5f0 <__libc_init_array+0x38>)
 800a5bc:	4c0d      	ldr	r4, [pc, #52]	; (800a5f4 <__libc_init_array+0x3c>)
 800a5be:	1b64      	subs	r4, r4, r5
 800a5c0:	10a4      	asrs	r4, r4, #2
 800a5c2:	2600      	movs	r6, #0
 800a5c4:	42a6      	cmp	r6, r4
 800a5c6:	d109      	bne.n	800a5dc <__libc_init_array+0x24>
 800a5c8:	4d0b      	ldr	r5, [pc, #44]	; (800a5f8 <__libc_init_array+0x40>)
 800a5ca:	4c0c      	ldr	r4, [pc, #48]	; (800a5fc <__libc_init_array+0x44>)
 800a5cc:	f000 fc9e 	bl	800af0c <_init>
 800a5d0:	1b64      	subs	r4, r4, r5
 800a5d2:	10a4      	asrs	r4, r4, #2
 800a5d4:	2600      	movs	r6, #0
 800a5d6:	42a6      	cmp	r6, r4
 800a5d8:	d105      	bne.n	800a5e6 <__libc_init_array+0x2e>
 800a5da:	bd70      	pop	{r4, r5, r6, pc}
 800a5dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5e0:	4798      	blx	r3
 800a5e2:	3601      	adds	r6, #1
 800a5e4:	e7ee      	b.n	800a5c4 <__libc_init_array+0xc>
 800a5e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5ea:	4798      	blx	r3
 800a5ec:	3601      	adds	r6, #1
 800a5ee:	e7f2      	b.n	800a5d6 <__libc_init_array+0x1e>
 800a5f0:	0800b07c 	.word	0x0800b07c
 800a5f4:	0800b07c 	.word	0x0800b07c
 800a5f8:	0800b07c 	.word	0x0800b07c
 800a5fc:	0800b080 	.word	0x0800b080

0800a600 <malloc>:
 800a600:	4b02      	ldr	r3, [pc, #8]	; (800a60c <malloc+0xc>)
 800a602:	4601      	mov	r1, r0
 800a604:	6818      	ldr	r0, [r3, #0]
 800a606:	f000 b87f 	b.w	800a708 <_malloc_r>
 800a60a:	bf00      	nop
 800a60c:	20000010 	.word	0x20000010

0800a610 <free>:
 800a610:	4b02      	ldr	r3, [pc, #8]	; (800a61c <free+0xc>)
 800a612:	4601      	mov	r1, r0
 800a614:	6818      	ldr	r0, [r3, #0]
 800a616:	f000 b80b 	b.w	800a630 <_free_r>
 800a61a:	bf00      	nop
 800a61c:	20000010 	.word	0x20000010

0800a620 <memset>:
 800a620:	4402      	add	r2, r0
 800a622:	4603      	mov	r3, r0
 800a624:	4293      	cmp	r3, r2
 800a626:	d100      	bne.n	800a62a <memset+0xa>
 800a628:	4770      	bx	lr
 800a62a:	f803 1b01 	strb.w	r1, [r3], #1
 800a62e:	e7f9      	b.n	800a624 <memset+0x4>

0800a630 <_free_r>:
 800a630:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a632:	2900      	cmp	r1, #0
 800a634:	d044      	beq.n	800a6c0 <_free_r+0x90>
 800a636:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a63a:	9001      	str	r0, [sp, #4]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f1a1 0404 	sub.w	r4, r1, #4
 800a642:	bfb8      	it	lt
 800a644:	18e4      	addlt	r4, r4, r3
 800a646:	f000 f903 	bl	800a850 <__malloc_lock>
 800a64a:	4a1e      	ldr	r2, [pc, #120]	; (800a6c4 <_free_r+0x94>)
 800a64c:	9801      	ldr	r0, [sp, #4]
 800a64e:	6813      	ldr	r3, [r2, #0]
 800a650:	b933      	cbnz	r3, 800a660 <_free_r+0x30>
 800a652:	6063      	str	r3, [r4, #4]
 800a654:	6014      	str	r4, [r2, #0]
 800a656:	b003      	add	sp, #12
 800a658:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a65c:	f000 b8fe 	b.w	800a85c <__malloc_unlock>
 800a660:	42a3      	cmp	r3, r4
 800a662:	d908      	bls.n	800a676 <_free_r+0x46>
 800a664:	6825      	ldr	r5, [r4, #0]
 800a666:	1961      	adds	r1, r4, r5
 800a668:	428b      	cmp	r3, r1
 800a66a:	bf01      	itttt	eq
 800a66c:	6819      	ldreq	r1, [r3, #0]
 800a66e:	685b      	ldreq	r3, [r3, #4]
 800a670:	1949      	addeq	r1, r1, r5
 800a672:	6021      	streq	r1, [r4, #0]
 800a674:	e7ed      	b.n	800a652 <_free_r+0x22>
 800a676:	461a      	mov	r2, r3
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	b10b      	cbz	r3, 800a680 <_free_r+0x50>
 800a67c:	42a3      	cmp	r3, r4
 800a67e:	d9fa      	bls.n	800a676 <_free_r+0x46>
 800a680:	6811      	ldr	r1, [r2, #0]
 800a682:	1855      	adds	r5, r2, r1
 800a684:	42a5      	cmp	r5, r4
 800a686:	d10b      	bne.n	800a6a0 <_free_r+0x70>
 800a688:	6824      	ldr	r4, [r4, #0]
 800a68a:	4421      	add	r1, r4
 800a68c:	1854      	adds	r4, r2, r1
 800a68e:	42a3      	cmp	r3, r4
 800a690:	6011      	str	r1, [r2, #0]
 800a692:	d1e0      	bne.n	800a656 <_free_r+0x26>
 800a694:	681c      	ldr	r4, [r3, #0]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	6053      	str	r3, [r2, #4]
 800a69a:	4421      	add	r1, r4
 800a69c:	6011      	str	r1, [r2, #0]
 800a69e:	e7da      	b.n	800a656 <_free_r+0x26>
 800a6a0:	d902      	bls.n	800a6a8 <_free_r+0x78>
 800a6a2:	230c      	movs	r3, #12
 800a6a4:	6003      	str	r3, [r0, #0]
 800a6a6:	e7d6      	b.n	800a656 <_free_r+0x26>
 800a6a8:	6825      	ldr	r5, [r4, #0]
 800a6aa:	1961      	adds	r1, r4, r5
 800a6ac:	428b      	cmp	r3, r1
 800a6ae:	bf04      	itt	eq
 800a6b0:	6819      	ldreq	r1, [r3, #0]
 800a6b2:	685b      	ldreq	r3, [r3, #4]
 800a6b4:	6063      	str	r3, [r4, #4]
 800a6b6:	bf04      	itt	eq
 800a6b8:	1949      	addeq	r1, r1, r5
 800a6ba:	6021      	streq	r1, [r4, #0]
 800a6bc:	6054      	str	r4, [r2, #4]
 800a6be:	e7ca      	b.n	800a656 <_free_r+0x26>
 800a6c0:	b003      	add	sp, #12
 800a6c2:	bd30      	pop	{r4, r5, pc}
 800a6c4:	20000dac 	.word	0x20000dac

0800a6c8 <sbrk_aligned>:
 800a6c8:	b570      	push	{r4, r5, r6, lr}
 800a6ca:	4e0e      	ldr	r6, [pc, #56]	; (800a704 <sbrk_aligned+0x3c>)
 800a6cc:	460c      	mov	r4, r1
 800a6ce:	6831      	ldr	r1, [r6, #0]
 800a6d0:	4605      	mov	r5, r0
 800a6d2:	b911      	cbnz	r1, 800a6da <sbrk_aligned+0x12>
 800a6d4:	f000 f88c 	bl	800a7f0 <_sbrk_r>
 800a6d8:	6030      	str	r0, [r6, #0]
 800a6da:	4621      	mov	r1, r4
 800a6dc:	4628      	mov	r0, r5
 800a6de:	f000 f887 	bl	800a7f0 <_sbrk_r>
 800a6e2:	1c43      	adds	r3, r0, #1
 800a6e4:	d00a      	beq.n	800a6fc <sbrk_aligned+0x34>
 800a6e6:	1cc4      	adds	r4, r0, #3
 800a6e8:	f024 0403 	bic.w	r4, r4, #3
 800a6ec:	42a0      	cmp	r0, r4
 800a6ee:	d007      	beq.n	800a700 <sbrk_aligned+0x38>
 800a6f0:	1a21      	subs	r1, r4, r0
 800a6f2:	4628      	mov	r0, r5
 800a6f4:	f000 f87c 	bl	800a7f0 <_sbrk_r>
 800a6f8:	3001      	adds	r0, #1
 800a6fa:	d101      	bne.n	800a700 <sbrk_aligned+0x38>
 800a6fc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a700:	4620      	mov	r0, r4
 800a702:	bd70      	pop	{r4, r5, r6, pc}
 800a704:	20000db0 	.word	0x20000db0

0800a708 <_malloc_r>:
 800a708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a70c:	1ccd      	adds	r5, r1, #3
 800a70e:	f025 0503 	bic.w	r5, r5, #3
 800a712:	3508      	adds	r5, #8
 800a714:	2d0c      	cmp	r5, #12
 800a716:	bf38      	it	cc
 800a718:	250c      	movcc	r5, #12
 800a71a:	2d00      	cmp	r5, #0
 800a71c:	4607      	mov	r7, r0
 800a71e:	db01      	blt.n	800a724 <_malloc_r+0x1c>
 800a720:	42a9      	cmp	r1, r5
 800a722:	d905      	bls.n	800a730 <_malloc_r+0x28>
 800a724:	230c      	movs	r3, #12
 800a726:	603b      	str	r3, [r7, #0]
 800a728:	2600      	movs	r6, #0
 800a72a:	4630      	mov	r0, r6
 800a72c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a730:	4e2e      	ldr	r6, [pc, #184]	; (800a7ec <_malloc_r+0xe4>)
 800a732:	f000 f88d 	bl	800a850 <__malloc_lock>
 800a736:	6833      	ldr	r3, [r6, #0]
 800a738:	461c      	mov	r4, r3
 800a73a:	bb34      	cbnz	r4, 800a78a <_malloc_r+0x82>
 800a73c:	4629      	mov	r1, r5
 800a73e:	4638      	mov	r0, r7
 800a740:	f7ff ffc2 	bl	800a6c8 <sbrk_aligned>
 800a744:	1c43      	adds	r3, r0, #1
 800a746:	4604      	mov	r4, r0
 800a748:	d14d      	bne.n	800a7e6 <_malloc_r+0xde>
 800a74a:	6834      	ldr	r4, [r6, #0]
 800a74c:	4626      	mov	r6, r4
 800a74e:	2e00      	cmp	r6, #0
 800a750:	d140      	bne.n	800a7d4 <_malloc_r+0xcc>
 800a752:	6823      	ldr	r3, [r4, #0]
 800a754:	4631      	mov	r1, r6
 800a756:	4638      	mov	r0, r7
 800a758:	eb04 0803 	add.w	r8, r4, r3
 800a75c:	f000 f848 	bl	800a7f0 <_sbrk_r>
 800a760:	4580      	cmp	r8, r0
 800a762:	d13a      	bne.n	800a7da <_malloc_r+0xd2>
 800a764:	6821      	ldr	r1, [r4, #0]
 800a766:	3503      	adds	r5, #3
 800a768:	1a6d      	subs	r5, r5, r1
 800a76a:	f025 0503 	bic.w	r5, r5, #3
 800a76e:	3508      	adds	r5, #8
 800a770:	2d0c      	cmp	r5, #12
 800a772:	bf38      	it	cc
 800a774:	250c      	movcc	r5, #12
 800a776:	4629      	mov	r1, r5
 800a778:	4638      	mov	r0, r7
 800a77a:	f7ff ffa5 	bl	800a6c8 <sbrk_aligned>
 800a77e:	3001      	adds	r0, #1
 800a780:	d02b      	beq.n	800a7da <_malloc_r+0xd2>
 800a782:	6823      	ldr	r3, [r4, #0]
 800a784:	442b      	add	r3, r5
 800a786:	6023      	str	r3, [r4, #0]
 800a788:	e00e      	b.n	800a7a8 <_malloc_r+0xa0>
 800a78a:	6822      	ldr	r2, [r4, #0]
 800a78c:	1b52      	subs	r2, r2, r5
 800a78e:	d41e      	bmi.n	800a7ce <_malloc_r+0xc6>
 800a790:	2a0b      	cmp	r2, #11
 800a792:	d916      	bls.n	800a7c2 <_malloc_r+0xba>
 800a794:	1961      	adds	r1, r4, r5
 800a796:	42a3      	cmp	r3, r4
 800a798:	6025      	str	r5, [r4, #0]
 800a79a:	bf18      	it	ne
 800a79c:	6059      	strne	r1, [r3, #4]
 800a79e:	6863      	ldr	r3, [r4, #4]
 800a7a0:	bf08      	it	eq
 800a7a2:	6031      	streq	r1, [r6, #0]
 800a7a4:	5162      	str	r2, [r4, r5]
 800a7a6:	604b      	str	r3, [r1, #4]
 800a7a8:	4638      	mov	r0, r7
 800a7aa:	f104 060b 	add.w	r6, r4, #11
 800a7ae:	f000 f855 	bl	800a85c <__malloc_unlock>
 800a7b2:	f026 0607 	bic.w	r6, r6, #7
 800a7b6:	1d23      	adds	r3, r4, #4
 800a7b8:	1af2      	subs	r2, r6, r3
 800a7ba:	d0b6      	beq.n	800a72a <_malloc_r+0x22>
 800a7bc:	1b9b      	subs	r3, r3, r6
 800a7be:	50a3      	str	r3, [r4, r2]
 800a7c0:	e7b3      	b.n	800a72a <_malloc_r+0x22>
 800a7c2:	6862      	ldr	r2, [r4, #4]
 800a7c4:	42a3      	cmp	r3, r4
 800a7c6:	bf0c      	ite	eq
 800a7c8:	6032      	streq	r2, [r6, #0]
 800a7ca:	605a      	strne	r2, [r3, #4]
 800a7cc:	e7ec      	b.n	800a7a8 <_malloc_r+0xa0>
 800a7ce:	4623      	mov	r3, r4
 800a7d0:	6864      	ldr	r4, [r4, #4]
 800a7d2:	e7b2      	b.n	800a73a <_malloc_r+0x32>
 800a7d4:	4634      	mov	r4, r6
 800a7d6:	6876      	ldr	r6, [r6, #4]
 800a7d8:	e7b9      	b.n	800a74e <_malloc_r+0x46>
 800a7da:	230c      	movs	r3, #12
 800a7dc:	603b      	str	r3, [r7, #0]
 800a7de:	4638      	mov	r0, r7
 800a7e0:	f000 f83c 	bl	800a85c <__malloc_unlock>
 800a7e4:	e7a1      	b.n	800a72a <_malloc_r+0x22>
 800a7e6:	6025      	str	r5, [r4, #0]
 800a7e8:	e7de      	b.n	800a7a8 <_malloc_r+0xa0>
 800a7ea:	bf00      	nop
 800a7ec:	20000dac 	.word	0x20000dac

0800a7f0 <_sbrk_r>:
 800a7f0:	b538      	push	{r3, r4, r5, lr}
 800a7f2:	4d06      	ldr	r5, [pc, #24]	; (800a80c <_sbrk_r+0x1c>)
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	4608      	mov	r0, r1
 800a7fa:	602b      	str	r3, [r5, #0]
 800a7fc:	f7f6 fe64 	bl	80014c8 <_sbrk>
 800a800:	1c43      	adds	r3, r0, #1
 800a802:	d102      	bne.n	800a80a <_sbrk_r+0x1a>
 800a804:	682b      	ldr	r3, [r5, #0]
 800a806:	b103      	cbz	r3, 800a80a <_sbrk_r+0x1a>
 800a808:	6023      	str	r3, [r4, #0]
 800a80a:	bd38      	pop	{r3, r4, r5, pc}
 800a80c:	20000db4 	.word	0x20000db4

0800a810 <siprintf>:
 800a810:	b40e      	push	{r1, r2, r3}
 800a812:	b500      	push	{lr}
 800a814:	b09c      	sub	sp, #112	; 0x70
 800a816:	ab1d      	add	r3, sp, #116	; 0x74
 800a818:	9002      	str	r0, [sp, #8]
 800a81a:	9006      	str	r0, [sp, #24]
 800a81c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a820:	4809      	ldr	r0, [pc, #36]	; (800a848 <siprintf+0x38>)
 800a822:	9107      	str	r1, [sp, #28]
 800a824:	9104      	str	r1, [sp, #16]
 800a826:	4909      	ldr	r1, [pc, #36]	; (800a84c <siprintf+0x3c>)
 800a828:	f853 2b04 	ldr.w	r2, [r3], #4
 800a82c:	9105      	str	r1, [sp, #20]
 800a82e:	6800      	ldr	r0, [r0, #0]
 800a830:	9301      	str	r3, [sp, #4]
 800a832:	a902      	add	r1, sp, #8
 800a834:	f000 f874 	bl	800a920 <_svfiprintf_r>
 800a838:	9b02      	ldr	r3, [sp, #8]
 800a83a:	2200      	movs	r2, #0
 800a83c:	701a      	strb	r2, [r3, #0]
 800a83e:	b01c      	add	sp, #112	; 0x70
 800a840:	f85d eb04 	ldr.w	lr, [sp], #4
 800a844:	b003      	add	sp, #12
 800a846:	4770      	bx	lr
 800a848:	20000010 	.word	0x20000010
 800a84c:	ffff0208 	.word	0xffff0208

0800a850 <__malloc_lock>:
 800a850:	4801      	ldr	r0, [pc, #4]	; (800a858 <__malloc_lock+0x8>)
 800a852:	f000 baf9 	b.w	800ae48 <__retarget_lock_acquire_recursive>
 800a856:	bf00      	nop
 800a858:	20000db8 	.word	0x20000db8

0800a85c <__malloc_unlock>:
 800a85c:	4801      	ldr	r0, [pc, #4]	; (800a864 <__malloc_unlock+0x8>)
 800a85e:	f000 baf4 	b.w	800ae4a <__retarget_lock_release_recursive>
 800a862:	bf00      	nop
 800a864:	20000db8 	.word	0x20000db8

0800a868 <__ssputs_r>:
 800a868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a86c:	688e      	ldr	r6, [r1, #8]
 800a86e:	429e      	cmp	r6, r3
 800a870:	4682      	mov	sl, r0
 800a872:	460c      	mov	r4, r1
 800a874:	4690      	mov	r8, r2
 800a876:	461f      	mov	r7, r3
 800a878:	d838      	bhi.n	800a8ec <__ssputs_r+0x84>
 800a87a:	898a      	ldrh	r2, [r1, #12]
 800a87c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a880:	d032      	beq.n	800a8e8 <__ssputs_r+0x80>
 800a882:	6825      	ldr	r5, [r4, #0]
 800a884:	6909      	ldr	r1, [r1, #16]
 800a886:	eba5 0901 	sub.w	r9, r5, r1
 800a88a:	6965      	ldr	r5, [r4, #20]
 800a88c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a890:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a894:	3301      	adds	r3, #1
 800a896:	444b      	add	r3, r9
 800a898:	106d      	asrs	r5, r5, #1
 800a89a:	429d      	cmp	r5, r3
 800a89c:	bf38      	it	cc
 800a89e:	461d      	movcc	r5, r3
 800a8a0:	0553      	lsls	r3, r2, #21
 800a8a2:	d531      	bpl.n	800a908 <__ssputs_r+0xa0>
 800a8a4:	4629      	mov	r1, r5
 800a8a6:	f7ff ff2f 	bl	800a708 <_malloc_r>
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	b950      	cbnz	r0, 800a8c4 <__ssputs_r+0x5c>
 800a8ae:	230c      	movs	r3, #12
 800a8b0:	f8ca 3000 	str.w	r3, [sl]
 800a8b4:	89a3      	ldrh	r3, [r4, #12]
 800a8b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8ba:	81a3      	strh	r3, [r4, #12]
 800a8bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a8c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8c4:	6921      	ldr	r1, [r4, #16]
 800a8c6:	464a      	mov	r2, r9
 800a8c8:	f000 fac0 	bl	800ae4c <memcpy>
 800a8cc:	89a3      	ldrh	r3, [r4, #12]
 800a8ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a8d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8d6:	81a3      	strh	r3, [r4, #12]
 800a8d8:	6126      	str	r6, [r4, #16]
 800a8da:	6165      	str	r5, [r4, #20]
 800a8dc:	444e      	add	r6, r9
 800a8de:	eba5 0509 	sub.w	r5, r5, r9
 800a8e2:	6026      	str	r6, [r4, #0]
 800a8e4:	60a5      	str	r5, [r4, #8]
 800a8e6:	463e      	mov	r6, r7
 800a8e8:	42be      	cmp	r6, r7
 800a8ea:	d900      	bls.n	800a8ee <__ssputs_r+0x86>
 800a8ec:	463e      	mov	r6, r7
 800a8ee:	6820      	ldr	r0, [r4, #0]
 800a8f0:	4632      	mov	r2, r6
 800a8f2:	4641      	mov	r1, r8
 800a8f4:	f000 fab8 	bl	800ae68 <memmove>
 800a8f8:	68a3      	ldr	r3, [r4, #8]
 800a8fa:	1b9b      	subs	r3, r3, r6
 800a8fc:	60a3      	str	r3, [r4, #8]
 800a8fe:	6823      	ldr	r3, [r4, #0]
 800a900:	4433      	add	r3, r6
 800a902:	6023      	str	r3, [r4, #0]
 800a904:	2000      	movs	r0, #0
 800a906:	e7db      	b.n	800a8c0 <__ssputs_r+0x58>
 800a908:	462a      	mov	r2, r5
 800a90a:	f000 fac7 	bl	800ae9c <_realloc_r>
 800a90e:	4606      	mov	r6, r0
 800a910:	2800      	cmp	r0, #0
 800a912:	d1e1      	bne.n	800a8d8 <__ssputs_r+0x70>
 800a914:	6921      	ldr	r1, [r4, #16]
 800a916:	4650      	mov	r0, sl
 800a918:	f7ff fe8a 	bl	800a630 <_free_r>
 800a91c:	e7c7      	b.n	800a8ae <__ssputs_r+0x46>
	...

0800a920 <_svfiprintf_r>:
 800a920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a924:	4698      	mov	r8, r3
 800a926:	898b      	ldrh	r3, [r1, #12]
 800a928:	061b      	lsls	r3, r3, #24
 800a92a:	b09d      	sub	sp, #116	; 0x74
 800a92c:	4607      	mov	r7, r0
 800a92e:	460d      	mov	r5, r1
 800a930:	4614      	mov	r4, r2
 800a932:	d50e      	bpl.n	800a952 <_svfiprintf_r+0x32>
 800a934:	690b      	ldr	r3, [r1, #16]
 800a936:	b963      	cbnz	r3, 800a952 <_svfiprintf_r+0x32>
 800a938:	2140      	movs	r1, #64	; 0x40
 800a93a:	f7ff fee5 	bl	800a708 <_malloc_r>
 800a93e:	6028      	str	r0, [r5, #0]
 800a940:	6128      	str	r0, [r5, #16]
 800a942:	b920      	cbnz	r0, 800a94e <_svfiprintf_r+0x2e>
 800a944:	230c      	movs	r3, #12
 800a946:	603b      	str	r3, [r7, #0]
 800a948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a94c:	e0d1      	b.n	800aaf2 <_svfiprintf_r+0x1d2>
 800a94e:	2340      	movs	r3, #64	; 0x40
 800a950:	616b      	str	r3, [r5, #20]
 800a952:	2300      	movs	r3, #0
 800a954:	9309      	str	r3, [sp, #36]	; 0x24
 800a956:	2320      	movs	r3, #32
 800a958:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a95c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a960:	2330      	movs	r3, #48	; 0x30
 800a962:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ab0c <_svfiprintf_r+0x1ec>
 800a966:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a96a:	f04f 0901 	mov.w	r9, #1
 800a96e:	4623      	mov	r3, r4
 800a970:	469a      	mov	sl, r3
 800a972:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a976:	b10a      	cbz	r2, 800a97c <_svfiprintf_r+0x5c>
 800a978:	2a25      	cmp	r2, #37	; 0x25
 800a97a:	d1f9      	bne.n	800a970 <_svfiprintf_r+0x50>
 800a97c:	ebba 0b04 	subs.w	fp, sl, r4
 800a980:	d00b      	beq.n	800a99a <_svfiprintf_r+0x7a>
 800a982:	465b      	mov	r3, fp
 800a984:	4622      	mov	r2, r4
 800a986:	4629      	mov	r1, r5
 800a988:	4638      	mov	r0, r7
 800a98a:	f7ff ff6d 	bl	800a868 <__ssputs_r>
 800a98e:	3001      	adds	r0, #1
 800a990:	f000 80aa 	beq.w	800aae8 <_svfiprintf_r+0x1c8>
 800a994:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a996:	445a      	add	r2, fp
 800a998:	9209      	str	r2, [sp, #36]	; 0x24
 800a99a:	f89a 3000 	ldrb.w	r3, [sl]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	f000 80a2 	beq.w	800aae8 <_svfiprintf_r+0x1c8>
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a9aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9ae:	f10a 0a01 	add.w	sl, sl, #1
 800a9b2:	9304      	str	r3, [sp, #16]
 800a9b4:	9307      	str	r3, [sp, #28]
 800a9b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9ba:	931a      	str	r3, [sp, #104]	; 0x68
 800a9bc:	4654      	mov	r4, sl
 800a9be:	2205      	movs	r2, #5
 800a9c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9c4:	4851      	ldr	r0, [pc, #324]	; (800ab0c <_svfiprintf_r+0x1ec>)
 800a9c6:	f7f5 fc33 	bl	8000230 <memchr>
 800a9ca:	9a04      	ldr	r2, [sp, #16]
 800a9cc:	b9d8      	cbnz	r0, 800aa06 <_svfiprintf_r+0xe6>
 800a9ce:	06d0      	lsls	r0, r2, #27
 800a9d0:	bf44      	itt	mi
 800a9d2:	2320      	movmi	r3, #32
 800a9d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9d8:	0711      	lsls	r1, r2, #28
 800a9da:	bf44      	itt	mi
 800a9dc:	232b      	movmi	r3, #43	; 0x2b
 800a9de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a9e6:	2b2a      	cmp	r3, #42	; 0x2a
 800a9e8:	d015      	beq.n	800aa16 <_svfiprintf_r+0xf6>
 800a9ea:	9a07      	ldr	r2, [sp, #28]
 800a9ec:	4654      	mov	r4, sl
 800a9ee:	2000      	movs	r0, #0
 800a9f0:	f04f 0c0a 	mov.w	ip, #10
 800a9f4:	4621      	mov	r1, r4
 800a9f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9fa:	3b30      	subs	r3, #48	; 0x30
 800a9fc:	2b09      	cmp	r3, #9
 800a9fe:	d94e      	bls.n	800aa9e <_svfiprintf_r+0x17e>
 800aa00:	b1b0      	cbz	r0, 800aa30 <_svfiprintf_r+0x110>
 800aa02:	9207      	str	r2, [sp, #28]
 800aa04:	e014      	b.n	800aa30 <_svfiprintf_r+0x110>
 800aa06:	eba0 0308 	sub.w	r3, r0, r8
 800aa0a:	fa09 f303 	lsl.w	r3, r9, r3
 800aa0e:	4313      	orrs	r3, r2
 800aa10:	9304      	str	r3, [sp, #16]
 800aa12:	46a2      	mov	sl, r4
 800aa14:	e7d2      	b.n	800a9bc <_svfiprintf_r+0x9c>
 800aa16:	9b03      	ldr	r3, [sp, #12]
 800aa18:	1d19      	adds	r1, r3, #4
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	9103      	str	r1, [sp, #12]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	bfbb      	ittet	lt
 800aa22:	425b      	neglt	r3, r3
 800aa24:	f042 0202 	orrlt.w	r2, r2, #2
 800aa28:	9307      	strge	r3, [sp, #28]
 800aa2a:	9307      	strlt	r3, [sp, #28]
 800aa2c:	bfb8      	it	lt
 800aa2e:	9204      	strlt	r2, [sp, #16]
 800aa30:	7823      	ldrb	r3, [r4, #0]
 800aa32:	2b2e      	cmp	r3, #46	; 0x2e
 800aa34:	d10c      	bne.n	800aa50 <_svfiprintf_r+0x130>
 800aa36:	7863      	ldrb	r3, [r4, #1]
 800aa38:	2b2a      	cmp	r3, #42	; 0x2a
 800aa3a:	d135      	bne.n	800aaa8 <_svfiprintf_r+0x188>
 800aa3c:	9b03      	ldr	r3, [sp, #12]
 800aa3e:	1d1a      	adds	r2, r3, #4
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	9203      	str	r2, [sp, #12]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	bfb8      	it	lt
 800aa48:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800aa4c:	3402      	adds	r4, #2
 800aa4e:	9305      	str	r3, [sp, #20]
 800aa50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ab1c <_svfiprintf_r+0x1fc>
 800aa54:	7821      	ldrb	r1, [r4, #0]
 800aa56:	2203      	movs	r2, #3
 800aa58:	4650      	mov	r0, sl
 800aa5a:	f7f5 fbe9 	bl	8000230 <memchr>
 800aa5e:	b140      	cbz	r0, 800aa72 <_svfiprintf_r+0x152>
 800aa60:	2340      	movs	r3, #64	; 0x40
 800aa62:	eba0 000a 	sub.w	r0, r0, sl
 800aa66:	fa03 f000 	lsl.w	r0, r3, r0
 800aa6a:	9b04      	ldr	r3, [sp, #16]
 800aa6c:	4303      	orrs	r3, r0
 800aa6e:	3401      	adds	r4, #1
 800aa70:	9304      	str	r3, [sp, #16]
 800aa72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa76:	4826      	ldr	r0, [pc, #152]	; (800ab10 <_svfiprintf_r+0x1f0>)
 800aa78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa7c:	2206      	movs	r2, #6
 800aa7e:	f7f5 fbd7 	bl	8000230 <memchr>
 800aa82:	2800      	cmp	r0, #0
 800aa84:	d038      	beq.n	800aaf8 <_svfiprintf_r+0x1d8>
 800aa86:	4b23      	ldr	r3, [pc, #140]	; (800ab14 <_svfiprintf_r+0x1f4>)
 800aa88:	bb1b      	cbnz	r3, 800aad2 <_svfiprintf_r+0x1b2>
 800aa8a:	9b03      	ldr	r3, [sp, #12]
 800aa8c:	3307      	adds	r3, #7
 800aa8e:	f023 0307 	bic.w	r3, r3, #7
 800aa92:	3308      	adds	r3, #8
 800aa94:	9303      	str	r3, [sp, #12]
 800aa96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa98:	4433      	add	r3, r6
 800aa9a:	9309      	str	r3, [sp, #36]	; 0x24
 800aa9c:	e767      	b.n	800a96e <_svfiprintf_r+0x4e>
 800aa9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800aaa2:	460c      	mov	r4, r1
 800aaa4:	2001      	movs	r0, #1
 800aaa6:	e7a5      	b.n	800a9f4 <_svfiprintf_r+0xd4>
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	3401      	adds	r4, #1
 800aaac:	9305      	str	r3, [sp, #20]
 800aaae:	4619      	mov	r1, r3
 800aab0:	f04f 0c0a 	mov.w	ip, #10
 800aab4:	4620      	mov	r0, r4
 800aab6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaba:	3a30      	subs	r2, #48	; 0x30
 800aabc:	2a09      	cmp	r2, #9
 800aabe:	d903      	bls.n	800aac8 <_svfiprintf_r+0x1a8>
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d0c5      	beq.n	800aa50 <_svfiprintf_r+0x130>
 800aac4:	9105      	str	r1, [sp, #20]
 800aac6:	e7c3      	b.n	800aa50 <_svfiprintf_r+0x130>
 800aac8:	fb0c 2101 	mla	r1, ip, r1, r2
 800aacc:	4604      	mov	r4, r0
 800aace:	2301      	movs	r3, #1
 800aad0:	e7f0      	b.n	800aab4 <_svfiprintf_r+0x194>
 800aad2:	ab03      	add	r3, sp, #12
 800aad4:	9300      	str	r3, [sp, #0]
 800aad6:	462a      	mov	r2, r5
 800aad8:	4b0f      	ldr	r3, [pc, #60]	; (800ab18 <_svfiprintf_r+0x1f8>)
 800aada:	a904      	add	r1, sp, #16
 800aadc:	4638      	mov	r0, r7
 800aade:	f3af 8000 	nop.w
 800aae2:	1c42      	adds	r2, r0, #1
 800aae4:	4606      	mov	r6, r0
 800aae6:	d1d6      	bne.n	800aa96 <_svfiprintf_r+0x176>
 800aae8:	89ab      	ldrh	r3, [r5, #12]
 800aaea:	065b      	lsls	r3, r3, #25
 800aaec:	f53f af2c 	bmi.w	800a948 <_svfiprintf_r+0x28>
 800aaf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aaf2:	b01d      	add	sp, #116	; 0x74
 800aaf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaf8:	ab03      	add	r3, sp, #12
 800aafa:	9300      	str	r3, [sp, #0]
 800aafc:	462a      	mov	r2, r5
 800aafe:	4b06      	ldr	r3, [pc, #24]	; (800ab18 <_svfiprintf_r+0x1f8>)
 800ab00:	a904      	add	r1, sp, #16
 800ab02:	4638      	mov	r0, r7
 800ab04:	f000 f87a 	bl	800abfc <_printf_i>
 800ab08:	e7eb      	b.n	800aae2 <_svfiprintf_r+0x1c2>
 800ab0a:	bf00      	nop
 800ab0c:	0800b040 	.word	0x0800b040
 800ab10:	0800b04a 	.word	0x0800b04a
 800ab14:	00000000 	.word	0x00000000
 800ab18:	0800a869 	.word	0x0800a869
 800ab1c:	0800b046 	.word	0x0800b046

0800ab20 <_printf_common>:
 800ab20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab24:	4616      	mov	r6, r2
 800ab26:	4699      	mov	r9, r3
 800ab28:	688a      	ldr	r2, [r1, #8]
 800ab2a:	690b      	ldr	r3, [r1, #16]
 800ab2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab30:	4293      	cmp	r3, r2
 800ab32:	bfb8      	it	lt
 800ab34:	4613      	movlt	r3, r2
 800ab36:	6033      	str	r3, [r6, #0]
 800ab38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab3c:	4607      	mov	r7, r0
 800ab3e:	460c      	mov	r4, r1
 800ab40:	b10a      	cbz	r2, 800ab46 <_printf_common+0x26>
 800ab42:	3301      	adds	r3, #1
 800ab44:	6033      	str	r3, [r6, #0]
 800ab46:	6823      	ldr	r3, [r4, #0]
 800ab48:	0699      	lsls	r1, r3, #26
 800ab4a:	bf42      	ittt	mi
 800ab4c:	6833      	ldrmi	r3, [r6, #0]
 800ab4e:	3302      	addmi	r3, #2
 800ab50:	6033      	strmi	r3, [r6, #0]
 800ab52:	6825      	ldr	r5, [r4, #0]
 800ab54:	f015 0506 	ands.w	r5, r5, #6
 800ab58:	d106      	bne.n	800ab68 <_printf_common+0x48>
 800ab5a:	f104 0a19 	add.w	sl, r4, #25
 800ab5e:	68e3      	ldr	r3, [r4, #12]
 800ab60:	6832      	ldr	r2, [r6, #0]
 800ab62:	1a9b      	subs	r3, r3, r2
 800ab64:	42ab      	cmp	r3, r5
 800ab66:	dc26      	bgt.n	800abb6 <_printf_common+0x96>
 800ab68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab6c:	1e13      	subs	r3, r2, #0
 800ab6e:	6822      	ldr	r2, [r4, #0]
 800ab70:	bf18      	it	ne
 800ab72:	2301      	movne	r3, #1
 800ab74:	0692      	lsls	r2, r2, #26
 800ab76:	d42b      	bmi.n	800abd0 <_printf_common+0xb0>
 800ab78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab7c:	4649      	mov	r1, r9
 800ab7e:	4638      	mov	r0, r7
 800ab80:	47c0      	blx	r8
 800ab82:	3001      	adds	r0, #1
 800ab84:	d01e      	beq.n	800abc4 <_printf_common+0xa4>
 800ab86:	6823      	ldr	r3, [r4, #0]
 800ab88:	68e5      	ldr	r5, [r4, #12]
 800ab8a:	6832      	ldr	r2, [r6, #0]
 800ab8c:	f003 0306 	and.w	r3, r3, #6
 800ab90:	2b04      	cmp	r3, #4
 800ab92:	bf08      	it	eq
 800ab94:	1aad      	subeq	r5, r5, r2
 800ab96:	68a3      	ldr	r3, [r4, #8]
 800ab98:	6922      	ldr	r2, [r4, #16]
 800ab9a:	bf0c      	ite	eq
 800ab9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aba0:	2500      	movne	r5, #0
 800aba2:	4293      	cmp	r3, r2
 800aba4:	bfc4      	itt	gt
 800aba6:	1a9b      	subgt	r3, r3, r2
 800aba8:	18ed      	addgt	r5, r5, r3
 800abaa:	2600      	movs	r6, #0
 800abac:	341a      	adds	r4, #26
 800abae:	42b5      	cmp	r5, r6
 800abb0:	d11a      	bne.n	800abe8 <_printf_common+0xc8>
 800abb2:	2000      	movs	r0, #0
 800abb4:	e008      	b.n	800abc8 <_printf_common+0xa8>
 800abb6:	2301      	movs	r3, #1
 800abb8:	4652      	mov	r2, sl
 800abba:	4649      	mov	r1, r9
 800abbc:	4638      	mov	r0, r7
 800abbe:	47c0      	blx	r8
 800abc0:	3001      	adds	r0, #1
 800abc2:	d103      	bne.n	800abcc <_printf_common+0xac>
 800abc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800abc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abcc:	3501      	adds	r5, #1
 800abce:	e7c6      	b.n	800ab5e <_printf_common+0x3e>
 800abd0:	18e1      	adds	r1, r4, r3
 800abd2:	1c5a      	adds	r2, r3, #1
 800abd4:	2030      	movs	r0, #48	; 0x30
 800abd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800abda:	4422      	add	r2, r4
 800abdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800abe0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800abe4:	3302      	adds	r3, #2
 800abe6:	e7c7      	b.n	800ab78 <_printf_common+0x58>
 800abe8:	2301      	movs	r3, #1
 800abea:	4622      	mov	r2, r4
 800abec:	4649      	mov	r1, r9
 800abee:	4638      	mov	r0, r7
 800abf0:	47c0      	blx	r8
 800abf2:	3001      	adds	r0, #1
 800abf4:	d0e6      	beq.n	800abc4 <_printf_common+0xa4>
 800abf6:	3601      	adds	r6, #1
 800abf8:	e7d9      	b.n	800abae <_printf_common+0x8e>
	...

0800abfc <_printf_i>:
 800abfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac00:	7e0f      	ldrb	r7, [r1, #24]
 800ac02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac04:	2f78      	cmp	r7, #120	; 0x78
 800ac06:	4691      	mov	r9, r2
 800ac08:	4680      	mov	r8, r0
 800ac0a:	460c      	mov	r4, r1
 800ac0c:	469a      	mov	sl, r3
 800ac0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ac12:	d807      	bhi.n	800ac24 <_printf_i+0x28>
 800ac14:	2f62      	cmp	r7, #98	; 0x62
 800ac16:	d80a      	bhi.n	800ac2e <_printf_i+0x32>
 800ac18:	2f00      	cmp	r7, #0
 800ac1a:	f000 80d8 	beq.w	800adce <_printf_i+0x1d2>
 800ac1e:	2f58      	cmp	r7, #88	; 0x58
 800ac20:	f000 80a3 	beq.w	800ad6a <_printf_i+0x16e>
 800ac24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ac2c:	e03a      	b.n	800aca4 <_printf_i+0xa8>
 800ac2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ac32:	2b15      	cmp	r3, #21
 800ac34:	d8f6      	bhi.n	800ac24 <_printf_i+0x28>
 800ac36:	a101      	add	r1, pc, #4	; (adr r1, 800ac3c <_printf_i+0x40>)
 800ac38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac3c:	0800ac95 	.word	0x0800ac95
 800ac40:	0800aca9 	.word	0x0800aca9
 800ac44:	0800ac25 	.word	0x0800ac25
 800ac48:	0800ac25 	.word	0x0800ac25
 800ac4c:	0800ac25 	.word	0x0800ac25
 800ac50:	0800ac25 	.word	0x0800ac25
 800ac54:	0800aca9 	.word	0x0800aca9
 800ac58:	0800ac25 	.word	0x0800ac25
 800ac5c:	0800ac25 	.word	0x0800ac25
 800ac60:	0800ac25 	.word	0x0800ac25
 800ac64:	0800ac25 	.word	0x0800ac25
 800ac68:	0800adb5 	.word	0x0800adb5
 800ac6c:	0800acd9 	.word	0x0800acd9
 800ac70:	0800ad97 	.word	0x0800ad97
 800ac74:	0800ac25 	.word	0x0800ac25
 800ac78:	0800ac25 	.word	0x0800ac25
 800ac7c:	0800add7 	.word	0x0800add7
 800ac80:	0800ac25 	.word	0x0800ac25
 800ac84:	0800acd9 	.word	0x0800acd9
 800ac88:	0800ac25 	.word	0x0800ac25
 800ac8c:	0800ac25 	.word	0x0800ac25
 800ac90:	0800ad9f 	.word	0x0800ad9f
 800ac94:	682b      	ldr	r3, [r5, #0]
 800ac96:	1d1a      	adds	r2, r3, #4
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	602a      	str	r2, [r5, #0]
 800ac9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aca0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aca4:	2301      	movs	r3, #1
 800aca6:	e0a3      	b.n	800adf0 <_printf_i+0x1f4>
 800aca8:	6820      	ldr	r0, [r4, #0]
 800acaa:	6829      	ldr	r1, [r5, #0]
 800acac:	0606      	lsls	r6, r0, #24
 800acae:	f101 0304 	add.w	r3, r1, #4
 800acb2:	d50a      	bpl.n	800acca <_printf_i+0xce>
 800acb4:	680e      	ldr	r6, [r1, #0]
 800acb6:	602b      	str	r3, [r5, #0]
 800acb8:	2e00      	cmp	r6, #0
 800acba:	da03      	bge.n	800acc4 <_printf_i+0xc8>
 800acbc:	232d      	movs	r3, #45	; 0x2d
 800acbe:	4276      	negs	r6, r6
 800acc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acc4:	485e      	ldr	r0, [pc, #376]	; (800ae40 <_printf_i+0x244>)
 800acc6:	230a      	movs	r3, #10
 800acc8:	e019      	b.n	800acfe <_printf_i+0x102>
 800acca:	680e      	ldr	r6, [r1, #0]
 800accc:	602b      	str	r3, [r5, #0]
 800acce:	f010 0f40 	tst.w	r0, #64	; 0x40
 800acd2:	bf18      	it	ne
 800acd4:	b236      	sxthne	r6, r6
 800acd6:	e7ef      	b.n	800acb8 <_printf_i+0xbc>
 800acd8:	682b      	ldr	r3, [r5, #0]
 800acda:	6820      	ldr	r0, [r4, #0]
 800acdc:	1d19      	adds	r1, r3, #4
 800acde:	6029      	str	r1, [r5, #0]
 800ace0:	0601      	lsls	r1, r0, #24
 800ace2:	d501      	bpl.n	800ace8 <_printf_i+0xec>
 800ace4:	681e      	ldr	r6, [r3, #0]
 800ace6:	e002      	b.n	800acee <_printf_i+0xf2>
 800ace8:	0646      	lsls	r6, r0, #25
 800acea:	d5fb      	bpl.n	800ace4 <_printf_i+0xe8>
 800acec:	881e      	ldrh	r6, [r3, #0]
 800acee:	4854      	ldr	r0, [pc, #336]	; (800ae40 <_printf_i+0x244>)
 800acf0:	2f6f      	cmp	r7, #111	; 0x6f
 800acf2:	bf0c      	ite	eq
 800acf4:	2308      	moveq	r3, #8
 800acf6:	230a      	movne	r3, #10
 800acf8:	2100      	movs	r1, #0
 800acfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acfe:	6865      	ldr	r5, [r4, #4]
 800ad00:	60a5      	str	r5, [r4, #8]
 800ad02:	2d00      	cmp	r5, #0
 800ad04:	bfa2      	ittt	ge
 800ad06:	6821      	ldrge	r1, [r4, #0]
 800ad08:	f021 0104 	bicge.w	r1, r1, #4
 800ad0c:	6021      	strge	r1, [r4, #0]
 800ad0e:	b90e      	cbnz	r6, 800ad14 <_printf_i+0x118>
 800ad10:	2d00      	cmp	r5, #0
 800ad12:	d04d      	beq.n	800adb0 <_printf_i+0x1b4>
 800ad14:	4615      	mov	r5, r2
 800ad16:	fbb6 f1f3 	udiv	r1, r6, r3
 800ad1a:	fb03 6711 	mls	r7, r3, r1, r6
 800ad1e:	5dc7      	ldrb	r7, [r0, r7]
 800ad20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ad24:	4637      	mov	r7, r6
 800ad26:	42bb      	cmp	r3, r7
 800ad28:	460e      	mov	r6, r1
 800ad2a:	d9f4      	bls.n	800ad16 <_printf_i+0x11a>
 800ad2c:	2b08      	cmp	r3, #8
 800ad2e:	d10b      	bne.n	800ad48 <_printf_i+0x14c>
 800ad30:	6823      	ldr	r3, [r4, #0]
 800ad32:	07de      	lsls	r6, r3, #31
 800ad34:	d508      	bpl.n	800ad48 <_printf_i+0x14c>
 800ad36:	6923      	ldr	r3, [r4, #16]
 800ad38:	6861      	ldr	r1, [r4, #4]
 800ad3a:	4299      	cmp	r1, r3
 800ad3c:	bfde      	ittt	le
 800ad3e:	2330      	movle	r3, #48	; 0x30
 800ad40:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ad44:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ad48:	1b52      	subs	r2, r2, r5
 800ad4a:	6122      	str	r2, [r4, #16]
 800ad4c:	f8cd a000 	str.w	sl, [sp]
 800ad50:	464b      	mov	r3, r9
 800ad52:	aa03      	add	r2, sp, #12
 800ad54:	4621      	mov	r1, r4
 800ad56:	4640      	mov	r0, r8
 800ad58:	f7ff fee2 	bl	800ab20 <_printf_common>
 800ad5c:	3001      	adds	r0, #1
 800ad5e:	d14c      	bne.n	800adfa <_printf_i+0x1fe>
 800ad60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad64:	b004      	add	sp, #16
 800ad66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad6a:	4835      	ldr	r0, [pc, #212]	; (800ae40 <_printf_i+0x244>)
 800ad6c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ad70:	6829      	ldr	r1, [r5, #0]
 800ad72:	6823      	ldr	r3, [r4, #0]
 800ad74:	f851 6b04 	ldr.w	r6, [r1], #4
 800ad78:	6029      	str	r1, [r5, #0]
 800ad7a:	061d      	lsls	r5, r3, #24
 800ad7c:	d514      	bpl.n	800ada8 <_printf_i+0x1ac>
 800ad7e:	07df      	lsls	r7, r3, #31
 800ad80:	bf44      	itt	mi
 800ad82:	f043 0320 	orrmi.w	r3, r3, #32
 800ad86:	6023      	strmi	r3, [r4, #0]
 800ad88:	b91e      	cbnz	r6, 800ad92 <_printf_i+0x196>
 800ad8a:	6823      	ldr	r3, [r4, #0]
 800ad8c:	f023 0320 	bic.w	r3, r3, #32
 800ad90:	6023      	str	r3, [r4, #0]
 800ad92:	2310      	movs	r3, #16
 800ad94:	e7b0      	b.n	800acf8 <_printf_i+0xfc>
 800ad96:	6823      	ldr	r3, [r4, #0]
 800ad98:	f043 0320 	orr.w	r3, r3, #32
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	2378      	movs	r3, #120	; 0x78
 800ada0:	4828      	ldr	r0, [pc, #160]	; (800ae44 <_printf_i+0x248>)
 800ada2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ada6:	e7e3      	b.n	800ad70 <_printf_i+0x174>
 800ada8:	0659      	lsls	r1, r3, #25
 800adaa:	bf48      	it	mi
 800adac:	b2b6      	uxthmi	r6, r6
 800adae:	e7e6      	b.n	800ad7e <_printf_i+0x182>
 800adb0:	4615      	mov	r5, r2
 800adb2:	e7bb      	b.n	800ad2c <_printf_i+0x130>
 800adb4:	682b      	ldr	r3, [r5, #0]
 800adb6:	6826      	ldr	r6, [r4, #0]
 800adb8:	6961      	ldr	r1, [r4, #20]
 800adba:	1d18      	adds	r0, r3, #4
 800adbc:	6028      	str	r0, [r5, #0]
 800adbe:	0635      	lsls	r5, r6, #24
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	d501      	bpl.n	800adc8 <_printf_i+0x1cc>
 800adc4:	6019      	str	r1, [r3, #0]
 800adc6:	e002      	b.n	800adce <_printf_i+0x1d2>
 800adc8:	0670      	lsls	r0, r6, #25
 800adca:	d5fb      	bpl.n	800adc4 <_printf_i+0x1c8>
 800adcc:	8019      	strh	r1, [r3, #0]
 800adce:	2300      	movs	r3, #0
 800add0:	6123      	str	r3, [r4, #16]
 800add2:	4615      	mov	r5, r2
 800add4:	e7ba      	b.n	800ad4c <_printf_i+0x150>
 800add6:	682b      	ldr	r3, [r5, #0]
 800add8:	1d1a      	adds	r2, r3, #4
 800adda:	602a      	str	r2, [r5, #0]
 800addc:	681d      	ldr	r5, [r3, #0]
 800adde:	6862      	ldr	r2, [r4, #4]
 800ade0:	2100      	movs	r1, #0
 800ade2:	4628      	mov	r0, r5
 800ade4:	f7f5 fa24 	bl	8000230 <memchr>
 800ade8:	b108      	cbz	r0, 800adee <_printf_i+0x1f2>
 800adea:	1b40      	subs	r0, r0, r5
 800adec:	6060      	str	r0, [r4, #4]
 800adee:	6863      	ldr	r3, [r4, #4]
 800adf0:	6123      	str	r3, [r4, #16]
 800adf2:	2300      	movs	r3, #0
 800adf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adf8:	e7a8      	b.n	800ad4c <_printf_i+0x150>
 800adfa:	6923      	ldr	r3, [r4, #16]
 800adfc:	462a      	mov	r2, r5
 800adfe:	4649      	mov	r1, r9
 800ae00:	4640      	mov	r0, r8
 800ae02:	47d0      	blx	sl
 800ae04:	3001      	adds	r0, #1
 800ae06:	d0ab      	beq.n	800ad60 <_printf_i+0x164>
 800ae08:	6823      	ldr	r3, [r4, #0]
 800ae0a:	079b      	lsls	r3, r3, #30
 800ae0c:	d413      	bmi.n	800ae36 <_printf_i+0x23a>
 800ae0e:	68e0      	ldr	r0, [r4, #12]
 800ae10:	9b03      	ldr	r3, [sp, #12]
 800ae12:	4298      	cmp	r0, r3
 800ae14:	bfb8      	it	lt
 800ae16:	4618      	movlt	r0, r3
 800ae18:	e7a4      	b.n	800ad64 <_printf_i+0x168>
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	4632      	mov	r2, r6
 800ae1e:	4649      	mov	r1, r9
 800ae20:	4640      	mov	r0, r8
 800ae22:	47d0      	blx	sl
 800ae24:	3001      	adds	r0, #1
 800ae26:	d09b      	beq.n	800ad60 <_printf_i+0x164>
 800ae28:	3501      	adds	r5, #1
 800ae2a:	68e3      	ldr	r3, [r4, #12]
 800ae2c:	9903      	ldr	r1, [sp, #12]
 800ae2e:	1a5b      	subs	r3, r3, r1
 800ae30:	42ab      	cmp	r3, r5
 800ae32:	dcf2      	bgt.n	800ae1a <_printf_i+0x21e>
 800ae34:	e7eb      	b.n	800ae0e <_printf_i+0x212>
 800ae36:	2500      	movs	r5, #0
 800ae38:	f104 0619 	add.w	r6, r4, #25
 800ae3c:	e7f5      	b.n	800ae2a <_printf_i+0x22e>
 800ae3e:	bf00      	nop
 800ae40:	0800b051 	.word	0x0800b051
 800ae44:	0800b062 	.word	0x0800b062

0800ae48 <__retarget_lock_acquire_recursive>:
 800ae48:	4770      	bx	lr

0800ae4a <__retarget_lock_release_recursive>:
 800ae4a:	4770      	bx	lr

0800ae4c <memcpy>:
 800ae4c:	440a      	add	r2, r1
 800ae4e:	4291      	cmp	r1, r2
 800ae50:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ae54:	d100      	bne.n	800ae58 <memcpy+0xc>
 800ae56:	4770      	bx	lr
 800ae58:	b510      	push	{r4, lr}
 800ae5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae62:	4291      	cmp	r1, r2
 800ae64:	d1f9      	bne.n	800ae5a <memcpy+0xe>
 800ae66:	bd10      	pop	{r4, pc}

0800ae68 <memmove>:
 800ae68:	4288      	cmp	r0, r1
 800ae6a:	b510      	push	{r4, lr}
 800ae6c:	eb01 0402 	add.w	r4, r1, r2
 800ae70:	d902      	bls.n	800ae78 <memmove+0x10>
 800ae72:	4284      	cmp	r4, r0
 800ae74:	4623      	mov	r3, r4
 800ae76:	d807      	bhi.n	800ae88 <memmove+0x20>
 800ae78:	1e43      	subs	r3, r0, #1
 800ae7a:	42a1      	cmp	r1, r4
 800ae7c:	d008      	beq.n	800ae90 <memmove+0x28>
 800ae7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae86:	e7f8      	b.n	800ae7a <memmove+0x12>
 800ae88:	4402      	add	r2, r0
 800ae8a:	4601      	mov	r1, r0
 800ae8c:	428a      	cmp	r2, r1
 800ae8e:	d100      	bne.n	800ae92 <memmove+0x2a>
 800ae90:	bd10      	pop	{r4, pc}
 800ae92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae9a:	e7f7      	b.n	800ae8c <memmove+0x24>

0800ae9c <_realloc_r>:
 800ae9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aea0:	4680      	mov	r8, r0
 800aea2:	4614      	mov	r4, r2
 800aea4:	460e      	mov	r6, r1
 800aea6:	b921      	cbnz	r1, 800aeb2 <_realloc_r+0x16>
 800aea8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aeac:	4611      	mov	r1, r2
 800aeae:	f7ff bc2b 	b.w	800a708 <_malloc_r>
 800aeb2:	b92a      	cbnz	r2, 800aec0 <_realloc_r+0x24>
 800aeb4:	f7ff fbbc 	bl	800a630 <_free_r>
 800aeb8:	4625      	mov	r5, r4
 800aeba:	4628      	mov	r0, r5
 800aebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aec0:	f000 f81b 	bl	800aefa <_malloc_usable_size_r>
 800aec4:	4284      	cmp	r4, r0
 800aec6:	4607      	mov	r7, r0
 800aec8:	d802      	bhi.n	800aed0 <_realloc_r+0x34>
 800aeca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aece:	d812      	bhi.n	800aef6 <_realloc_r+0x5a>
 800aed0:	4621      	mov	r1, r4
 800aed2:	4640      	mov	r0, r8
 800aed4:	f7ff fc18 	bl	800a708 <_malloc_r>
 800aed8:	4605      	mov	r5, r0
 800aeda:	2800      	cmp	r0, #0
 800aedc:	d0ed      	beq.n	800aeba <_realloc_r+0x1e>
 800aede:	42bc      	cmp	r4, r7
 800aee0:	4622      	mov	r2, r4
 800aee2:	4631      	mov	r1, r6
 800aee4:	bf28      	it	cs
 800aee6:	463a      	movcs	r2, r7
 800aee8:	f7ff ffb0 	bl	800ae4c <memcpy>
 800aeec:	4631      	mov	r1, r6
 800aeee:	4640      	mov	r0, r8
 800aef0:	f7ff fb9e 	bl	800a630 <_free_r>
 800aef4:	e7e1      	b.n	800aeba <_realloc_r+0x1e>
 800aef6:	4635      	mov	r5, r6
 800aef8:	e7df      	b.n	800aeba <_realloc_r+0x1e>

0800aefa <_malloc_usable_size_r>:
 800aefa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aefe:	1f18      	subs	r0, r3, #4
 800af00:	2b00      	cmp	r3, #0
 800af02:	bfbc      	itt	lt
 800af04:	580b      	ldrlt	r3, [r1, r0]
 800af06:	18c0      	addlt	r0, r0, r3
 800af08:	4770      	bx	lr
	...

0800af0c <_init>:
 800af0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0e:	bf00      	nop
 800af10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af12:	bc08      	pop	{r3}
 800af14:	469e      	mov	lr, r3
 800af16:	4770      	bx	lr

0800af18 <_fini>:
 800af18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af1a:	bf00      	nop
 800af1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af1e:	bc08      	pop	{r3}
 800af20:	469e      	mov	lr, r3
 800af22:	4770      	bx	lr
