
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007289                       # Number of seconds simulated (Second)
simTicks                                   7288768000                       # Number of ticks simulated (Tick)
finalTick                                  7288768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1593.53                       # Real time elapsed on the host (Second)
hostTickRate                                  4573974                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11491052                       # Number of bytes of host memory used (Byte)
simInsts                                    132687792                       # Number of instructions simulated (Count)
simOps                                      231069040                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    83267                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     145004                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        14491493                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       18145249                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      16814737                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  5075                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             3704561                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          7155924                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                273                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           13227373                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.271208                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.908308                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  8136315     61.51%     61.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   671134      5.07%     66.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  1194691      9.03%     75.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1192333      9.01%     84.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   856120      6.47%     91.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   582933      4.41%     95.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   388228      2.94%     98.45% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   136243      1.03%     99.48% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    69376      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             13227373                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 117863     83.84%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    2      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   118      0.08%     83.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     83.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   139      0.10%     84.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     84.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     84.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     84.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 129      0.09%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 12071      8.59%     92.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 7916      5.63%     98.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             1725      1.23%     99.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             620      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        60207      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     14590968     86.77%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           35      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        38440      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         6399      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         1718      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         8435      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        25334      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        26918      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        27331      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2514      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      1315111      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       646720      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        42460      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        22147      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      16814737                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.160318                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             140583                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.008361                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                46658347                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               21630117                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       16421067                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   344158                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  232873                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          165609                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   16721830                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      173283                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         16637327                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      1331391                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   177410                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           1994767                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       1435641                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                      663376                       # Number of stores executed (Count)
system.cpu0.numRate                          1.148075                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2553                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        1264120                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.747439                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.747439                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.572266                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.572266                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  24818977                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 12851443                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     242829                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                    130178                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   14078836                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                   7943924                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                  5027638                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       1584252                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       836017                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       520355                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       407350                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                1801712                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          1670621                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            81223                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1061619                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               51117                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                1056020                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.994726                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  25035                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          20452                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             15542                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4910                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1284                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        3693657                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            69960                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     12697775                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.137350                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.228222                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        8388618     66.06%     66.06% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1748867     13.77%     79.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         656664      5.17%     85.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         322778      2.54%     87.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         128934      1.02%     88.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         446696      3.52%     92.08% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         159892      1.26%     93.34% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          59890      0.47%     93.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8         785436      6.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     12697775                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples       785436                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.decode.idleCycles                 1468293                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              8823781                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  2084856                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               768578                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 81865                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1019234                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                14049                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              19039440                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                27470                       # Number of squashed instructions handled by decode (Count)
system.cpu0.fetch.icacheStallCycles           1829786                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      11139066                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    1801712                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1096597                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     11078675                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 190946                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles               12495                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        15620                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles       195324                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1588082                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                22022                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          13227373                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.495414                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.825921                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 9781732     73.95%     73.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  195337      1.48%     75.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  381182      2.88%     78.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  280428      2.12%     80.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  347453      2.63%     83.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  297661      2.25%     85.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  128845      0.97%     86.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  187647      1.42%     87.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 1627088     12.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            13227373                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.124329                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.768662                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    81865                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   5290114                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  144052                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              18146376                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                5674                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 1584252                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 836017                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  914                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     7437                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  131430                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         12061                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         30434                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        43420                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               73854                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                16602854                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               16586676                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 13542360                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 27714725                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.144580                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.488634                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                     165332                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 414338                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 151                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              12061                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                227908                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                1100                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2049                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            29.025258                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          141.383480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               1124073     96.09%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  46      0.00%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                  80      0.01%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 100      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  94      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 142      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  85      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  89      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  85      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  92      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                79      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                97      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                68      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                46      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                76      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                68      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                52      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               120      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               585      0.05%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                28      0.00%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                46      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                93      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               124      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               189      0.02%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              1070      0.09%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                36      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                75      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                92      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               182      0.02%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               253      0.02%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           41541      3.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                1325826                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 663386                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3233                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      429                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1590534                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     3034                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 81865                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1773492                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                6885115                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         22455                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  2523446                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              1941000                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              18706623                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               104971                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               1019523                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                149341                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                535224                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents           2872                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           38966003                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   74003304                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                28406504                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   280968                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 8268380                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  3398610                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        30039140                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       36801427                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu1.numCycles                        13990163                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       18145080                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      16813655                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  5050                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             3704392                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          7160283                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                273                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           12837173                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.309763                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.923958                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7746662     60.35%     60.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   670770      5.23%     65.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1194617      9.31%     74.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1192275      9.29%     84.16% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   856145      6.67%     90.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   582905      4.54%     95.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   388230      3.02%     98.40% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   136211      1.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    69358      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             12837173                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 117859     83.82%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   118      0.08%     83.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   147      0.10%     84.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                 131      0.09%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 12082      8.59%     92.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 7921      5.63%     98.33% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             1723      1.23%     99.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             625      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        60143      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     14590195     86.78%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           35      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        38442      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         6396      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         1728      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         8425      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        25331      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        26884      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        27333      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2499      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1314890      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       646759      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        42439      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        22156      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      16813655                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.201820                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             140606                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.008363                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                46266097                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               21629826                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       16420142                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   344042                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  232837                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          165551                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   16720889                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      173229                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         16636252                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      1331173                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   177403                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           1994572                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       1435473                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      663399                       # Number of stores executed (Count)
system.cpu1.numRate                          1.189139                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2558                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                        1152990                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.686987                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.686987                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.592773                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.592773                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  24817667                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 12850821                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     242706                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                    130121                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   14078034                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   7943402                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  5027198                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1584194                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       836160                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       520406                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       407372                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                1801516                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          1670427                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            81205                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1061529                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates               51123                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                1055962                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.994756                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  25033                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          20448                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             15508                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            4940                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1279                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        3693393                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            69875                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     12307860                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.173381                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.253930                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        7998925     64.99%     64.99% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        1748735     14.21%     79.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         656591      5.33%     84.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         322658      2.62%     87.15% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         128955      1.05%     88.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         446699      3.63%     91.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         159947      1.30%     93.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          59873      0.49%     93.62% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         785477      6.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     12307860                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       785477                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.decode.idleCycles                 1451762                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              8450116                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2084997                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               768504                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 81794                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1019202                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                14055                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              19039337                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                27480                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles           1811928                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      11138563                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    1801516                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1096503                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     10701017                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 190812                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles               13161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        15742                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles       199919                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1587923                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                22051                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          12837173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.540774                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.856269                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 9391820     73.16%     73.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  195312      1.52%     74.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  381085      2.97%     77.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  280361      2.18%     79.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  347537      2.71%     82.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  297583      2.32%     84.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  128826      1.00%     85.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  187597      1.46%     87.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1627052     12.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            12837173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.128770                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.796171                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    81794                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   5037371                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  133125                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              18146207                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                5668                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1584194                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 836160                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  914                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     7475                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  120470                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         12071                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         30410                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        43345                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               73755                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                16601781                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               16585693                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 13541518                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 27713521                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.185525                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.488625                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     165297                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 414280                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 150                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              12071                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                228051                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                1102                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2055                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            27.935747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          136.330571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1124272     96.11%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  75      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  76      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                  72      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                  78      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 110      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 101      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  73      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  82      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  86      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                79      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                61      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                62      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                29      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                54      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                42      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                86      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               128      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               566      0.05%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                52      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                87      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               104      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               177      0.02%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               276      0.02%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              1554      0.13%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                60      0.01%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                98      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                98      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               237      0.02%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               361      0.03%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           40570      3.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1325635                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 663409                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3318                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      435                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1590314                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     3073                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 81794                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1756944                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                6567026                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         21885                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2523496                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              1886028                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              18706358                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                98724                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1017609                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                140097                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                489478                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents           3406                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           38965477                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   74003142                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                28406644                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   280910                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 8267854                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  3397673                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        29648920                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       36800619                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu10.numCycles                       13762862                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      18140326                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                   1129                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     16810191                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                 4963                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            3699640                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined         7151206                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               275                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          12577367                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             1.336543                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.934334                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 7488210     59.54%     59.54% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  670299      5.33%     64.87% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 1194137      9.49%     74.36% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                 1192279      9.48%     83.84% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  856104      6.81%     90.65% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  582640      4.63%     95.28% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  388112      3.09%     98.37% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  136195      1.08%     99.45% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   69391      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            12577367                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                117977     83.86%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     83.86% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  119      0.08%     83.95% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     83.95% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                  140      0.10%     84.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     84.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     84.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     84.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                131      0.09%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     84.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                12062      8.57%     92.72% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                7914      5.63%     98.34% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            1717      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite            616      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass        60019      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     14587743     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        38428      0.23%     87.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd         6405      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt         1726      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd         8391      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu        25321      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt        26800      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc        27287      0.16%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift         2537      0.02%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead      1314309      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       646689      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead        42390      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite        22112      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     16810191                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       1.221417                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                            140676                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.008368                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               45999818                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              21620582                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      16417562                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                  343570                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                 232565                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses         165327                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  16717861                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                     172987                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        16633020                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     1330589                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                  177171                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          1993905                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      1435310                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                     663316                       # Number of stores executed (Count)
system.cpu10.numRate                         1.208544                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                          2528                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                       1185495                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.committedInsts                   8292987                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             1.659578                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        1.659578                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.602563                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.602563                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 24814565                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                12848505                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                    242357                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                   129946                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                  14077094                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  7942714                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 5025870                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      1583504                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       835870                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads       520430                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores       407393                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               1800859                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         1669848                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect           81168                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            1061287                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates              51089                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits               1055713                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.994748                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                 25000                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups         20436                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits            15534                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           4902                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted         1281                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts       3688706                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           69700                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples     12048943                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     1.198596                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     2.271341                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       7739814     64.24%     64.24% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       1748888     14.51%     78.75% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        656640      5.45%     84.20% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        322734      2.68%     86.88% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        128921      1.07%     87.95% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        446696      3.71%     91.66% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        159923      1.33%     92.98% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         59873      0.50%     93.48% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        785454      6.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     12048943                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted            8292987                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   1778023                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     1169914                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  1243416                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                   134621                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  14305442                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls               19881                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       785454                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.decode.idleCycles                1464840                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             8178290                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 2084053                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              768582                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                81602                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1018962                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred               14063                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             19033933                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts               27515                       # Number of squashed instructions handled by decode (Count)
system.cpu10.fetch.icacheStallCycles          1821061                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     11135073                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   1800859                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          1096247                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    10450291                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                190434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles              11158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles        14383                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles       185257                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                 1587604                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes               22054                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         12577367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            1.572093                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.876551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                9132865     72.61%     72.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 195355      1.55%     74.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 381173      3.03%     77.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 280289      2.23%     79.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 347341      2.76%     82.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 297543      2.37%     84.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                 128835      1.02%     85.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 187594      1.49%     87.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1626372     12.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           12577367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.130849                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.809067                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   81602                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                  4843006                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                 129957                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             18141455                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts               5727                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                1583504                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                835870                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                 916                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    7339                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                 117519                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents        12063                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect        30408                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        43196                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              73604                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               16598802                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              16582889                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                13539530                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                27710748                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      1.204901                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.488602                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                    165193                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                413590                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                155                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation             12063                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores               227761                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads               1101                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                 2010                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           27.015492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         131.913073                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1124280     96.11%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 57      0.00%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 86      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 88      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 70      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 90      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 52      0.00%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 47      0.00%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 71      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 69      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               75      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119              105      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               92      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               71      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149               53      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159               83      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              118      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              173      0.01%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              639      0.05%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199               41      0.00%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209               60      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              102      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              199      0.02%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              331      0.03%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             2122      0.18%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259               74      0.01%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              101      0.01%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              172      0.01%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              311      0.03%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              494      0.04%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows          39480      3.37%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               1325194                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                663326                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3266                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     444                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               1589857                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    2927                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                81602                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                1769895                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               6301931                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles        22623                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2522911                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles             1878405                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             18701389                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents               97263                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents              1017567                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents               137833                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents               484293                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents          3397                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands          38956876                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  73986223                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               28400236                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                  280935                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            30697623                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                8259253                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                   876                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing               860                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 3396263                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       29385365                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      36790351                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                8292987                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 14441815                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  66                       # Number of system calls (Count)
system.cpu11.numCycles                       14217433                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      18140833                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                   1125                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     16810658                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                 4998                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined            3700143                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined         7149727                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               271                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          12951900                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             1.297930                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.919275                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 7862371     60.70%     60.70% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  670718      5.18%     65.88% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 1194026      9.22%     75.10% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                 1192330      9.21%     84.31% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  856118      6.61%     90.92% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  582551      4.50%     95.42% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  388201      3.00%     98.41% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  136215      1.05%     99.46% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   69370      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            12951900                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                117892     83.87%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     83.87% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                  118      0.08%     83.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     83.96% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                  143      0.10%     84.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     84.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     84.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     84.06% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                136      0.10%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     84.16% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                12031      8.56%     92.72% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                7900      5.62%     98.34% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            1720      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite            618      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass        60116      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     14588203     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           33      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv        38428      0.23%     87.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd         6407      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt         1746      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd         8410      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu        25311      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt        26794      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc        27302      0.16%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift         2515      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead      1314162      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       646724      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead        42392      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite        22115      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     16810658                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       1.182398                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                            140558                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.008361                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               46375138                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              21621571                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      16418171                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                  343634                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                 232587                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses         165350                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  16718084                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                     173016                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        16633520                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     1330431                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                  177138                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          1993776                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      1435430                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                     663345                       # Number of stores executed (Count)
system.cpu11.numRate                         1.169938                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                          2551                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                       1265533                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.committedInsts                   8292987                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             1.714392                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        1.714392                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.583297                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.583297                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 24815171                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                12848892                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                    242388                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                   129931                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                  14077773                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  7943045                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 5025941                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      1583559                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       835984                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads       522443                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores       407459                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               1800971                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         1669999                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect           81185                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            1061320                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates              51101                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits               1055749                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.994751                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                 25002                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups         20402                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits            15547                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses           4855                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted         1265                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts       3689077                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           69842                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples     12423167                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     1.162491                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     2.246240                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       8114038     65.31%     65.31% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       1748978     14.08%     79.39% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        656568      5.29%     84.68% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        322666      2.60%     87.27% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        128913      1.04%     88.31% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        446730      3.60%     91.91% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        159975      1.29%     93.20% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         59841      0.48%     93.68% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        785458      6.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     12423167                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted            8292987                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   1778023                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     1169914                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  1243416                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                   134621                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  14305442                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls               19881                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       785458                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.decode.idleCycles                1468051                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             8549282                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 2084249                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              768568                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                81750                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            1018979                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred               14058                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             19034638                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts               27517                       # Number of squashed instructions handled by decode (Count)
system.cpu11.fetch.icacheStallCycles          1824237                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                     11135460                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   1800971                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          1096298                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                    10812058                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                190726                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles              12004                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles        15263                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles       192975                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                 1587676                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes               22068                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         12951900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            1.526705                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.846908                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                9507194     73.40%     73.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 195375      1.51%     74.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 381216      2.94%     77.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 280356      2.16%     80.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 347269      2.68%     82.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 297614      2.30%     85.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                 128846      0.99%     85.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 187612      1.45%     87.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1626418     12.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           12951900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.126673                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.783226                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   81750                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  5096512                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                 132185                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             18141958                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts               5724                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                1583559                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                835984                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                 913                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    7396                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                 119683                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents        12068                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect        30422                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        43311                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              73733                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               16599551                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              16583521                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                13539910                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                27711298                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      1.166422                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.488606                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                    165287                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                413645                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                159                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation             12068                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores               227875                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads               1101                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                 1937                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           28.166083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         137.929987                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1124506     96.13%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 56      0.00%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 58      0.00%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 81      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 56      0.00%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 71      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 71      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 47      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 56      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 67      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               46      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               53      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               36      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               34      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               52      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159               57      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169               87      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              119      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              573      0.05%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199               50      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209               68      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              137      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              186      0.02%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              291      0.02%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             1632      0.14%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               48      0.00%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               93      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279              122      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289              228      0.02%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299              335      0.03%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows          40490      3.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2123                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               1325231                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                663355                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3281                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     439                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               1590057                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                    2999                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                81750                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                1773112                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               6635202                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles        22113                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2523023                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles             1916700                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             18701932                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              103956                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents              1016437                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents               148144                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents               512603                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents          3084                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands          38957667                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  73987719                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               28400647                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                  280713                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            30697623                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                8260044                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                   876                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing               860                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 3396882                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       29759956                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      36791411                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                8292987                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 14441815                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  66                       # Number of system calls (Count)
system.cpu12.numCycles                       14577481                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      18141295                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                   1121                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     16811285                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                 4987                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined            3700601                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined         7153190                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               267                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          13257622                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             1.268047                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.906900                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 8167418     61.61%     61.61% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  670956      5.06%     66.67% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 1194533      9.01%     75.68% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                 1192324      8.99%     84.67% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  856026      6.46%     91.13% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  582786      4.40%     95.52% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  388138      2.93%     98.45% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  136099      1.03%     99.48% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   69342      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            13257622                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                117750     83.84%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   2      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                  122      0.09%     83.93% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     83.93% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                  135      0.10%     84.03% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                135      0.10%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                12067      8.59%     92.72% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                7903      5.63%     98.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            1713      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite            615      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass        60146      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     14588274     86.78%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           34      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv        38426      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd         6390      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt         1714      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd         8401      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu        25316      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt        26850      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc        27305      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift         2485      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead      1314673      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       646787      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead        42378      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite        22106      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     16811285                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       1.153237                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                            140442                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.008354                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               46682114                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              21622981                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      16418023                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                  343507                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                 232093                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses         165313                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  16718626                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                     172955                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        16634037                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     1330940                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                  177248                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          1994321                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      1435294                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                     663381                       # Number of stores executed (Count)
system.cpu12.numRate                         1.141078                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                          2577                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                       1319859                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.committedInsts                   8292987                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             1.757808                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        1.757808                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.568890                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.568890                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 24815477                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                12849028                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                    242438                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                   129943                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                  14077030                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  7942629                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 5026444                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      1583675                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       835948                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads       522426                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       406069                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               1801091                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         1670076                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect           81172                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1061389                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates              51093                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits               1055808                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.994742                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                 25000                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                8                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups         20451                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits            15528                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses           4923                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted         1266                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts       3689664                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           69863                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples     12728735                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     1.134584                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     2.226234                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       8419600     66.15%     66.15% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       1748878     13.74%     79.89% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        656706      5.16%     85.05% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        322703      2.54%     87.58% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        128913      1.01%     88.59% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        446671      3.51%     92.10% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        159909      1.26%     93.36% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         59885      0.47%     93.83% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        785470      6.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     12728735                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted            8292987                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   1778023                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     1169914                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  1243416                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                   134621                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  14305442                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls               19881                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       785470                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.decode.idleCycles                1477040                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             8845980                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 2084293                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              768537                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                81772                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1019024                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred               14062                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             19035059                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts               27519                       # Number of squashed instructions handled by decode (Count)
system.cpu12.fetch.icacheStallCycles          1840175                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                     11136713                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   1801091                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1096336                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    11101610                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                190770                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles              12806                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles        15336                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles       192310                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                 1587680                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes               22014                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         13257622                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            1.491635                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.823328                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                9812838     74.02%     74.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 195170      1.47%     75.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 381143      2.87%     78.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 280322      2.11%     80.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 347614      2.62%     83.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 297453      2.24%     85.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                 128874      0.97%     86.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 187521      1.41%     87.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1626687     12.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           13257622                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.123553                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.763967                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   81772                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  5295419                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                 144666                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             18142416                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts               5665                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                1583675                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                835948                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 914                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    7429                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                 132057                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents        12070                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect        30414                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        43325                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              73739                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               16599449                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              16583336                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                13539627                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                27710696                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      1.137600                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.488607                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                    165313                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                413761                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                152                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation             12070                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores               227839                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads               1100                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                 2077                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           29.045311                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         141.607918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1124168     96.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 83      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 94      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 91      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 67      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                132      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 97      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 87      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 80      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 79      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               79      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               53      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               65      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139               60      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149               45      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159               43      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169               94      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              162      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              563      0.05%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199               49      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209               61      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219               52      0.00%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              158      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              216      0.02%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             1107      0.09%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259               36      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269               65      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               89      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289              169      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299              250      0.02%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows          41412      3.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               1325389                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                663391                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3152                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     423                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               1590093                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    2942                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                81772                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                1782200                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles               6907310                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles        23817                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2522942                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             1939581                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             18702516                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              109125                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents              1021198                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents               153661                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents               529371                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents          3177                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands          38958438                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  73989046                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               28401749                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                  280619                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            30697623                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                8260815                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                   876                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing               860                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 3397334                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       30066099                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      36792723                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                8292987                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 14441815                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  66                       # Number of system calls (Count)
system.cpu13.numCycles                       14127517                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      18141760                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                   1127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     16811736                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 4991                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            3701072                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         7152649                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               273                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          12880471                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             1.305211                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.922074                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 7790290     60.48%     60.48% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  670696      5.21%     65.69% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 1194694      9.28%     74.96% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                 1192225      9.26%     84.22% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  856236      6.65%     90.87% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  582764      4.52%     95.39% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  388099      3.01%     98.40% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  136117      1.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   69350      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            12880471                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                117747     83.85%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  117      0.08%     83.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     83.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  145      0.10%     84.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     84.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     84.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     84.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                128      0.09%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                12058      8.59%     92.72% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                7890      5.62%     98.34% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            1718      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite            616      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        60108      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     14588800     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        38422      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd         6402      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt         1726      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         8400      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu        25310      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        26854      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc        27309      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         2488      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      1314642      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       646710      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead        42421      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite        22110      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     16811736                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       1.189999                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                            140419                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.008352                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               46305678                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              21623684                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      16418641                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                  343675                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                 232327                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses         165353                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  16719007                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                     173040                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        16634525                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     1330932                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                  177211                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          1994263                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      1435349                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     663331                       # Number of stores executed (Count)
system.cpu13.numRate                         1.177456                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                          2587                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                       1247046                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.committedInsts                   8292987                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             1.703550                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        1.703550                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.587010                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.587010                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 24816215                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                12849485                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                    242458                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                   129960                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                  14077508                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  7943040                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 5026505                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      1583699                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       835890                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       522431                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       407271                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               1801221                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         1670141                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect           81187                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            1061432                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates              51110                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits               1055832                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.994724                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                 25002                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                8                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups         20485                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits            15514                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           4971                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted         1276                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts       3690176                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           69818                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples     12351692                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     1.169218                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     2.250964                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       8042566     65.11%     65.11% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       1748825     14.16%     79.27% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        656688      5.32%     84.59% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        322753      2.61%     87.20% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        128907      1.04%     88.24% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        446740      3.62%     91.86% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        159906      1.29%     93.16% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         59865      0.48%     93.64% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        785442      6.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     12351692                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            8292987                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   1778023                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     1169914                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  1243416                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                   134621                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  14305442                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls               19881                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       785442                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.decode.idleCycles                1467055                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             8478872                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 2084246                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              768577                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                81721                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1019002                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred               14058                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             19035582                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts               27513                       # Number of squashed instructions handled by decode (Count)
system.cpu13.fetch.icacheStallCycles          1828375                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                     11136590                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   1801221                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          1096348                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                    10740635                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                190670                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles              11131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles        14593                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles       190402                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                 1587773                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes               22066                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         12880471                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            1.535328                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.852625                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                9435552     73.25%     73.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 195259      1.52%     74.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 381172      2.96%     77.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 280361      2.18%     79.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 347441      2.70%     82.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 297607      2.31%     84.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                 128885      1.00%     85.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 187601      1.46%     87.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1626593     12.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           12880471                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.127497                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.788291                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   81721                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  5054854                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                 132192                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             18142887                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts               5726                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1583699                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                835890                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 916                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    7449                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                 119579                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents        12065                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect        30410                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        43298                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              73708                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               16600017                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              16583994                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                13540339                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                27711625                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      1.173879                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.488616                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                    165399                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                413785                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                156                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation             12065                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores               227781                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads               1101                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 2084                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           28.121855                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         137.410130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1124175     96.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 60      0.01%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 62      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 74      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 59      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                120      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 76      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 96      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 85      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 69      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               74      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               71      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               63      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139               58      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149               50      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159               78      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              115      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              156      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              554      0.05%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199               55      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209               81      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219               84      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              169      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              255      0.02%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             1519      0.13%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               67      0.01%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               95      0.01%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279              123      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              256      0.02%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              384      0.03%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows          40623      3.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1325415                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                663341                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3166                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     443                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               1590123                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    2945                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                81721                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                1772234                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               6576404                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles        23313                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2522884                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles             1903915                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             18702813                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              100954                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents              1021103                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents               142283                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents               505170                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents          3091                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          38959156                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  73990457                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               28402035                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                  280674                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            30697623                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                8261533                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   876                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               860                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 3398011                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       29689583                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      36793644                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                8292987                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 14441815                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  66                       # Number of system calls (Count)
system.cpu14.numCycles                       14126735                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      18140673                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                   1130                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     16810617                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                 5065                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined            3699988                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined         7150452                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               276                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          12890665                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             1.304092                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.921670                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 7800986     60.52%     60.52% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  670601      5.20%     65.72% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 1194448      9.27%     74.98% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                 1192118      9.25%     84.23% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  856211      6.64%     90.87% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  582760      4.52%     95.40% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  388034      3.01%     98.41% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  136138      1.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   69369      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            12890665                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                117871     83.85%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  118      0.08%     83.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     83.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                  147      0.10%     84.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     84.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     84.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     84.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                132      0.09%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     84.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                12070      8.59%     92.72% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                7904      5.62%     98.34% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            1715      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite            615      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass        60232      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     14587938     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv        38426      0.23%     87.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         6411      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt         1712      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd         8400      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu        25311      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt        26825      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc        27295      0.16%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift         2540      0.02%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead      1314322      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       646692      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead        42391      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite        22088      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     16810617                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       1.189986                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                            140572                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.008362                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               46313935                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              21621494                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      16417816                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                  343601                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                 232355                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses         165320                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  16717958                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                     172999                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        16633484                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     1330631                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                  177133                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          1993924                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      1435332                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                     663293                       # Number of stores executed (Count)
system.cpu14.numRate                         1.177447                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                          2549                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                       1236070                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.committedInsts                   8292987                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             1.703456                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        1.703456                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.587042                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.587042                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 24814930                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                12848666                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                    242418                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                   129963                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                  14077465                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  7942861                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 5025916                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      1583491                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       835878                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads       520424                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores       407358                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               1800991                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         1669960                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect           81159                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            1061307                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates              51085                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits               1055734                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.994749                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                 24995                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups         20474                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits            15538                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses           4936                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted         1275                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts       3689150                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           69902                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples     12361985                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     1.168244                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.250304                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       8052929     65.14%     65.14% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       1748830     14.15%     79.29% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        656659      5.31%     84.60% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        322657      2.61%     87.21% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        128906      1.04%     88.25% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        446728      3.61%     91.87% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        159961      1.29%     93.16% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         59854      0.48%     93.65% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        785461      6.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     12361985                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            8292987                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   1778023                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     1169914                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  1243416                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                   134621                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  14305442                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls               19881                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       785461                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.decode.idleCycles                1471733                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             8484212                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 2084433                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              768476                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                81811                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            1018962                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred               14058                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             19034372                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts               27492                       # Number of squashed instructions handled by decode (Count)
system.cpu14.fetch.icacheStallCycles          1826935                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                     11135165                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   1800991                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          1096267                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                    10747186                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                190846                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles              10928                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles        15303                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles       194890                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                 1587592                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes               22057                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         12890665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            1.533913                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.851720                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                9446281     73.28%     73.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 195157      1.51%     74.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 381209      2.96%     77.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 280140      2.17%     79.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 347624      2.70%     82.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 297390      2.31%     84.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                 128871      1.00%     85.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 187447      1.45%     87.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1626546     12.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           12890665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.127488                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.788233                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   81811                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                  5050085                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                 134728                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             18141803                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts               5710                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                1583491                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                835878                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                 917                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    7360                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                 122234                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents        12071                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect        30398                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        43381                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              73779                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               16599189                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              16583136                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                13539757                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                27710980                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      1.173883                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.488606                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                    165309                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                413577                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                153                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation             12071                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores               227769                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads               1101                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                 2009                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           28.051116                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         137.286692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1124398     96.12%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 59      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 55      0.00%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 87      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 67      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                103      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 73      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 64      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 55      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 53      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               46      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               63      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               43      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               38      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149               48      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159               31      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169               92      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              136      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              540      0.05%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199               55      0.00%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209               75      0.01%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              112      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              180      0.02%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              318      0.03%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             1596      0.14%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259               75      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               85      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279              116      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289              218      0.02%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299              358      0.03%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows          40567      3.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2305                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               1325226                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                663303                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3196                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     424                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               1590055                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    3058                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                81811                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                1776817                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles               6582934                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles        23281                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2523131                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles             1902691                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             18701764                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              100999                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents              1020643                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents               144745                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents               501972                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents          3043                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands          38957112                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  73986368                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               28400394                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                  280686                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            30697623                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                8259489                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                   876                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing               860                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 3396521                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       29698844                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      36791499                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                8292987                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 14441815                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  66                       # Number of system calls (Count)
system.cpu15.numCycles                       14577537                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      18139865                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                   1125                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     16810034                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                 4965                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined            3698993                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined         7147258                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved               271                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          13253306                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             1.268365                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.907114                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 8163871     61.60%     61.60% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  670680      5.06%     66.66% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 1194139      9.01%     75.67% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                 1192263      9.00%     84.67% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  856029      6.46%     91.12% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  582662      4.40%     95.52% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  388089      2.93%     98.45% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  136257      1.03%     99.48% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   69316      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            13253306                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                117834     83.83%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     83.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  117      0.08%     83.91% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                  150      0.11%     84.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     84.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     84.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     84.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                130      0.09%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     84.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                12069      8.59%     92.70% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                7936      5.65%     98.34% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            1715      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite            613      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass        60191      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     14587790     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv        38428      0.23%     87.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         6407      0.04%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt         1714      0.01%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd         8398      0.05%     87.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu        25299      0.15%     87.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt        26800      0.16%     87.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc        27295      0.16%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift         2498      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead      1314047      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       646695      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead        42350      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite        22088      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     16810034                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       1.153146                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                            140564                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.008362                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               46675597                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              21619900                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      16417695                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                  343306                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                 232141                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses         165226                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  16717546                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                     172861                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        16632875                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     1330287                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                  177159                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          1993590                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      1435398                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                     663303                       # Number of stores executed (Count)
system.cpu15.numRate                         1.140994                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                          2555                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                       1324231                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.committedInsts                   8292987                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             1.757815                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        1.757815                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.568888                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.568888                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 24814543                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                12848455                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                    242246                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                   129863                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                  14077584                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  7942820                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 5025664                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      1583441                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       835836                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads       520470                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores       407430                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               1800939                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         1669898                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect           81178                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            1061282                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates              51094                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits               1055683                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.994724                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                 25009                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups         20447                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits            15535                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses           4912                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted         1268                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts       3687969                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           69887                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples     12724665                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     1.134947                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     2.226424                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       8415299     66.13%     66.13% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       1749053     13.75%     79.88% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        656649      5.16%     85.04% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        322805      2.54%     87.58% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        128972      1.01%     88.59% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        446705      3.51%     92.10% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        159975      1.26%     93.36% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         59870      0.47%     93.83% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        785337      6.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     12724665                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            8292987                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   1778023                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     1169914                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  1243416                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                   134621                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  14305442                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls               19881                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       785337                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.decode.idleCycles                1475413                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             8843366                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 2084263                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              768469                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                81795                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            1018885                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred               14059                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             19033411                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts               27484                       # Number of squashed instructions handled by decode (Count)
system.cpu15.fetch.icacheStallCycles          1837041                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                     11135212                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   1800939                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          1096227                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    11104954                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                190816                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles              10842                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles        15851                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles       189210                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                 1587633                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes               22084                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         13253306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            1.491941                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.823523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                9808760     74.01%     74.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 195346      1.47%     75.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 381191      2.88%     78.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 280263      2.11%     80.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 347353      2.62%     83.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 297552      2.25%     85.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                 128843      0.97%     86.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 187576      1.42%     87.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1626422     12.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           13253306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.123542                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.763861                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   81795                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  5291611                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                 141321                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             18140990                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts               5701                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                1583441                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                835836                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                 915                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    7403                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                 128800                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents        12069                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect        30419                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        43366                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              73785                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               16598991                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              16582921                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                13539430                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                27710561                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      1.137567                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.488602                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                    165163                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                413527                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                151                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation             12069                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores               227727                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads               1101                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                 1918                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           28.934341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         141.270615                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1124552     96.13%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 53      0.00%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 49      0.00%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 68      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 39      0.00%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 74      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 62      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 52      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 51      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 75      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               50      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               69      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               74      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               36      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               45      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159               48      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169               69      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              107      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              516      0.04%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199               32      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209               51      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219               57      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              142      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              193      0.02%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249             1030      0.09%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259               62      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269               77      0.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              121      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289              199      0.02%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              275      0.02%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows          41478      3.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2193                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               1325111                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                663313                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3154                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     425                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               1590064                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                    2957                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                81795                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                1780372                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles               6892301                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles        24250                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2523052                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             1951536                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             18700973                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              107249                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents              1018184                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents               155779                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents               539797                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents          3118                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands          38955431                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  73983463                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               28399512                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                  280486                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            30697623                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                8257568                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                   876                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing               860                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 3396055                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       30060480                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      36789278                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                8292987                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 14441815                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  66                       # Number of system calls (Count)
system.cpu2.numCycles                        13988920                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       18144203                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    1127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      16813288                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  5065                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             3703515                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          7154699                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                273                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           12845663                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.308869                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.923576                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  7755065     60.37%     60.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   670949      5.22%     65.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1194538      9.30%     74.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1192428      9.28%     84.18% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   856134      6.66%     90.84% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   582838      4.54%     95.38% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   388088      3.02%     98.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   136259      1.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    69364      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             12845663                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 117868     83.82%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   119      0.08%     83.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   146      0.10%     84.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                 126      0.09%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 12083      8.59%     92.70% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 7926      5.64%     98.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             1725      1.23%     99.56% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             620      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass        60283      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     14589886     86.78%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           35      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        38428      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         6404      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         1712      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         8415      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        25330      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        26873      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc        27312      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2513      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1314689      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       646798      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        42460      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        22150      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      16813288                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.201900                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             140613                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.008363                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                46273943                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               21628017                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       16420229                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   343974                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  232889                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          165520                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   16720426                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      173192                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         16636052                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      1330987                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                   177236                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           1994438                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       1435604                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      663451                       # Number of stores executed (Count)
system.cpu2.numRate                          1.189231                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2531                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                        1143257                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              1.686837                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         1.686837                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.592825                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.592825                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  24817495                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 12850554                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     242616                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                    130104                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   14078540                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7943443                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  5027152                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       1584173                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       836189                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       522381                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       406194                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                1801466                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          1670305                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            81190                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1061474                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates               51113                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                1055896                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.994745                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  25031                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups          20501                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits             15527                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            4974                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1278                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        3692531                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            69969                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     12316430                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.172565                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.253337                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        8007394     65.01%     65.01% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        1748847     14.20%     79.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         656544      5.33%     84.54% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         322703      2.62%     87.16% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         128970      1.05%     88.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         446709      3.63%     91.84% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         159963      1.30%     93.14% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          59832      0.49%     93.62% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         785468      6.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     12316430                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       785468                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.decode.idleCycles                 1457961                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              8452403                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2084824                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               768594                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 81881                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1019118                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                14055                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              19037891                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                27475                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles           1813008                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      11137615                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    1801466                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1096454                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     10711254                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 190990                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles               14427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        16424                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles       195055                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  1587804                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                22027                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          12845663                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.539638                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.855499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 9400422     73.18%     73.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  195382      1.52%     74.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  381185      2.97%     77.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  280360      2.18%     79.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  347407      2.70%     82.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  297583      2.32%     84.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  128846      1.00%     85.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  187610      1.46%     87.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1626868     12.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            12845663                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.128778                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.796174                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    81881                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   5022976                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  134532                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              18145330                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                5670                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 1584173                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 836189                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  914                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     7432                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  121949                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents         12069                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect         30415                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        43466                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               73881                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                16601931                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               16585749                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 13541424                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 27713363                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.185635                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.488624                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     165289                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 414259                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                 150                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation              12069                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                228080                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                1102                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  1969                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            27.855570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          135.811655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1124332     96.11%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  63      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  72      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  68      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  58      0.00%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  99      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                 117      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  66      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  73      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  84      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                73      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                76      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                55      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                44      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                63      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                56      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                90      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               129      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               573      0.05%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                35      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                66      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                87      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               148      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               232      0.02%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              1579      0.13%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                95      0.01%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               110      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               133      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               234      0.02%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               353      0.03%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows           40543      3.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                1325639                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 663461                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3320                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      431                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1590306                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     3171                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 81881                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1763115                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                6566390                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         21450                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2523429                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              1889398                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              18705125                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                98598                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               1023297                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                137538                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                495846                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents           2628                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           38962375                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   73997238                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                28404291                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   280863                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 8264752                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    877                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  3398142                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        29656637                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       36798819                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu3.numCycles                        14490510                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       18142541                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    1126                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      16812473                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  4913                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             3701852                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          7150534                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                272                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           13244418                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              1.269401                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.907517                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  8154094     61.57%     61.57% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   671047      5.07%     66.63% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1194017      9.02%     75.65% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1192542      9.00%     84.65% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   856403      6.47%     91.12% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   582646      4.40%     95.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   388097      2.93%     98.45% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   136234      1.03%     99.48% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    69338      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             13244418                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 117794     83.82%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    1      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   124      0.09%     83.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     83.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   144      0.10%     84.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     84.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                 131      0.09%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 12076      8.59%     92.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 7928      5.64%     98.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             1723      1.23%     99.56% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             619      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass        60318      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     14589215     86.78%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        38430      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         6410      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         1718      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         8408      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        25312      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        26846      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc        27305      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2538      0.02%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1314551      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       646831      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead        42429      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        22128      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      16812473                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        1.160240                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             140540                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.008359                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                46670972                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               21624947                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       16419518                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                   343845                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  232637                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          165448                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   16719564                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      173131                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         16635046                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      1330704                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                   177427                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           1994168                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       1435602                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      663464                       # Number of stores executed (Count)
system.cpu3.numRate                          1.147996                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2536                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                        1246092                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              1.747321                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         1.747321                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.572305                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.572305                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  24816690                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 12849880                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     242538                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                    130040                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   14078333                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7943393                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  5026622                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       1583885                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       836156                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       522186                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       407429                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                1801169                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          1670177                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            81228                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1061327                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates               51127                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                1055729                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.994725                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  25049                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups          20387                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits             15554                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            4833                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1277                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        3690774                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            70086                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     12715078                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.135802                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.227189                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        8406175     66.11%     66.11% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        1748893     13.75%     79.87% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         656441      5.16%     85.03% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         322617      2.54%     87.57% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         128891      1.01%     88.58% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         446704      3.51%     92.09% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         159953      1.26%     93.35% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          59845      0.47%     93.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         785559      6.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     12715078                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       785559                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.decode.idleCycles                 1471254                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              8837774                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2084877                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               768510                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 82003                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1018979                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                14058                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              19036795                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                27515                       # Number of squashed instructions handled by decode (Count)
system.cpu3.fetch.icacheStallCycles           1828938                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      11137376                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    1801169                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1096332                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     11092174                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 191236                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles               11691                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        16383                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles       199614                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                  1587857                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                22073                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          13244418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.493224                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.824429                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 9799367     73.99%     73.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  195312      1.47%     75.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  381151      2.88%     78.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  280356      2.12%     80.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  347432      2.62%     83.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  297571      2.25%     85.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  128791      0.97%     86.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  187631      1.42%     87.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1626807     12.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            13244418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.124300                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.768598                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    82003                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   5280405                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  143804                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              18143667                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                5670                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1583885                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 836156                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  913                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     7418                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  131259                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents         12074                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         30432                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        43543                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               73975                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                16601168                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               16584966                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 13540832                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 27712608                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       1.144540                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.488616                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     165376                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 413971                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 152                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation              12074                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                228047                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                1103                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  1920                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            29.071675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          142.340264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1124458     96.12%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  57      0.00%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  56      0.00%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  72      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  61      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  81      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  60      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  55      0.00%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  51      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  63      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                49      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                59      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                58      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                23      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                43      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                71      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                87      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               125      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               576      0.05%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                60      0.01%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                80      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               110      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               149      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               183      0.02%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              1069      0.09%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                33      0.00%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                66      0.01%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                90      0.01%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               178      0.02%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               260      0.02%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows           41423      3.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2434                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                1325448                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 663474                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3209                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      433                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1590438                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     3165                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 82003                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1776362                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                6895275                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         21328                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2523447                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              1946003                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              18703827                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               105832                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               1020826                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                153651                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                536756                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents           2773                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           38960492                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   73993262                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                28402812                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   280807                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 8262869                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  3397160                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        30053450                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       36795413                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu4.numCycles                        13989664                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       18142757                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                    1124                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      16812543                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                  4958                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined             3702066                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          7154812                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                270                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           12833933                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              1.310007                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.923986                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                  7743536     60.34%     60.34% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   670817      5.23%     65.56% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1194598      9.31%     74.87% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1192343      9.29%     84.16% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   856132      6.67%     90.83% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   582870      4.54%     95.37% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   388190      3.02%     98.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   136093      1.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    69354      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             12833933                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 117804     83.85%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    1      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   120      0.09%     83.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     83.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   133      0.09%     84.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                 127      0.09%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                 12072      8.59%     92.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                 7899      5.62%     98.33% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             1723      1.23%     99.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite             620      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass        60009      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     14589149     86.78%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           34      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        38437      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd         6405      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt         1718      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd         8406      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu        25323      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt        26873      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc        27308      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift         2495      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1315036      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       646778      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead        42426      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite        22146      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      16812543                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        1.201783                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                             140499                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.008357                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                46260649                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               21625471                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       16419141                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                   343827                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                  232533                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses          165453                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   16719917                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                      173116                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         16635244                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      1331307                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                   177299                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           1994733                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       1435431                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                      663426                       # Number of stores executed (Count)
system.cpu4.numRate                          1.189110                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                           2565                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                        1155731                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              1.686927                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         1.686927                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.592794                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.592794                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  24816802                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 12849856                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                     242562                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                    130056                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   14077506                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7943174                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  5027093                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       1583969                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       836096                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       522426                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       408321                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                1801347                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          1670314                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect            81203                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1061476                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates               51120                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                1055870                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.994719                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                  25019                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups          20453                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits             15540                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            4913                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted         1274                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts        3691085                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            69771                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     12305007                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     1.173654                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.254202                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        7996290     64.98%     64.98% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        1748634     14.21%     79.19% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         656596      5.34%     84.53% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         322546      2.62%     87.15% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         128849      1.05%     88.20% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         446696      3.63%     91.83% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         159905      1.30%     93.13% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          59883      0.49%     93.62% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         785608      6.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     12305007                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       785608                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.decode.idleCycles                 1448996                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              8450283                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2084460                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               768513                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 81681                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1019076                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                14053                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              19036669                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                27508                       # Number of squashed instructions handled by decode (Count)
system.cpu4.fetch.icacheStallCycles           1813527                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      11137706                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    1801347                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1096429                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     10706288                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 190584                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles               10477                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles        14301                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles       194048                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                  1587841                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                22037                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          12833933                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.541032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.856433                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 9388869     73.16%     73.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  195227      1.52%     74.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  381159      2.97%     77.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  280277      2.18%     79.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  347593      2.71%     82.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  297490      2.32%     84.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  128844      1.00%     85.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  187555      1.46%     87.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1626919     12.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            12833933                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.128763                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.796138                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    81681                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   5044894                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                  134644                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              18143881                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                5717                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 1583969                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 836096                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  913                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     7469                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                  121993                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents         12070                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect         30414                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        43254                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               73668                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                16600591                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               16584594                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 13540504                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 27711554                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       1.185489                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.488623                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     165357                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                 414055                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                 151                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation              12070                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                227987                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                1101                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                  2137                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            27.900236                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          136.156469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1124066     96.09%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  74      0.01%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                  96      0.01%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  89      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                  75      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 136      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                 134      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                 113      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  72      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                 103      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                73      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119               102      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                76      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                43      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                60      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                70      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                69      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               121      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               541      0.05%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                67      0.01%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                63      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                76      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               164      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               287      0.02%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              1586      0.14%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                52      0.00%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                78      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               113      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289               224      0.02%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               334      0.03%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows           40649      3.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2288                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                1325565                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 663436                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3341                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      438                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1590130                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     2980                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 81681                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1754101                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                6571135                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles         21557                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2523049                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles              1882410                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              18703934                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               100192                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               1019571                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                139381                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                486268                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents           3528                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           38961383                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   73994569                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                28403399                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                   280771                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 8263760                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  3397700                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        29643628                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       36795606                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu5.numCycles                        13634540                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       18141736                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                    1124                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      16811905                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  4959                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             3701045                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          7153285                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                270                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           12493055                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              1.345700                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.937717                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  7403161     59.26%     59.26% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   670537      5.37%     64.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1194381      9.56%     74.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1192401      9.54%     83.73% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   855993      6.85%     90.58% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   582843      4.67%     95.25% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   388268      3.11%     98.36% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   136160      1.09%     99.45% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    69311      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             12493055                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                 117833     83.82%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     83.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   119      0.08%     83.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     83.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   142      0.10%     84.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     84.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     84.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     84.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                 128      0.09%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     84.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 12088      8.60%     92.69% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                 7930      5.64%     98.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             1724      1.23%     99.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             623      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        60051      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     14588614     86.78%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           34      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        38443      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd         6403      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt         1732      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         8407      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu        25310      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        26845      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc        27301      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         2508      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1314885      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       646808      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead        42421      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite        22143      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      16811905                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        1.233038                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             140587                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.008362                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                45918620                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               21623400                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       16418531                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                   343791                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                  232559                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses          165392                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   16719342                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                      173099                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         16634552                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      1331156                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                   177353                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           1994598                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       1435344                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      663442                       # Number of stores executed (Count)
system.cpu5.numRate                          1.220030                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                           2554                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                        1141485                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              1.644105                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         1.644105                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.608234                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.608234                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  24816283                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 12849484                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                     242445                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                    129978                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   14077203                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   7942853                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  5026761                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       1583769                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       836037                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       520377                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       405541                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                1801223                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          1670135                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect            81187                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1061415                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates               51112                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                1055830                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.994738                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                  25013                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups          20477                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits             15535                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            4942                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted         1276                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts        3689968                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            69800                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     11964266                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     1.207079                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.277091                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        7655117     63.98%     63.98% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1748844     14.62%     78.60% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         656667      5.49%     84.09% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         322728      2.70%     86.79% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         128999      1.08%     87.86% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         446686      3.73%     91.60% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         159929      1.34%     92.93% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          59915      0.50%     93.44% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         785381      6.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     11964266                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       785381                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.decode.idleCycles                 1453446                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              8105022                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2084272                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               768609                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 81706                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1019041                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                14057                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              19035592                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                27499                       # Number of squashed instructions handled by decode (Count)
system.cpu5.fetch.icacheStallCycles           1814983                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      11136460                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    1801223                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1096378                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     10365573                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 190642                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles               12441                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles        14622                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles       190115                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                  1587737                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                22042                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          12493055                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.582917                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.883501                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 9048242     72.43%     72.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  195270      1.56%     73.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  381197      3.05%     77.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  280265      2.24%     79.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  347469      2.78%     82.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  297494      2.38%     84.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  128858      1.03%     85.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  187560      1.50%     86.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1626700     13.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            12493055                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.132107                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.816783                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    81706                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   4806987                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                  132481                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              18142860                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                5720                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 1583769                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 836037                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  913                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     7418                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                  119878                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents         12067                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect         30408                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        43280                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               73688                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                16599930                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               16583923                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 13540176                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 27711427                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       1.216317                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.488613                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     165184                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 413855                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                 151                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation              12067                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                227928                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                1101                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                  2115                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            26.761625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          130.624543                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1124137     96.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  80      0.01%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  88      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 101      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 105      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 133      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  85      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  76      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  90      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 105      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                99      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                78      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                67      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                53      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                41      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                71      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                91      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               141      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               561      0.05%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                24      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                47      0.00%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                87      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               173      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               324      0.03%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              2110      0.18%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                95      0.01%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               118      0.01%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               198      0.02%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               347      0.03%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               521      0.04%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows           39560      3.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                1325432                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 663452                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3274                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      438                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1590071                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     3031                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 81706                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1758629                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                6249680                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles         21279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2522930                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles              1858831                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              18702869                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                95726                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               1017841                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                135604                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                466816                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents           2965                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           38959365                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   73990623                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                28401995                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                   280674                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 8261742                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  3397779                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        29301997                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       36793246                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu6.numCycles                        13634312                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       18140627                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                    1124                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      16810612                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  4976                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined             3699936                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          7150223                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                270                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           12497052                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              1.345166                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.937589                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                  7407817     59.28%     59.28% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   670338      5.36%     64.64% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1194111      9.56%     74.20% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1192236      9.54%     83.74% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   856139      6.85%     90.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   582656      4.66%     95.25% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   388136      3.11%     98.35% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   136260      1.09%     99.44% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    69359      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             12497052                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                 117815     83.81%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     83.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   119      0.08%     83.90% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     83.90% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   148      0.11%     84.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     84.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     84.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     84.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                 132      0.09%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     84.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                 12085      8.60%     92.70% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                 7928      5.64%     98.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             1721      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite             618      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass        60023      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     14587932     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv        38430      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd         6409      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt         1740      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd         8417      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu        25325      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt        26850      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc        27311      0.16%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift         2520      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1314296      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       646749      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead        42458      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite        22118      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      16810612                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        1.232964                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             140566                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.008362                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                45919874                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               21620841                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       16417836                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                   343944                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                  232915                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses          165473                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   16717976                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                      173179                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         16633426                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      1330615                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                   177186                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           1994000                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       1435359                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                      663385                       # Number of stores executed (Count)
system.cpu6.numRate                          1.219968                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                           2516                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                        1137260                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              1.644077                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         1.644077                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.608244                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.608244                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  24815044                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 12848718                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                     242592                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                    130057                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   14077486                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   7942912                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  5025985                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       1583551                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       836014                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       522421                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       407429                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                1800859                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          1669900                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect            81180                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1061264                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates               51090                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                1055668                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.994727                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                  25027                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups          20395                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits             15545                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            4850                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted         1280                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts        3688892                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            69760                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     11968533                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     1.206649                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.276827                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0        7659455     64.00%     64.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1748847     14.61%     78.61% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         656603      5.49%     84.09% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         322709      2.70%     86.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         128972      1.08%     87.87% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         446683      3.73%     91.60% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         159957      1.34%     92.94% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          59866      0.50%     93.44% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         785441      6.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     11968533                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       785441                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.decode.idleCycles                 1455543                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles              8107081                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2084278                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               768470                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 81680                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1018929                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                14056                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              19034184                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                27473                       # Number of squashed instructions handled by decode (Count)
system.cpu6.fetch.icacheStallCycles           1815505                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      11135739                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    1800859                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1096240                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     10369548                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 190588                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles               11935                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles        14463                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles       190307                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                  1587691                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                22048                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          12497052                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.582286                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.883102                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 9052538     72.44%     72.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  195210      1.56%     74.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  381213      3.05%     77.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  280180      2.24%     79.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  347484      2.78%     82.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  297458      2.38%     84.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  128860      1.03%     85.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  187523      1.50%     86.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1626586     13.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            12497052                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.132083                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.816744                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    81680                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   4799892                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                  133204                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              18141751                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                5664                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 1583551                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 836014                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  913                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     7381                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                  120701                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents         12080                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect         30426                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        43239                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               73665                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                16599295                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               16583309                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 13539762                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 27711062                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       1.216292                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.488605                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                     165174                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 413637                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                 153                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation              12080                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                227905                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                1101                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                  2014                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            26.701053                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          130.329377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1124350     96.11%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  53      0.00%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  62      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  69      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  52      0.00%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                 119      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  96      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  58      0.00%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  60      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  79      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                69      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119               115      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                52      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                76      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                37      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                58      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                86      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               129      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               620      0.05%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                59      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               102      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               126      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               252      0.02%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               344      0.03%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              2049      0.18%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                80      0.01%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269               127      0.01%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               181      0.02%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               342      0.03%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               476      0.04%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows           39428      3.37%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2188                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                1325172                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 663395                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3281                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      449                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1589993                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     2990                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 81680                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1760560                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                6248583                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles         20990                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2522959                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles              1862280                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              18701644                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                96853                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               1019234                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                135781                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                471042                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents           2698                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           38957190                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   73986930                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                28400403                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                   280988                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 8259567                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  3396397                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        29305141                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       36790829                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu7.numCycles                        14062507                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       18142714                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                    1126                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      16812337                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  4989                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             3702025                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          7150828                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                272                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           12861549                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              1.307178                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.923026                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                  7771765     60.43%     60.43% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   670568      5.21%     65.64% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1194183      9.28%     74.93% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1192280      9.27%     84.20% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   856242      6.66%     90.85% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   582645      4.53%     95.38% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   388106      3.02%     98.40% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   136346      1.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    69414      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             12861549                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                 117934     83.84%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     83.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   122      0.09%     83.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     83.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   146      0.10%     84.03% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                 132      0.09%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                 12068      8.58%     92.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                 7932      5.64%     98.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             1720      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite             619      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass        60048      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     14589524     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv        38431      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd         6407      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt         1712      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd         8416      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu        25314      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt        26851      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc        27305      0.16%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift         2515      0.01%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1314443      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       646775      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead        42444      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite        22118      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      16812337                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        1.195543                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             140673                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.008367                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                46288075                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               21625189                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       16419759                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                   343810                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                  232735                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses          165450                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   16719850                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                      173112                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         16635110                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      1330777                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                   177227                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           1994186                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       1435581                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                      663409                       # Number of stores executed (Count)
system.cpu7.numRate                          1.182941                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                           2546                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                        1200958                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              1.695711                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         1.695711                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.589723                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.589723                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  24817111                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 12850108                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                     242534                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                    130054                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   14078636                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   7943617                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  5026667                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       1583968                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       836110                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       522436                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       407453                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                1801346                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          1670251                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect            81212                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1061417                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates               51120                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                1055840                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.994746                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                  25033                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups          20454                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits             15546                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            4908                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted         1265                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts        3690889                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            69785                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     12332499                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     1.171037                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.252310                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0        8023604     65.06%     65.06% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1748785     14.18%     79.24% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         656493      5.32%     84.56% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         322676      2.62%     87.18% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         128907      1.05%     88.23% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         446717      3.62%     91.85% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         159939      1.30%     93.15% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          59855      0.49%     93.63% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         785523      6.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     12332499                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       785523                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.decode.idleCycles                 1459434                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles              8467286                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2084677                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               768457                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 81695                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1019039                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                14060                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              19036749                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                27503                       # Number of squashed instructions handled by decode (Count)
system.cpu7.fetch.icacheStallCycles           1814744                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      11137439                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    1801346                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1096419                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     10731197                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 190620                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles               13122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles        14688                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles       192488                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                  1587846                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                22078                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          12861549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             1.537689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.854207                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 9416368     73.21%     73.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  195435      1.52%     74.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  381125      2.96%     77.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  280394      2.18%     79.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  347357      2.70%     82.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  297670      2.31%     84.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  128766      1.00%     85.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  187652      1.46%     87.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1626782     12.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            12861549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.128096                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.791995                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    81695                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   5032648                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                  133339                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              18143840                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                5650                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 1583968                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 836110                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  913                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     7403                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                  120844                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents         12071                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect         30440                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        43250                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               73690                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                16601122                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               16585209                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 13541398                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 27713746                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       1.179392                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.488617                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                     165281                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 414054                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                 153                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation              12071                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                228001                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                1103                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                  1906                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            27.939637                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          136.763593                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1124455     96.12%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  44      0.00%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  59      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  88      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                  59      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  75      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  58      0.00%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  63      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  29      0.00%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  52      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                54      0.00%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                84      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                73      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                56      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                74      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                89      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                90      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179                93      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               570      0.05%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                51      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                54      0.00%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               127      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               190      0.02%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               261      0.02%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              1652      0.14%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                52      0.00%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                92      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               131      0.01%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               256      0.02%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               373      0.03%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows           40402      3.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2393                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                1325554                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 663419                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3240                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      425                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1590140                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                     2903                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 81695                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1764492                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                6568661                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles         21645                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2523315                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles              1901741                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              18703927                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               101714                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               1016179                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                143635                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                502513                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents           2848                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           38961172                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   73994545                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                28403208                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                   280934                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 8263549                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  3396674                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        29671022                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       36795352                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu8.numCycles                        14063507                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       18141649                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                    1121                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      16811955                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                  4985                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             3700955                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined          7150860                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                267                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           12861207                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              1.307183                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.922869                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  7771010     60.42%     60.42% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   670684      5.21%     65.64% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  1194648      9.29%     74.93% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  1192388      9.27%     84.20% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   856022      6.66%     90.85% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   582820      4.53%     95.38% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   388136      3.02%     98.40% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   136185      1.06%     99.46% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    69314      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             12861207                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                 117823     83.85%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    1      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                   119      0.08%     83.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     83.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   135      0.10%     84.03% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                 134      0.10%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                 12073      8.59%     92.72% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                 7901      5.62%     98.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             1718      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite             618      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass        59948      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     14588851     86.78%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           34      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        38439      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd         6402      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt         1740      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         8413      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu        25332      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt        26881      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc        27314      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift         2535      0.02%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead      1314739      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       646814      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead        42392      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite        22121      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      16811955                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        1.195431                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                             140522                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.008358                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                46286708                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               21623306                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       16418811                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                   343916                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                  232465                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses          165508                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   16719376                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                      173153                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         16634670                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      1330976                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                   177285                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           1994415                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       1435406                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                      663439                       # Number of stores executed (Count)
system.cpu8.numRate                          1.182825                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                           2538                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                        1202300                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              1.695831                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         1.695831                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.589681                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.589681                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  24816486                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                 12849587                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                     242701                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                    130085                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   14077498                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   7942979                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  5026664                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       1583740                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       835941                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads       522416                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       406059                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                1801206                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          1670181                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect            81201                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1061445                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates               51115                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                1055868                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.994746                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                  25013                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups          20438                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits             15532                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses            4906                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted         1275                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts        3690033                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            69719                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples     12332458                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     1.171041                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     2.252259                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        8023342     65.06%     65.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        1748844     14.18%     79.24% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         656684      5.32%     84.56% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         322757      2.62%     87.18% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         128884      1.05%     88.23% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         446701      3.62%     91.85% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         159906      1.30%     93.15% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          59865      0.49%     93.63% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         785475      6.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     12332458                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       785475                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.decode.idleCycles                 1461000                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              8465881                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2084034                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               768675                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 81617                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1019044                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                14061                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              19035318                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                27515                       # Number of squashed instructions handled by decode (Count)
system.cpu8.fetch.icacheStallCycles           1823870                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      11136797                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    1801206                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1096413                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     10725477                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                 190462                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                9837                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles        13915                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles       192877                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                  1587759                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                22017                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          12861207                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             1.537661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.854185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 9416269     73.21%     73.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  195236      1.52%     74.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  381189      2.96%     77.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  280338      2.18%     79.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  347493      2.70%     82.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  297520      2.31%     84.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                  128865      1.00%     85.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  187587      1.46%     87.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1626710     12.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            12861207                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.128077                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.791893                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    81617                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   5044216                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                  133830                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              18142770                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                5707                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 1583740                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 835941                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  914                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     7404                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                  121236                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents         12060                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect         30414                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        43188                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               73602                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                16600223                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               16584319                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 13540285                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 27711616                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       1.179245                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.488614                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                     165401                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                 413826                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                 152                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation              12060                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                227832                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                1100                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                  2101                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            27.988729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          136.626142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1124160     96.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  76      0.01%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  95      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                 101      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  37      0.00%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                 141      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  97      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  81      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  82      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  90      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                68      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                99      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                52      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                37      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                38      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                46      0.00%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169               121      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               136      0.01%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               578      0.05%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                55      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                45      0.00%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                73      0.01%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               176      0.02%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               250      0.02%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              1620      0.14%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                61      0.01%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                79      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               111      0.01%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               222      0.02%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               397      0.03%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows           40582      3.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                1325401                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 663449                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3216                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      435                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                1589995                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     2868                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 81617                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 1766164                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                6574858                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles         22346                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2522793                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles              1893429                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              18702654                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               101847                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents               1018180                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                142143                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                494760                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents           3114                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands           38958691                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   73989375                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                28401621                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                   280787                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                 8261068                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  3398212                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        29670173                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       36793323                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu9.numCycles                        13634331                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       18140418                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                    1121                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      16810091                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  4963                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             3699724                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          7154116                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                267                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           12487189                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              1.346187                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.937888                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  7397862     59.24%     59.24% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   670378      5.37%     64.61% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  1194306      9.56%     74.18% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                  1192193      9.55%     83.72% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   856109      6.86%     90.58% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   582750      4.67%     95.25% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   388137      3.11%     98.35% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   136118      1.09%     99.44% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    69336      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             12487189                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                 117836     83.85%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     83.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   119      0.08%     83.93% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     83.93% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   139      0.10%     84.03% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     84.03% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                 129      0.09%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     84.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 12073      8.59%     92.71% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                 7911      5.63%     98.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             1720      1.22%     99.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite             613      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        60026      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     14587479     86.78%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           34      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        38422      0.23%     87.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd         6404      0.04%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     87.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt         1712      0.01%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         8397      0.05%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu        25324      0.15%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     87.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        26828      0.16%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc        27297      0.16%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         2535      0.02%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      1314416      7.82%     95.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       646708      3.85%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead        42392      0.25%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite        22117      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      16810091                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        1.232924                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                             140540                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.008360                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                45909212                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               21620848                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       16417140                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                   343662                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                  232469                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses          165379                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   16717577                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                      173028                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         16632938                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      1330695                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                   177153                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           1994032                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       1435197                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      663337                       # Number of stores executed (Count)
system.cpu9.numRate                          1.219931                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                           2551                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                        1147142                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.committedInsts                    8292987                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     14441815                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              1.644080                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         1.644080                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.608243                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.608243                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  24814095                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                 12848328                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                     242488                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                    130003                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                   14076474                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   7942397                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  5025863                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       1583467                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       835871                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       520405                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       407269                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                1800882                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          1669930                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect            81147                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             1061318                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates               51095                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                1055715                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.994721                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                  24994                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups          20413                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits             15546                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            4867                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted         1264                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts        3688841                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            69733                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples     11958837                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     1.207627                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     2.277502                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        7649818     63.97%     63.97% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        1748761     14.62%     78.59% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         656618      5.49%     84.08% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         322774      2.70%     86.78% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         128896      1.08%     87.86% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         446698      3.74%     91.59% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         159942      1.34%     92.93% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          59870      0.50%     93.43% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         785460      6.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     11958837                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted             8292987                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              14441815                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    1778023                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      1169914                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   1243416                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                    134621                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   14305442                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                19881                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        45903      0.32%      0.32% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     12499191     86.55%     86.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           29      0.00%     86.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        36053      0.25%     87.12% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd         5256      0.04%     87.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     87.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt         1504      0.01%     87.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     87.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         6810      0.05%     87.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu        20482      0.14%     87.35% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     87.35% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        21510      0.15%     87.50% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc        25702      0.18%     87.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift         1352      0.01%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      1141779      7.91%     95.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       591285      4.09%     99.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead        28135      0.19%     99.88% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite        16824      0.12%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     14441815                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       785460                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.decode.idleCycles                 1453880                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              8099039                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  2084003                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               768626                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 81641                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1018956                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                14064                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              19034016                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                27514                       # Number of squashed instructions handled by decode (Count)
system.cpu9.fetch.icacheStallCycles           1816680                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      11135686                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    1800882                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           1096255                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     10365494                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                 190520                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                8932                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles        14449                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles       186374                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                  1587545                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                22051                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          12487189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             1.583503                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.883859                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 9042738     72.42%     72.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  195180      1.56%     73.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  381160      3.05%     77.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  280245      2.24%     79.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  347469      2.78%     82.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  297490      2.38%     84.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                  128873      1.03%     85.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  187567      1.50%     86.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1626467     13.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            12487189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.132084                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.816739                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    81641                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   4803605                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                  129587                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              18141539                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                5730                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1583467                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 835871                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  914                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     7429                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                  116978                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents         12065                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect         30399                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        43240                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               73639                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                16598494                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               16582519                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 13539214                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 27709827                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       1.216233                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.488607                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                     165238                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 413553                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                 154                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation              12065                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                227762                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                1101                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                  2089                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            26.735641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          130.253796                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1124154     96.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                 109      0.01%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  99      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                  99      0.01%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                  88      0.01%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 117      0.01%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  96      0.01%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  72      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  61      0.01%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  48      0.00%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                78      0.01%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                58      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                54      0.00%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                45      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                53      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                54      0.00%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169               102      0.01%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               119      0.01%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               602      0.05%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                45      0.00%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209                71      0.01%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               134      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               244      0.02%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               398      0.03%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              2174      0.19%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                70      0.01%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269               103      0.01%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               158      0.01%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               317      0.03%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               464      0.04%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows           39520      3.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1169806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1325126                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 663347                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3286                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      444                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                1589859                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     3036                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 81641                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 1758981                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                6242637                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles         21869                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2522745                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              1859316                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              18701397                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                94911                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents               1016647                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                134435                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                468686                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents           2906                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           38957101                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   73986104                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                28400381                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                   280841                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             30697623                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 8259478                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    876                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  3397353                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        29295388                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       36790546                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 8292987                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  14441815                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples     12398.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000842292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              25663                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      12398                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    12398                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                12398                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  10459                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   1631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 793472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             108862293.32584052                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   7288598000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    587884.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       793472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 108862293.325840517879                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0        12398                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    459787760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     37085.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       793472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        793472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0        12398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          12398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    108862293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        108862293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    108862293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       108862293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               12398                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0         1694                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1         1621                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2         1541                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3         1516                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4         1480                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5         1496                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6         1565                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7         1485                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              242921944                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             41310136                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         459787760                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               19593.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          37085.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               6750                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           54.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         5647                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   140.500797                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   112.579274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   124.627354                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         2531     44.82%     44.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255         2455     43.47%     88.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          382      6.76%     95.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511          139      2.46%     97.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           58      1.03%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           29      0.51%     99.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           13      0.23%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            7      0.12%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           33      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         5647                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead               793472                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             108.862293                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              54.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   30899139.398400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   20855437.153600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  37625271.868800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 1287955265.738404                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 367170576.998401                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 2101771519.640821                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   288.357582                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   2226093260                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   4735074740                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples     12442.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000803292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              25761                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      12442                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    12442                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                12442                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  10476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   1674                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 796288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             109248641.19697595                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   7288168000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    585771.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       796288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 109248641.196975946426                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1        12442                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    462368212                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     37161.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       796288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        796288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1        12442                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          12442                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    109248641                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        109248641                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    109248641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       109248641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               12442                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0         1635                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1         1577                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2         1546                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3         1543                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4         1494                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5         1520                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6         1591                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7         1536                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              244732748                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             41456744                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         462368212                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               19669.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          37161.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               6867                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           55.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         5573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   142.837251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   113.361527                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   130.948027                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         2478     44.46%     44.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255         2444     43.85%     88.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          356      6.39%     94.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511          133      2.39%     97.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           62      1.11%     98.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           35      0.63%     98.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           21      0.38%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            8      0.14%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           36      0.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         5573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead               796288                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             109.248641                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              55.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   30499770.210000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   20582141.182400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  37758802.435200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 1309374920.448005                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 353494177.747201                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 2108975640.506022                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   289.345969                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   2142277320                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   4818890680                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples     12349.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000806292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState             25573                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                     12349                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                   12349                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6               12349                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                 10453                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                  1594                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                790336                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            108432042.28753062                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                  7286621000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   590057.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       790336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 108432042.287530615926                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10        12349                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    448631788                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     36329.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       790336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       790336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10        12349                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total         12349                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    108432042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       108432042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    108432042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      108432042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts              12349                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0         1591                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1         1594                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2         1543                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3         1505                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4         1526                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5         1526                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6         1569                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7         1495                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat             232623080                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            41146868                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        448631788                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              18837.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         36329.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              6906                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          55.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         5443                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   145.202278                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   115.848038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   130.814386                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127         2301     42.27%     42.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255         2477     45.51%     87.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383          375      6.89%     94.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511          150      2.76%     97.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           46      0.85%     98.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           29      0.53%     98.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895           14      0.26%     99.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023           12      0.22%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           39      0.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         5443                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead              790336                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            108.432042                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             55.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy  29777623.184400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy  20102026.638400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy 37476567.374400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy 1301134904.773201                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy 358755408.412801                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy 2104512358.866422                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   288.733618                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE   2174492240                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT   4786675760                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples     12146.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000844592                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState             25164                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                     12146                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                   12146                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6               12146                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                 10264                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                  1587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                777344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            106649573.70024674                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                  7286546500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   599913.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       777344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 106649573.700246736407                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11        12146                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    440110864                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     36235.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       777344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       777344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11        12146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total         12146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    106649574                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       106649574                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    106649574                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      106649574                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts              12146                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0         1609                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1         1591                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2         1516                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3         1465                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4         1486                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5         1437                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6         1550                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7         1492                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat             227653032                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            40470472                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        440110864                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              18743.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         36235.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              6792                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          55.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         5354                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   145.189391                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   115.509414                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   131.234386                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127         2277     42.53%     42.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255         2411     45.03%     87.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383          373      6.97%     94.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511          147      2.75%     97.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           50      0.93%     98.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           34      0.64%     98.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           17      0.32%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023           10      0.19%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           35      0.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         5354                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead              777344                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            106.649574                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             55.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy  29290721.023200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy  19773332.835200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy 36860505.897600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy 1296409473.702005                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy 361772585.059201                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy 2101372447.000422                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   288.302831                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE   2193252000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT   4767916000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples     12105.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000825292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState             25075                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                     12105                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                   12105                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6               12105                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                 10204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                  1595                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   245                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                774720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            106289567.72941600                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                  7284449500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   601771.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       774720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 106289567.729415997863                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12        12105                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12    436334160                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     36045.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       774720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       774720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12        12105                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total         12105                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    106289568                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       106289568                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    106289568                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      106289568                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts              12105                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0         1646                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1         1601                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2         1517                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3         1452                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4         1440                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5         1497                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6         1533                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7         1419                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat             224593500                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            40333860                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat        436334160                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              18553.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         36045.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              6724                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          55.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         5381                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   143.973239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   114.307042                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   131.137202                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127         2352     43.71%     43.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255         2387     44.36%     88.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383          339      6.30%     94.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511          145      2.69%     97.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           64      1.19%     98.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           32      0.59%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895           19      0.35%     99.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023            9      0.17%     99.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           34      0.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         5381                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead              774720                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            106.289568                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             55.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy  29438432.914800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy  19873048.932800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy 36736079.688000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy 1303088185.148403                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy 357508243.478401                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy 2103909818.645621                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   288.650952                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE   2166844560                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT   4794323440                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples     12108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000851292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState             25097                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                     12108                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                   12108                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6               12108                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                 10283                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                  1569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   195                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                774912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            106315909.62972069                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                  7286298500                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   601775.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       774912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 106315909.629720687866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13        12108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13    437485580                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     36131.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       774912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       774912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13        12108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total         12108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    106315910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       106315910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    106315910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      106315910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts              12108                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0         1646                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1         1599                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2         1537                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3         1455                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4         1458                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5         1477                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6         1519                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7         1417                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat             225692444                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            40343856                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat        437485580                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              18639.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         36131.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              6755                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          55.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         5353                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   144.762189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   114.505324                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   132.860780                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127         2355     43.99%     43.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255         2348     43.86%     87.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383          349      6.52%     94.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511          137      2.56%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           69      1.29%     98.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           31      0.58%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           17      0.32%     99.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023           12      0.22%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           35      0.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         5353                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead              774912                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            106.315910                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             55.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy  29285250.212400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy  19769639.646400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy 36745184.044800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy 1299448619.557204                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy 359832097.564802                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy 2102346619.508823                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   288.436485                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE   2181005040                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT   4780162960                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples     12122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000842292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState             25120                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                     12122                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                   12122                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6               12122                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                 10218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                  1635                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                775808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            106438838.49780923                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                  7286211000                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   601073.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       775808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 106438838.497809231281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14        12122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    442183428                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     36477.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       775808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       775808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14        12122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total         12122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    106438838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       106438838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    106438838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      106438838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts              12122                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0         1647                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1         1576                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2         1537                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3         1492                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4         1431                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5         1452                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6         1524                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7         1463                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat             230145404                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            40390504                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        442183428                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              18985.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         36477.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              6745                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          55.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         5377                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   144.282686                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   114.678177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   130.563490                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127         2349     43.69%     43.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255         2356     43.82%     87.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383          387      7.20%     94.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511          135      2.51%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           58      1.08%     98.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           28      0.52%     98.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           21      0.39%     99.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023            7      0.13%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           36      0.67%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         5377                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead              775808                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            106.438838                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             55.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy  29416549.671600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy  19858276.177600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy 36787671.043200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy 1282308765.242404                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy 370775854.310401                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy 2096412944.928420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   287.622400                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE   2248381060                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT   4712786940                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples     12530.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000761292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState             25941                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                     12530                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                   12530                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6               12530                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                 10484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                  1749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                801920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            110021336.93924679                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                  7285609500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   581453.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       801920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 110021336.939246788621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15        12530                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    441578048                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     35241.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       801920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       801920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15        12530                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total         12530                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    110021337                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       110021337                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    110021337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      110021337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts              12530                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0         1689                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1         1606                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2         1538                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3         1514                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4         1511                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5         1543                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6         1608                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7         1521                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat             222403288                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            41749960                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        441578048                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              17749.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         35241.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              6869                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          54.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         5661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   141.656951                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   112.939304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   129.255259                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127         2498     44.13%     44.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255         2517     44.46%     88.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383          357      6.31%     94.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511          130      2.30%     97.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           61      1.08%     98.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           33      0.58%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           19      0.34%     99.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023           13      0.23%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           33      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         5661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead              801920                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            110.021337                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             54.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy  30970259.938800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy  20907141.796800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy 38025863.568000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy 1298759201.434804                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy 360272289.417601                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy 2106200584.639221                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   288.965239                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE   2183835840                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT   4777332160                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples     12345.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000791292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              25570                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                      12345                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                    12345                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                12345                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  10464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   1600                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 790080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             108396919.75379103                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                   7284899500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    590109.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       790080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 108396919.753791034222                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2        12345                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    447539576                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     36252.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       790080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        790080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2        12345                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total          12345                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    108396920                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        108396920                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    108396920                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       108396920                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               12345                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0         1643                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1         1572                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2         1549                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3         1471                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4         1484                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5         1512                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6         1619                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7         1495                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              231600836                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             41133540                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         447539576                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               18760.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          36252.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               6758                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           54.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         5587                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   141.413997                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   112.959383                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   127.591373                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127         2479     44.37%     44.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255         2470     44.21%     88.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383          342      6.12%     94.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511          150      2.68%     97.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           64      1.15%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           23      0.41%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895           13      0.23%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023           10      0.18%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           36      0.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         5587                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead               790080                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             108.396920                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              54.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy   30565419.939600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy   20633845.825600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy  37464428.232000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy 1307158903.209603                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy 354909099.552001                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy 2107997525.242019                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   289.211774                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE   2151122240                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT   4810045760                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples     12369.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000862224                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              25617                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                      12369                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                    12369                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                12369                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  10365                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   1700                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    234                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 791616                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             108607654.95622854                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                   7283089500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    588817.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       791616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 108607654.956228539348                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3        12369                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    461774688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     37333.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       791616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        791616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3        12369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total          12369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    108607655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        108607655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    108607655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       108607655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               12369                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0         1634                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1         1624                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2         1542                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3         1501                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4         1479                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5         1517                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6         1592                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7         1480                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              245416140                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             41213508                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         461774688                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               19841.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          37333.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               6810                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           55.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         5559                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   142.402590                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   113.622324                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   129.293142                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127         2431     43.73%     43.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255         2501     44.99%     88.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383          339      6.10%     94.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511          138      2.48%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           56      1.01%     98.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           28      0.50%     98.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           22      0.40%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023           11      0.20%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           33      0.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         5559                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead               791616                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             108.607655                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              55.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy   30412237.237200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy   20530436.539200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy  37537263.086400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy 1297224298.641604                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy 361252321.248002                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy 2104222385.235625                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   288.693835                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE   2189847320                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT   4771320680                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples     12485.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000903588                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState              25846                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                      12485                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                    12485                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                12485                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                  10524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                   1663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                     18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 799040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             109626208.43467647                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                   7277302500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    582883.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       799040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 109626208.434676468372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4        12485                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    456224712                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     36541.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       799040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        799040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4        12485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total          12485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    109626208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        109626208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    109626208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       109626208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts               12485                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0         1656                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1         1614                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2         1550                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3         1529                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4         1494                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5         1495                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6         1643                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7         1504                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat              237837092                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             41600020                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         456224712                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               19049.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          36541.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               6917                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           55.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         5568                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   143.505747                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   114.707577                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   127.822166                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127         2400     43.10%     43.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255         2490     44.72%     87.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383          375      6.73%     94.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511          165      2.96%     97.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           52      0.93%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           27      0.48%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895           16      0.29%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            8      0.14%     99.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           35      0.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         5568                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead               799040                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             109.626208                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              55.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy   30461474.534400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy   20563675.238400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy  37889298.216000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy 1283507901.396004                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy 370010208.691202                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy 2099698386.559221                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   288.073154                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE   2243498160                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT   4717669840                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples     12533.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000758372                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState              25931                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                      12533                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                    12533                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                12533                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                  10683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                   1595                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 802112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             110047678.83955148                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                   7280456000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    580902.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       802112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 110047678.839551478624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5        12533                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    449282632                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     35847.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       802112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        802112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5        12533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total          12533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    110047679                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        110047679                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    110047679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       110047679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts               12533                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0         1687                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1         1596                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2         1551                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3         1523                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4         1497                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5         1515                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6         1648                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7         1516                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat              230055396                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             41759956                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         449282632                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               18355.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          35847.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               7038                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           56.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         5495                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   145.971247                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   115.978351                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   132.160204                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127         2326     42.33%     42.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255         2469     44.93%     87.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383          399      7.26%     94.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511          143      2.60%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           54      0.98%     98.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           35      0.64%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           24      0.44%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023            9      0.16%     99.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           36      0.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         5495                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead               802112                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             110.047679                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy   30062105.346000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy   20294072.456000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy  38034967.924800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy 1274021269.567204                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy 376067400.844802                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy 2095745644.622024                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   287.530848                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE   2280623060                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT   4680544940                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples     12478.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000796292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState              25819                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                      12478                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                    12478                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                12478                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                  10605                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                   1616                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 798592                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             109564744.00063220                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                   7277056000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    583190.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       798592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 109564744.000632196665                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6        12478                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    448263880                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     35924.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       798592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        798592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6        12478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total          12478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    109564744                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        109564744                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    109564744                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       109564744                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts               12478                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0         1665                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1         1621                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2         1544                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3         1529                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4         1457                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5         1533                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6         1622                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7         1507                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat              229998704                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             41576696                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         448263880                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               18432.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          35924.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               6980                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           55.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         5498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   145.251364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   114.486137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   134.767499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127         2430     44.20%     44.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255         2384     43.36%     87.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383          354      6.44%     94.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511          162      2.95%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           65      1.18%     98.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           37      0.67%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895           16      0.29%     99.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            9      0.16%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           41      0.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         5498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead               798592                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             109.564744                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              55.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy   30078517.778400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy   20305152.022400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy  37868054.716800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy 1283408683.099205                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy 370073559.340802                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy 2098999795.440821                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   287.977309                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE   2243821260                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT   4717346740                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples     12277.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000758892                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState              25416                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                      12277                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                    12277                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                12277                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                  10295                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                   1695                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 785728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             107799836.68021812                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                   7276775500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    592716.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       785728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 107799836.680218115449                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7        12277                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    439521672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     35800.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       785728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        785728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7        12277                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total          12277                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    107799837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        107799837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    107799837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       107799837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts               12277                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0         1627                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1         1614                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2         1541                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3         1493                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4         1451                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5         1487                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6         1591                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7         1473                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat              224772388                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             40906964                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         439521672                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               18308.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          35800.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               6774                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           55.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         5503                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   142.781755                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   113.837530                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   129.645386                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127         2410     43.79%     43.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255         2475     44.98%     88.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383          337      6.12%     94.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511          124      2.25%     97.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           62      1.13%     98.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           32      0.58%     98.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895           20      0.36%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023            8      0.15%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           35      0.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         5503                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead               785728                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             107.799837                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              55.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy   30105871.832400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy   20323617.966400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy  37258062.811200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy 1284486883.646405                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy 369385130.822401                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy 2098825395.562022                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   287.953382                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE   2239682320                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT   4721485680                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples     12218.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000802292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState              25313                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                      12218                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                    12218                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                12218                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                  10369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                   1597                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 781952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             107281779.30755925                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                   7286081500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    596339.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       781952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 107281779.307559251785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8        12218                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    428261192                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     35051.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       781952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        781952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8        12218                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total          12218                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    107281779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        107281779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    107281779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       107281779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts               12218                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0         1600                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1         1559                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2         1549                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3         1469                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4         1497                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5         1474                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6         1572                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7         1498                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat              214543936                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             40710376                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         428261192                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               17559.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          35051.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               6838                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           55.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         5380                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   145.344238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   115.828056                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   131.506176                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127         2274     42.27%     42.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255         2447     45.48%     87.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383          371      6.90%     94.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511          142      2.64%     97.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           51      0.95%     98.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           26      0.48%     98.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895           20      0.37%     99.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            9      0.17%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           40      0.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         5380                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead               781952                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             107.281779                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              55.97                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy   29432962.104000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy   19869355.744000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy  37079010.460800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy 1283851971.712804                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy 369790520.601602                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy 2097289649.106421                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   287.742681                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE   2242329360                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT   4718838640                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples     12153.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000812292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState              25165                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                      12153                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                    12153                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                12153                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                  10235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                   1612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    244                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 777792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             106711038.13429101                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                   7285680000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    599496.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       777792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 106711038.134291008115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9        12153                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    430052320                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     35386.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       777792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        777792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9        12153                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total          12153                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    106711038                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        106711038                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    106711038                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       106711038                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts               12153                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0         1598                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1         1564                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2         1524                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3         1484                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4         1459                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5         1483                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6         1536                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7         1505                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat              217472044                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             40493796                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         430052320                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               17894.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          35386.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               6833                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           56.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         5320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   146.201504                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   116.547492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   131.445136                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127         2213     41.60%     41.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255         2451     46.07%     87.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383          358      6.73%     94.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511          144      2.71%     97.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           63      1.18%     98.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           31      0.58%     98.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           16      0.30%     99.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            7      0.13%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           37      0.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         5320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead               777792                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             106.711038                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              56.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy   29104713.456000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy   19647764.416000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy  36881749.396800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 357265828.483206                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy 1276455524.475604                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy 374513134.800001                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy 2093868715.027622                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   287.273338                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE   2271161820                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF    327600000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT   4690006180                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           1756039                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean           159.214221                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean          148.303919                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           61.532173                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      621874     35.41%     35.41% |     1036008     59.00%     94.41% |       74147      4.22%     98.63% |       23744      1.35%     99.98% |         223      0.01%    100.00% |          40      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             1756039                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     50607732                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.558086                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.300631                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     1.475568                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    37078404     73.27%     73.27% |    10637267     21.02%     94.29% |     1559226      3.08%     97.37% |      577207      1.14%     98.51% |      292963      0.58%     99.09% |      245987      0.49%     99.57% |       92414      0.18%     99.75% |       67755      0.13%     99.89% |       56509      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     50607732                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       50837439                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          4.972555                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.048175                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        52.647313                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    50530757     99.40%     99.40% |      108387      0.21%     99.61% |      102303      0.20%     99.81% |       84700      0.17%     99.98% |        8218      0.02%     99.99% |        2565      0.01%    100.00% |         494      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         50837439                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     50499026                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.008864                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.005234                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.831015                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    50498866    100.00%    100.00% |          37      0.00%    100.00% |          61      0.00%    100.00% |          21      0.00%    100.00% |           8      0.00%    100.00% |          17      0.00%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      50499026                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       338413                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    596.446768                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   538.658252                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   253.160391                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       31854      9.41%      9.41% |      108305     32.00%     41.42% |      102278     30.22%     71.64% |       84684     25.02%     96.66% |        8218      2.43%     99.09% |        2565      0.76%     99.85% |         494      0.15%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       338413                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        929231                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean       148.209121                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean      136.074285                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       67.984754                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      436403     46.96%     46.96% |      441123     47.47%     94.44% |       27747      2.99%     97.42% |       23693      2.55%     99.97% |         223      0.02%    100.00% |          39      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          929231                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          128                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         1279                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        826808                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean       171.582607                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean      163.365112                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       50.575436                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      185471     22.43%     22.43% |      594885     71.95%     94.38% |       46400      5.61%     99.99% |          51      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          826808                       # delay histogram for vnet_1 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       12398      6.29%      6.29% |       12442      6.31%     12.61% |       12345      6.26%     18.87% |       12369      6.28%     25.15% |       12485      6.34%     31.48% |       12533      6.36%     37.84% |       12478      6.33%     44.17% |       12277      6.23%     50.40% |       12218      6.20%     56.61% |       12153      6.17%     62.77% |       12349      6.27%     69.04% |       12146      6.16%     75.20% |       12105      6.14%     81.35% |       12108      6.14%     87.49% |       12122      6.15%     93.64% |       12530      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       197058                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       12397      6.29%      6.29% |       12442      6.31%     12.60% |       12345      6.26%     18.87% |       12369      6.28%     25.15% |       12485      6.34%     31.48% |       12533      6.36%     37.84% |       12478      6.33%     44.17% |       12277      6.23%     50.40% |       12218      6.20%     56.60% |       12153      6.17%     62.77% |       12349      6.27%     69.04% |       12146      6.16%     75.20% |       12105      6.14%     81.35% |       12108      6.14%     87.49% |       12122      6.15%     93.64% |       12530      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       197057                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       12398      6.29%      6.29% |       12442      6.31%     12.61% |       12345      6.26%     18.87% |       12369      6.28%     25.15% |       12485      6.34%     31.48% |       12533      6.36%     37.84% |       12478      6.33%     44.17% |       12277      6.23%     50.40% |       12218      6.20%     56.61% |       12153      6.17%     62.77% |       12349      6.27%     69.04% |       12146      6.16%     75.20% |       12105      6.14%     81.35% |       12108      6.14%     87.49% |       12122      6.15%     93.64% |       12530      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       197058                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       12397      6.29%      6.29% |       12442      6.31%     12.60% |       12345      6.26%     18.87% |       12369      6.28%     25.15% |       12485      6.34%     31.48% |       12533      6.36%     37.84% |       12478      6.33%     44.17% |       12277      6.23%     50.40% |       12218      6.20%     56.60% |       12153      6.17%     62.77% |       12349      6.27%     69.04% |       12146      6.16%     75.20% |       12105      6.14%     81.35% |       12108      6.14%     87.49% |       12122      6.15%     93.64% |       12530      6.36%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       197057                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      938201      6.25%      6.25% |      938180      6.25%     12.50% |      938294      6.25%     18.75% |      938322      6.25%     25.00% |      937978      6.25%     31.25% |      938100      6.25%     37.50% |      938225      6.25%     43.75% |      938351      6.25%     50.01% |      937942      6.25%     56.25% |      937934      6.25%     62.50% |      938075      6.25%     68.75% |      938185      6.25%     75.00% |      937918      6.25%     81.25% |      937881      6.25%     87.50% |      937991      6.25%     93.75% |      938207      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     15009784                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |     1587162      6.25%      6.25% |     1586991      6.25%     12.50% |     1586864      6.25%     18.75% |     1586905      6.25%     25.00% |     1586928      6.25%     31.25% |     1586834      6.25%     37.50% |     1586774      6.25%     43.75% |     1586907      6.25%     50.00% |     1586837      6.25%     56.25% |     1586638      6.25%     62.50% |     1586681      6.25%     68.75% |     1586738      6.25%     75.00% |     1586757      6.25%     81.25% |     1586843      6.25%     87.50% |     1586656      6.25%     93.75% |     1586676      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total     25389191                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      652442      6.25%      6.25% |      652412      6.25%     12.50% |      652441      6.25%     18.75% |      652408      6.25%     25.00% |      652413      6.25%     31.25% |      652433      6.25%     37.50% |      652416      6.25%     43.75% |      652423      6.25%     50.00% |      652393      6.25%     56.25% |      652407      6.25%     62.50% |      652419      6.25%     68.75% |      652416      6.25%     75.00% |      652395      6.25%     81.25% |      652390      6.25%     87.50% |      652398      6.25%     93.75% |      652431      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total     10438637                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       20138      6.25%      6.25% |       20127      6.25%     12.50% |       20129      6.25%     18.75% |       20149      6.26%     25.01% |       20127      6.25%     31.26% |       20116      6.25%     37.51% |       20134      6.25%     43.76% |       20138      6.25%     50.01% |       20111      6.24%     56.26% |       20125      6.25%     62.51% |       20126      6.25%     68.75% |       20127      6.25%     75.00% |       20115      6.25%     81.25% |       20134      6.25%     87.50% |       20117      6.25%     93.75% |       20131      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       322044                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       16034      6.25%      6.25% |       16017      6.24%     12.50% |       16026      6.25%     18.74% |       16045      6.26%     25.00% |       16022      6.25%     31.25% |       16020      6.25%     37.49% |       16039      6.25%     43.74% |       16038      6.25%     50.00% |       16023      6.25%     56.24% |       16029      6.25%     62.49% |       16033      6.25%     68.74% |       16042      6.25%     75.00% |       16029      6.25%     81.25% |       16031      6.25%     87.50% |       16033      6.25%     93.75% |       16037      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       256498                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        5127      6.26%      6.26% |        5133      6.27%     12.53% |        5126      6.26%     18.78% |        5127      6.26%     25.04% |        5128      6.26%     31.30% |        5119      6.25%     37.55% |        5118      6.25%     43.80% |        5123      6.25%     50.05% |        5111      6.24%     56.29% |        5119      6.25%     62.54% |        5116      6.25%     68.79% |        5108      6.24%     75.03% |        5108      6.24%     81.26% |        5126      6.26%     87.52% |        5107      6.23%     93.75% |        5116      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        81912                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       18216      6.25%      6.25% |       18200      6.25%     12.50% |       18207      6.25%     18.75% |       18224      6.26%     25.00% |       18202      6.25%     31.25% |       18199      6.25%     37.50% |       18215      6.25%     43.75% |       18216      6.25%     50.00% |       18202      6.25%     56.25% |       18205      6.25%     62.50% |       18209      6.25%     68.75% |       18217      6.25%     75.00% |       18203      6.25%     81.25% |       18208      6.25%     87.50% |       18207      6.25%     93.75% |       18208      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       291338                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       16046      6.25%      6.25% |       16029      6.24%     12.49% |       16038      6.25%     18.74% |       16059      6.26%     25.00% |       16034      6.25%     31.24% |       16032      6.24%     37.49% |       16054      6.25%     43.74% |       16053      6.25%     49.99% |       16035      6.25%     56.24% |       16043      6.25%     62.49% |       16049      6.25%     68.74% |       16057      6.25%     75.00% |       16043      6.25%     81.24% |       16049      6.25%     87.50% |       16048      6.25%     93.75% |       16052      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total       256721                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        2425      6.26%      6.26% |        2430      6.28%     12.54% |        2425      6.26%     18.81% |        2427      6.27%     25.07% |        2428      6.27%     31.35% |        2420      6.25%     37.60% |        2419      6.25%     43.85% |        2423      6.26%     50.11% |        2411      6.23%     56.33% |        2419      6.25%     62.58% |        2414      6.24%     68.82% |        2409      6.22%     75.04% |        2411      6.23%     81.27% |        2422      6.26%     87.53% |        2408      6.22%     93.75% |        2421      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        38712                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2690      6.26%      6.26% |        2691      6.26%     12.52% |        2689      6.26%     18.78% |        2686      6.25%     25.03% |        2688      6.25%     31.28% |        2687      6.25%     37.53% |        2684      6.24%     43.78% |        2685      6.25%     50.02% |        2688      6.25%     56.28% |        2686      6.25%     62.53% |        2686      6.25%     68.78% |        2684      6.24%     75.02% |        2684      6.24%     81.27% |        2686      6.25%     87.52% |        2684      6.24%     93.76% |        2681      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        42979                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |         197      6.57%      6.57% |         198      6.60%     13.17% |         199      6.64%     19.81% |         133      4.43%     24.24% |         198      6.60%     30.84% |         200      6.67%     37.51% |         137      4.57%     42.08% |         131      4.37%     46.45% |         199      6.64%     53.08% |          78      2.60%     55.69% |          78      2.60%     58.29% |          75      2.50%     60.79% |          80      2.67%     63.45% |         940     31.34%     94.80% |          78      2.60%     97.40% |          78      2.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         2999                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |     1584729      6.25%      6.25% |     1584554      6.25%     12.50% |     1584432      6.25%     18.75% |     1584471      6.25%     25.00% |     1584493      6.25%     31.25% |     1584407      6.25%     37.50% |     1584350      6.25%     43.75% |     1584478      6.25%     50.00% |     1584420      6.25%     56.25% |     1584215      6.25%     62.50% |     1584263      6.25%     68.75% |     1584324      6.25%     75.00% |     1584342      6.25%     81.25% |     1584416      6.25%     87.50% |     1584244      6.25%     93.75% |     1584251      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total     25350389                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |        1922      6.26%      6.26% |        1927      6.28%     12.54% |        1922      6.26%     18.79% |        1925      6.27%     25.06% |        1925      6.27%     31.33% |        1917      6.24%     37.58% |        1919      6.25%     43.83% |        1922      6.26%     50.08% |        1909      6.22%     56.30% |        1920      6.25%     62.55% |        1917      6.24%     68.80% |        1910      6.22%     75.02% |        1912      6.23%     81.24% |        1926      6.27%     87.52% |        1910      6.22%     93.74% |        1923      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        30706                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      330985      6.44%      6.44% |      318896      6.21%     12.65% |      318818      6.21%     18.86% |      331045      6.44%     25.30% |      318759      6.20%     31.50% |      318800      6.21%     37.71% |      318873      6.21%     43.92% |      318972      6.21%     50.13% |      318826      6.21%     56.33% |      330906      6.44%     62.77% |      318929      6.21%     68.98% |      319041      6.21%     75.19% |      318822      6.21%     81.40% |      317990      6.19%     87.59% |      318864      6.21%     93.79% |      318891      6.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      5137417                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         413      6.23%      6.23% |         413      6.23%     12.46% |         413      6.23%     18.69% |         412      6.22%     24.91% |         415      6.26%     31.17% |         415      6.26%     37.43% |         414      6.25%     43.68% |         415      6.26%     49.94% |         414      6.25%     56.19% |         412      6.22%     62.40% |         413      6.23%     68.63% |         416      6.28%     74.91% |         416      6.28%     81.19% |         415      6.26%     87.45% |         415      6.26%     93.71% |         417      6.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         6628                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       15281      6.25%      6.25% |       15264      6.25%     12.50% |       15275      6.25%     18.75% |       15295      6.26%     25.00% |       15266      6.25%     31.25% |       15263      6.24%     37.49% |       15283      6.25%     43.75% |       15283      6.25%     50.00% |       15267      6.25%     56.25% |       15274      6.25%     62.50% |       15277      6.25%     68.75% |       15283      6.25%     75.00% |       15273      6.25%     81.25% |       15277      6.25%     87.50% |       15278      6.25%     93.75% |       15280      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total       244419                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      590969      6.15%      6.15% |      603053      6.27%     12.42% |      603235      6.28%     18.70% |      591081      6.15%     24.85% |      602983      6.27%     31.12% |      603064      6.27%     37.39% |      603158      6.27%     43.67% |      603191      6.28%     49.94% |      602878      6.27%     56.21% |      590904      6.15%     62.36% |      603016      6.27%     68.63% |      603008      6.27%     74.91% |      602970      6.27%     81.18% |      602899      6.27%     87.45% |      602999      6.27%     93.73% |      603183      6.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total      9612591                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      649337      6.25%      6.25% |      649306      6.25%     12.50% |      649338      6.25%     18.75% |      649308      6.25%     25.00% |      649308      6.25%     31.25% |      649329      6.25%     37.50% |      649315      6.25%     43.75% |      649321      6.25%     50.00% |      649289      6.25%     56.25% |      649307      6.25%     62.50% |      649318      6.25%     68.75% |      649314      6.25%     75.00% |      649294      6.25%     81.25% |      649288      6.25%     87.50% |      649298      6.25%     93.75% |      649332      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total     10389002                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        2935      6.26%      6.26% |        2936      6.26%     12.51% |        2932      6.25%     18.76% |        2929      6.24%     25.00% |        2936      6.26%     31.26% |        2936      6.26%     37.52% |        2932      6.25%     43.77% |        2933      6.25%     50.02% |        2935      6.26%     56.28% |        2931      6.25%     62.52% |        2932      6.25%     68.77% |        2934      6.25%     75.03% |        2930      6.24%     81.27% |        2931      6.25%     87.52% |        2929      6.24%     93.76% |        2928      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        46919                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       16034      6.25%      6.25% |       16017      6.24%     12.50% |       16026      6.25%     18.74% |       16045      6.26%     25.00% |       16022      6.25%     31.25% |       16020      6.25%     37.49% |       16039      6.25%     43.74% |       16038      6.25%     50.00% |       16023      6.25%     56.24% |       16029      6.25%     62.49% |       16033      6.25%     68.74% |       16042      6.25%     75.00% |       16029      6.25%     81.25% |       16031      6.25%     87.50% |       16033      6.25%     93.75% |       16037      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       256498                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2437      6.26%      6.26% |        2442      6.27%     12.53% |        2437      6.26%     18.79% |        2441      6.27%     25.06% |        2440      6.27%     31.33% |        2432      6.25%     37.57% |        2434      6.25%     43.83% |        2438      6.26%     50.09% |        2423      6.22%     56.31% |        2433      6.25%     62.56% |        2430      6.24%     68.80% |        2424      6.23%     75.03% |        2424      6.23%     81.25% |        2440      6.27%     87.52% |        2423      6.22%     93.75% |        2435      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        38933                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2690      6.26%      6.26% |        2691      6.26%     12.52% |        2689      6.26%     18.78% |        2686      6.25%     25.03% |        2688      6.25%     31.28% |        2687      6.25%     37.53% |        2684      6.24%     43.78% |        2685      6.25%     50.02% |        2688      6.25%     56.28% |        2686      6.25%     62.53% |        2686      6.25%     68.78% |        2684      6.24%     75.02% |        2684      6.24%     81.27% |        2686      6.25%     87.52% |        2684      6.24%     93.76% |        2681      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        42979                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           4      7.14%      7.14% |           4      7.14%     14.29% |           4      7.14%     21.43% |           4      7.14%     28.57% |           4      7.14%     35.71% |           4      7.14%     42.86% |           3      5.36%     48.21% |           4      7.14%     55.36% |           4      7.14%     62.50% |           3      5.36%     67.86% |           3      5.36%     73.21% |           4      7.14%     80.36% |           3      5.36%     85.71% |           3      5.36%     91.07% |           2      3.57%     94.64% |           3      5.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           56                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           8      8.89%      8.89% |           7      7.78%     16.67% |           7      7.78%     24.44% |           7      7.78%     32.22% |           7      7.78%     40.00% |           7      7.78%     47.78% |           5      5.56%     53.33% |           6      6.67%     60.00% |           6      6.67%     66.67% |           4      4.44%     71.11% |           4      4.44%     75.56% |           5      5.56%     81.11% |           4      4.44%     85.56% |           5      5.56%     91.11% |           4      4.44%     95.56% |           4      4.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           90                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           2      8.00%      8.00% |           2      8.00%     16.00% |           1      4.00%     20.00% |           1      4.00%     24.00% |           2      8.00%     32.00% |           2      8.00%     40.00% |           2      8.00%     48.00% |           1      4.00%     52.00% |           2      8.00%     60.00% |           2      8.00%     68.00% |           2      8.00%     76.00% |           2      8.00%     84.00% |           1      4.00%     88.00% |           1      4.00%     92.00% |           1      4.00%     96.00% |           1      4.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           25                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       18216      6.25%      6.25% |       18200      6.25%     12.50% |       18207      6.25%     18.75% |       18224      6.26%     25.00% |       18202      6.25%     31.25% |       18199      6.25%     37.50% |       18215      6.25%     43.75% |       18216      6.25%     50.00% |       18202      6.25%     56.25% |       18205      6.25%     62.50% |       18209      6.25%     68.75% |       18217      6.25%     75.00% |       18203      6.25%     81.25% |       18208      6.25%     87.50% |       18207      6.25%     93.75% |       18208      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       291338                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |        2778      7.18%      7.18% |        2512      6.49%     13.67% |        2643      6.83%     20.49% |        2545      6.57%     27.07% |        2373      6.13%     33.20% |        2347      6.06%     39.26% |        2211      5.71%     44.97% |        2290      5.92%     50.89% |        2090      5.40%     56.28% |        2320      5.99%     62.28% |        2254      5.82%     68.10% |        2423      6.26%     74.36% |        2664      6.88%     81.24% |        2474      6.39%     87.63% |        2407      6.22%     93.85% |        2381      6.15%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        38712                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |       16458      6.41%      6.41% |       16035      6.25%     12.66% |       16253      6.33%     18.99% |       15981      6.23%     25.21% |       15831      6.17%     31.38% |       16215      6.32%     37.70% |       16141      6.29%     43.98% |       15493      6.03%     50.02% |       16126      6.28%     56.30% |       16945      6.60%     62.90% |       16567      6.45%     69.35% |       15416      6.00%     75.36% |       16048      6.25%     81.61% |       16442      6.40%     88.01% |       15488      6.03%     94.05% |       15282      5.95%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total       256721                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        2867      6.67%      6.67% |        2692      6.26%     12.93% |        2874      6.69%     19.62% |        2694      6.27%     25.89% |        2854      6.64%     32.53% |        2656      6.18%     38.71% |        2542      5.91%     44.62% |        2736      6.37%     50.99% |        2687      6.25%     57.24% |        2616      6.09%     63.33% |        2784      6.48%     69.81% |        2560      5.96%     75.76% |        2495      5.81%     81.57% |        2610      6.07%     87.64% |        2576      5.99%     93.63% |        2736      6.37%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        42979                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       18720      6.43%      6.43% |       18215      6.25%     12.68% |       18615      6.39%     19.07% |       18163      6.23%     25.30% |       18173      6.24%     31.54% |       18327      6.29%     37.83% |       18165      6.24%     44.06% |       17717      6.08%     50.15% |       18301      6.28%     56.43% |       19049      6.54%     62.97% |       18823      6.46%     69.43% |       17441      5.99%     75.41% |       18031      6.19%     81.60% |       18540      6.36%     87.97% |       17552      6.02%     93.99% |       17506      6.01%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total       291338                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       12592      6.39%      6.39% |       12411      6.30%     12.69% |       12622      6.41%     19.09% |       12361      6.27%     25.37% |       12111      6.15%     31.51% |       12116      6.15%     37.66% |       12259      6.22%     43.88% |       12077      6.13%     50.01% |       12343      6.26%     56.27% |       12315      6.25%     62.52% |       12109      6.14%     68.67% |       12122      6.15%     74.82% |       12671      6.43%     81.25% |       12420      6.30%     87.55% |       12377      6.28%     93.83% |       12151      6.17%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       197057                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       19215      6.42%      6.42% |       18719      6.25%     12.67% |       19127      6.39%     19.05% |       18675      6.24%     25.29% |       18685      6.24%     31.53% |       18823      6.29%     37.81% |       18668      6.23%     44.05% |       18229      6.09%     50.13% |       18813      6.28%     56.42% |       19559      6.53%     62.95% |       19335      6.46%     69.40% |       17953      5.99%     75.40% |       18543      6.19%     81.59% |       19052      6.36%     87.95% |       18064      6.03%     93.98% |       18018      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       299478                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        2368      6.77%      6.77% |        2254      6.45%     13.22% |        2249      6.43%     19.65% |        2233      6.39%     26.04% |        2124      6.08%     32.11% |        2067      5.91%     38.03% |        2119      6.06%     44.09% |        2189      6.26%     50.35% |        2007      5.74%     56.09% |        2043      5.84%     61.93% |        2029      5.80%     67.74% |        2172      6.21%     73.95% |        2422      6.93%     80.88% |        2270      6.49%     87.37% |        2201      6.30%     93.66% |        2215      6.34%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        34962                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |        8512      6.34%      6.34% |        8413      6.27%     12.61% |        8507      6.34%     18.95% |        8320      6.20%     25.16% |        8227      6.13%     31.29% |        8229      6.13%     37.42% |        8350      6.22%     43.64% |        8128      6.06%     49.70% |        8593      6.40%     56.11% |        8531      6.36%     62.46% |        8304      6.19%     68.65% |        8272      6.17%     74.82% |        8567      6.38%     81.20% |        8422      6.28%     87.48% |        8544      6.37%     93.85% |        8256      6.15%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       134175                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1712      6.13%      6.13% |        1744      6.25%     12.38% |        1866      6.68%     19.06% |        1808      6.48%     25.54% |        1760      6.30%     31.84% |        1820      6.52%     38.36% |        1790      6.41%     44.77% |        1760      6.30%     51.07% |        1743      6.24%     57.31% |        1741      6.24%     63.55% |        1776      6.36%     69.91% |        1680      6.02%     75.93% |        1682      6.02%     81.95% |        1728      6.19%     88.14% |        1632      5.84%     93.98% |        1680      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        27922                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         355     10.20%     10.20% |         234      6.72%     16.93% |         372     10.69%     27.61% |         312      8.97%     36.58% |         233      6.70%     43.28% |         264      7.59%     50.86% |          83      2.39%     53.25% |         101      2.90%     56.15% |          83      2.39%     58.53% |         245      7.04%     65.57% |         193      5.55%     71.12% |         251      7.21%     78.33% |         226      6.49%     84.83% |         204      5.86%     90.69% |         190      5.46%     96.15% |         134      3.85%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3480                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |         113     50.67%     50.67% |           8      3.59%     54.26% |           0      0.00%     54.26% |           0      0.00%     54.26% |           0      0.00%     54.26% |          48     21.52%     75.78% |          15      6.73%     82.51% |           0      0.00%     82.51% |           0      0.00%     82.51% |           0      0.00%     82.51% |          16      7.17%     89.69% |          23     10.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total          223                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |          17     51.52%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |          16     48.48%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total           33                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          55     20.37%     20.37% |          24      8.89%     29.26% |          22      8.15%     37.41% |           0      0.00%     37.41% |          16      5.93%     43.33% |          16      5.93%     49.26% |           9      3.33%     52.59% |           0      0.00%     52.59% |           0      0.00%     52.59% |          32     11.85%     64.44% |          32     11.85%     76.30% |           0      0.00%     76.30% |          16      5.93%     82.22% |           0      0.00%     82.22% |          16      5.93%     88.15% |          32     11.85%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total          270                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |        7833      6.40%      6.40% |        7614      6.22%     12.63% |        7746      6.33%     18.96% |        7661      6.26%     25.22% |        7604      6.22%     31.44% |        7938      6.49%     37.93% |        7776      6.36%     44.29% |        7365      6.02%     50.31% |        7533      6.16%     56.47% |        8414      6.88%     63.34% |        8247      6.74%     70.09% |        7121      5.82%     75.91% |        7481      6.12%     82.02% |        8020      6.56%     88.58% |        6944      5.68%     94.26% |        7026      5.74%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total       122323                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        1138      7.57%      7.57% |         948      6.31%     13.88% |        1008      6.71%     20.59% |         886      5.90%     26.49% |        1094      7.28%     33.77% |         836      5.56%     39.34% |         752      5.01%     44.34% |         976      6.50%     50.84% |         944      6.28%     57.12% |         875      5.82%     62.95% |        1008      6.71%     69.66% |         880      5.86%     75.51% |         813      5.41%     80.92% |         882      5.87%     86.79% |         944      6.28%     93.08% |        1040      6.92%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        15024                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       18720      6.43%      6.43% |       18215      6.25%     12.68% |       18615      6.39%     19.07% |       18163      6.23%     25.30% |       18173      6.24%     31.54% |       18327      6.29%     37.83% |       18165      6.24%     44.06% |       17717      6.08%     50.15% |       18301      6.28%     56.43% |       19049      6.54%     62.97% |       18823      6.46%     69.43% |       17441      5.99%     75.41% |       18031      6.19%     81.60% |       18540      6.36%     87.97% |       17552      6.02%     93.99% |       17506      6.01%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       291338                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |        8512      6.34%      6.34% |        8413      6.27%     12.61% |        8507      6.34%     18.95% |        8320      6.20%     25.16% |        8227      6.13%     31.29% |        8229      6.13%     37.42% |        8350      6.22%     43.64% |        8128      6.06%     49.70% |        8593      6.40%     56.11% |        8531      6.36%     62.46% |        8304      6.19%     68.65% |        8272      6.17%     74.82% |        8567      6.38%     81.20% |        8422      6.28%     87.48% |        8544      6.37%     93.85% |        8256      6.15%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       134175                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |        2368      6.77%      6.77% |        2254      6.45%     13.22% |        2249      6.43%     19.65% |        2233      6.39%     26.04% |        2124      6.08%     32.12% |        2067      5.91%     38.03% |        2119      6.06%     44.09% |        2189      6.26%     50.35% |        2007      5.74%     56.09% |        2043      5.84%     61.94% |        2029      5.80%     67.74% |        2170      6.21%     73.95% |        2422      6.93%     80.88% |        2270      6.49%     87.37% |        2201      6.30%     93.66% |        2215      6.34%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total        34960                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1712      6.13%      6.13% |        1744      6.25%     12.38% |        1866      6.68%     19.06% |        1808      6.48%     25.54% |        1760      6.30%     31.84% |        1820      6.52%     38.36% |        1790      6.41%     44.77% |        1760      6.30%     51.07% |        1743      6.24%     57.31% |        1741      6.24%     63.55% |        1776      6.36%     69.91% |        1680      6.02%     75.93% |        1682      6.02%     81.95% |        1728      6.19%     88.14% |        1632      5.84%     93.98% |        1680      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        27922                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          20     55.56%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |          16     44.44%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           36                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       19195      6.41%      6.41% |       18719      6.25%     12.66% |       19127      6.39%     19.05% |       18675      6.24%     25.29% |       18685      6.24%     31.53% |       18823      6.29%     37.81% |       18668      6.23%     44.05% |       18229      6.09%     50.13% |       18813      6.28%     56.42% |       19559      6.53%     62.95% |       19335      6.46%     69.41% |       17953      6.00%     75.40% |       18543      6.19%     81.59% |       19052      6.36%     87.96% |       18064      6.03%     93.99% |       18002      6.01%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       299442                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     15009728                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    10.772853                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.113794                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    81.301402                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    14780691     98.47%     98.47% |       93541      0.62%     99.10% |       67725      0.45%     99.55% |       59493      0.40%     99.94% |        6150      0.04%     99.99% |        1743      0.01%    100.00% |         373      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     15009728                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     14753007                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.001510                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.001047                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.038827                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    14730733     99.85%     99.85% |       22274      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     14753007                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       256721                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   572.303458                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   513.372415                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   256.240577                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       27684     10.78%     10.78% |       93541     36.44%     47.22% |       67725     26.38%     73.60% |       59493     23.17%     96.78% |        6150      2.40%     99.17% |        1743      0.68%     99.85% |         373      0.15%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       256721                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      8718450                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     3.935953                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.056260                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    45.965863                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     8681462     99.58%     99.58% |       11238      0.13%     99.70% |       12048      0.14%     99.84% |       12128      0.14%     99.98% |        1156      0.01%    100.00% |         342      0.00%    100.00% |          73      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      8718450                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      8678289                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.040869                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.025942                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     1.457820                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |     8678211    100.00%    100.00% |          20      0.00%    100.00% |          29      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      8678289                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        40161                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   629.527427                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   571.348259                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   255.033424                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        3231      8.05%      8.05% |       11203     27.90%     35.94% |       12036     29.97%     65.91% |       12117     30.17%     96.08% |        1156      2.88%     98.96% |         342      0.85%     99.81% |          73      0.18%     99.99% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        40161                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     25389099                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     2.084000                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.010002                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    28.664958                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    25351262     99.85%     99.85% |        3241      0.01%     99.86% |       21435      0.08%     99.95% |       11876      0.05%     99.99% |         815      0.00%    100.00% |         430      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     25389099                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     25350389                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    25350389    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     25350389                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        38710                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   711.973599                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   683.795536                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   184.962490                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |         873      2.26%      2.26% |        3241      8.37%     10.63% |       21435     55.37%     66.00% |       11876     30.68%     96.68% |         815      2.11%     98.79% |         430      1.11%     99.90% |          40      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        38710                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples      1720130                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     2.245329                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.026098                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    31.170888                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |     1717323     99.84%     99.84% |         355      0.02%     99.86% |        1094      0.06%     99.92% |        1203      0.07%     99.99% |          97      0.01%    100.00% |          50      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total      1720130                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1717325                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.041150                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.015212                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     3.089768                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |     1717243    100.00%    100.00% |          17      0.00%    100.00% |          32      0.00%    100.00% |          15      0.00%    100.00% |           3      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total      1717325                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2805                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   739.488057                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   703.392259                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   213.524034                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          63      2.25%      2.25% |         308     10.98%     13.23% |        1081     38.54%     51.76% |        1198     42.71%     94.47% |          97      3.46%     97.93% |          50      1.78%     99.71% |           8      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2805                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   363.187500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   349.858557                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    98.144260                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           2     12.50%     18.75% |           3     18.75%     37.50% |           4     25.00%     62.50% |           3     18.75%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   363.187500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   349.858557                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    98.144260                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           2     12.50%     18.75% |           3     18.75%     37.50% |           4     25.00%     62.50% |           3     18.75%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        12398                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000850                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        12398                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000850                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        12397                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000954                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time       754500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time    60.861499                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        12397                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001092                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        12442                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000854                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        12442                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000854                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        12442                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000926                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time       530500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time    42.637840                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        12442                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.001095                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        12349                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        12349                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        12349                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000980                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time       969500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    78.508381                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        12349                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.001087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000833                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000833                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000925                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       667000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    54.915198                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.001065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        12105                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000830                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        12105                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000830                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        12105                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000908                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       567000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    46.840149                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        12105                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.001065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000951                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time       874500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    72.224975                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        12108                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.001064                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000832                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000832                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000910                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time       572000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    47.186933                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.001065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        12530                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000860                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        12530                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000860                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        12530                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.000970                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time       802000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    64.006385                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        12530                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.001103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        12345                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        12345                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        12345                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000940                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time       675500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time    54.718510                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        12345                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.001086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        12369                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000848                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        12369                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000848                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        12369                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.001026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time      1296500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time   104.818498                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        12369                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.001088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        12485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        12485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        12485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.001045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time      1373500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time   110.012014                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        12485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.001098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        12533                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000860                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        12533                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000860                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        12533                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000947                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time       639500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    51.025293                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        12533                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.001098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        12478                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        12478                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        12478                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000941                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time       617500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    49.487097                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        12478                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.001093                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        12277                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000842                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        12277                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000842                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        12277                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       867000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    70.619858                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        12277                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.001081                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        12218                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000838                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        12218                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000838                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        12218                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000930                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       669500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    54.796202                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        12218                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.001071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        12153                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000834                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        12153                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000834                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        12153                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000950                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       849000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    69.859294                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        12153                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.001066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles           13702                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples        39377                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean   179.731493                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean   169.762731                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    56.316118                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-63         1171      2.97%      2.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-127         7055     17.92%     20.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-191        14587     37.04%     57.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::192-255        12542     31.85%     89.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::256-319         3968     10.08%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::320-383           53      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        39377                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      1571901                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        18736                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      1590637                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits      1584729                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         2425                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses      1587154                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count      3177791                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.218974                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time      7157000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     2.252193                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count        39377                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.013661                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time     60195500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  1528.696955                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count        39377                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.002701                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        18724                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles           13689                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples        39350                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean   165.096315                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean   156.644360                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    50.113266                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63         1133      2.88%      2.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127         9312     23.66%     26.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191        17079     43.40%     69.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255        10364     26.34%     96.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319         1446      3.67%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383           15      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        39350                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      1571866                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        18720                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      1590586                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits      1584554                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         2430                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses      1586984                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      3177570                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.218923                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time      6895000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     2.169897                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        39350                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.014110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     63495500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  1613.608640                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        39350                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.002699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        18708                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.001283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles          13676                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples        39358                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean   150.560572                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean   143.818999                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    43.008461                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63         1169      2.97%      2.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127        12595     32.00%     34.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191        18644     47.37%     82.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255         6837     17.37%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319          109      0.28%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total        39358                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      1571754                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        18735                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      1590489                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits      1584263                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         2414                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses      1586677                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count      3177166                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.218809                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time      6267000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     1.972513                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count        39358                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.013933                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time     62193500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1580.199705                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count        39358                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.002700                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        18719                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles          13664                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples        39367                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean   165.897605                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean   157.505687                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    49.991050                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63         1086      2.76%      2.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127         9155     23.26%     26.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191        17064     43.35%     69.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255        10530     26.75%     96.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319         1517      3.85%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383           14      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        39367                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      1571854                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        18741                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      1590595                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits      1584324                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         2409                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses      1586733                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count      3177328                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.218896                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time      6816000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     2.145199                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count        39367                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.014006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time     62723000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1593.288795                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count        39367                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.002701                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        18726                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.001285                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles          13689                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples        39340                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean   180.246721                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean   170.289515                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    56.387509                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63         1120      2.85%      2.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127         7008     17.81%     20.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191        14485     36.82%     57.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255        12602     32.03%     89.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319         4079     10.37%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383           45      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total        39340                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      1571582                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        18727                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      1590309                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits      1584342                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         2411                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses      1586753                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      3177062                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.218798                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time      6235500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     1.962662                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count        39341                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.013713                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time     60609500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1540.619201                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count        39340                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.002699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        18713                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles          13650                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples        39365                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean   165.515178                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean   156.994940                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    50.337422                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63         1149      2.92%      2.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127         9258     23.52%     26.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191        17021     43.24%     69.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255        10418     26.47%     96.14% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319         1497      3.80%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383           20      0.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        39365                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      1571532                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        18735                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      1590267                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits      1584416                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         2422                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses      1586838                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      3177105                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.218816                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time      6344000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     1.996786                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        39365                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.013892                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time     61888000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  1572.158008                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        39365                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.002700                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        18717                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles          13636                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples        39347                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean   165.935446                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean   157.469507                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    50.307338                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63         1088      2.77%      2.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127         9183     23.34%     26.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191        17042     43.31%     69.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255        10462     26.59%     96.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319         1545      3.93%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383           26      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total        39347                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      1571654                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        18732                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      1590386                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits      1584244                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         2408                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses      1586652                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count      3177038                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.218783                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time      6137500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     1.931831                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count        39347                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.014017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time     62819000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  1596.538491                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count        39347                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.002699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        18717                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles          13656                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples        39361                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean   181.199588                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean   171.297619                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    56.386347                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63         1090      2.77%      2.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         6861     17.43%     20.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191        14469     36.76%     56.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255        12725     32.33%     89.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319         4155     10.56%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383           58      0.15%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-447            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total        39361                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      1571901                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        18733                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      1590634                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits      1584251                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         2421                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses      1586672                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count      3177306                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.218831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time      6356000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     2.000437                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count        39362                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.014005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time     62720000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1593.414969                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count        39361                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.002700                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        18718                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles           13708                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples        39359                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean   165.364186                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean   156.860958                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    50.243709                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63         1158      2.94%      2.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127         9303     23.64%     26.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191        17039     43.29%     69.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255        10335     26.26%     96.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319         1508      3.83%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383           16      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        39359                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits      1572003                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        18727                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses      1590730                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits      1584432                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         2425                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses      1586857                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count      3177587                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.218937                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time      6990500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     2.199940                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count        39359                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.013838                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time     61500500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  1562.552402                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count        39359                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.002700                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        18715                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles           13691                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples        39397                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean   180.530675                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean   170.559878                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    56.430017                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63         1136      2.88%      2.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127         6923     17.57%     20.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191        14491     36.78%     57.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255        12694     32.22%     89.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319         4090     10.38%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383           62      0.16%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        39397                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      1571979                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        18746                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      1590725                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits      1584471                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         2427                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses      1586898                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count      3177623                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.218982                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time      7298500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     2.296843                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count        39397                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.014006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time     62688500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  1591.199838                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count        39397                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.002703                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        18732                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.001285                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles           13687                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples        39352                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean   165.185454                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean   156.752763                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    50.056243                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63         1129      2.87%      2.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127         9268     23.55%     26.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191        17129     43.53%     69.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255        10368     26.35%     96.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319         1437      3.65%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383           18      0.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total        39352                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      1571663                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        18722                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      1590385                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits      1584493                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         2428                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses      1586921                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count      3177306                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.218894                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time      6814500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     2.144741                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count        39352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.013743                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time     60821000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1545.563123                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count        39352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.002699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        18710                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.001283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles           13713                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples        39338                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean   150.515964                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean   143.789071                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    43.032645                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-63         1132      2.88%      2.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-127        12682     32.24%     35.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-191        18636     47.37%     82.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-255         6745     17.15%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-319          140      0.36%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        39338                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      1571808                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        18719                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      1590527                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits      1584407                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         2420                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses      1586827                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      3177354                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.218898                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time      6820000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     2.146440                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        39338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.014131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time     63663000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  1618.358839                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        39338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.002699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        18707                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.001283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles           13704                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples        39373                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean   150.727021                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean   143.994182                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    43.054258                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-63         1128      2.86%      2.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-127        12537     31.84%     34.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-191        18731     47.57%     82.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-255         6840     17.37%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-319          133      0.34%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::320-383            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        39373                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      1571897                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        18739                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      1590636                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits      1584350                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         2419                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses      1586769                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count      3177405                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.218847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time      6420500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     2.020674                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count        39373                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.014141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time     63696500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1617.771061                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count        39373                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.002701                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        18724                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles           13666                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples        39378                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean   165.879070                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean   157.472109                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    50.040817                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-63         1100      2.79%      2.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-127         9163     23.27%     26.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-191        17120     43.48%     69.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-255        10496     26.65%     96.19% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-319         1487      3.78%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::320-383           10      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        39378                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      1572030                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        18739                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      1590769                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits      1584478                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         2423                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses      1586901                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count      3177670                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.218934                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time      6927500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     2.180056                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count        39378                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.014058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time     63088500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1602.125552                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count        39378                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.002701                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        18724                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles           13674                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples        39336                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean   165.028371                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean   156.584323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    50.034449                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63         1139      2.90%      2.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127         9356     23.78%     26.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191        17104     43.48%     70.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255        10248     26.05%     96.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319         1478      3.76%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383           10      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total        39336                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      1571606                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        18723                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      1590329                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits      1584420                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         2411                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses      1586831                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count      3177160                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.218852                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time      6584500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     2.072448                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count        39336                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.013635                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time     60045000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1526.464308                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count        39336                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.002698                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        18711                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles           13672                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples        39353                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean   150.605011                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean   143.778613                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    43.346357                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63         1178      2.99%      2.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127        12551     31.89%     34.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191        18593     47.25%     82.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255         6871     17.46%     99.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319          150      0.38%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::320-383            9      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total        39353                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      1571607                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        18729                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      1590336                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits      1584215                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         2419                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses      1586634                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      3176970                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.218779                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time      6143500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     1.933761                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        39353                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.013792                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time     61175500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  1554.532056                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        39353                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.002700                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        18715                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        72633                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean   171.373687                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean   157.783318                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    71.643032                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127        21425     29.50%     29.50% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255        44891     61.81%     91.30% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383         4226      5.82%     97.12% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511         2045      2.82%     99.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639           38      0.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        72633                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        12592                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.001729                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time        12000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     0.952986                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count           20                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        40826                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002801                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         9514                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        12592                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        22106                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        40826                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.004360                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time      6614000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   162.004605                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        12592                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000864                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        19215                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples        70584                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean   155.239771                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean   143.636841                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    65.337248                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-127        27470     38.92%     38.92% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-255        39108     55.41%     94.32% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-383         2450      3.47%     97.80% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::384-511         1535      2.17%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::512-639           13      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::640-767            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total        70584                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        12411                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.001703                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count        39454                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.002706                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L2cache.m_demand_hits         8828                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        12411                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses        21239                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count        39454                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.003951                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time      4660000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   118.112232                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        12411                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000851                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        18719                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.delayHistogram::samples        71872                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean   139.915336                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean   130.224843                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    59.569656                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-127        38418     53.45%     53.45% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-255        30308     42.17%     95.62% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::256-383         2133      2.97%     98.59% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::384-511          998      1.39%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::512-639           13      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total        71872                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count        12109                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.001662                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time     0.123875                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count        40428                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.002773                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L2cache.m_demand_hits         9496                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses        12109                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses        21605                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count        40428                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.004256                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time      6059500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   149.883744                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count        12109                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count        19335                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.001326                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.delayHistogram::samples        67915                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean   156.090010                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean   144.273351                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    65.828283                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-127        26392     38.86%     38.86% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-255        37503     55.22%     94.08% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::256-383         2572      3.79%     97.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::384-511         1424      2.10%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::512-639           13      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::640-767           10      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total        67915                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count        12124                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.001664                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     0.288684                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count        37840                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.002596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L2cache.m_demand_hits         8275                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses        12124                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses        20399                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count        37838                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.003820                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time      4789500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   126.579100                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count        12122                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000832                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        17953                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.001232                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.delayHistogram::samples        70452                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean   171.536067                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean   158.200949                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    70.419766                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-127        20489     29.08%     29.08% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::128-255        43889     62.30%     91.38% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::256-383         4199      5.96%     97.34% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::384-511         1852      2.63%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::512-639           20      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::640-767            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total        70452                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count        12671                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.001738                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time     0.039460                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count        39238                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.002692                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L2cache.m_demand_hits         8536                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses        12671                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses        21207                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count        39238                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.004059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time      5699500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   145.254600                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count        12671                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.000869                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        18543                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.001272                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples        71538                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean   154.624983                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean   143.285913                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    63.938391                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-127        27982     39.11%     39.11% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-255        39803     55.64%     94.75% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-383         2286      3.20%     97.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::384-511         1463      2.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::512-639            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total        71538                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count        12420                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.001704                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     0.120773                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count        40066                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.002748                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L2cache.m_demand_hits         9106                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses        12420                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses        21526                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count        40066                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.004202                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time      6044000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   150.851096                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count        12420                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000852                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        19052                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.001307                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.delayHistogram::samples        68464                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean   155.666321                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean   144.032797                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    65.252376                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-127        26551     38.78%     38.78% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-255        38043     55.57%     94.35% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-383         2393      3.50%     97.84% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::384-511         1456      2.13%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::512-639           19      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total        68464                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count        12377                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.001698                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count        38023                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.002608                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L2cache.m_demand_hits         8094                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses        12377                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses        20471                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count        38023                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.003707                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time      3958000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time   104.094890                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count        12377                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000849                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        18064                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.001239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.delayHistogram::samples        68074                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean   171.717998                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean   158.139215                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    71.464379                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-127        20035     29.43%     29.43% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-255        42039     61.75%     91.19% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::256-383         4070      5.98%     97.16% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::384-511         1905      2.80%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::512-639           23      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total        68074                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.001667                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time     0.123447                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count           16                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count        37905                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.002600                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L2cache.m_demand_hits         8248                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses        12151                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses        20399                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count        37905                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.003838                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time      4900500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time   129.283736                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count        12151                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000834                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        18018                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.001236                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.delayHistogram::samples        72134                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean   155.691463                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean   144.050731                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    65.292897                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-127        27942     38.74%     38.74% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-255        40014     55.47%     94.21% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-383         2557      3.54%     97.75% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-511         1617      2.24%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::512-639            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total        72134                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        12622                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.001735                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time        23500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     1.861829                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count        40385                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.002770                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L2cache.m_demand_hits         9148                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        12622                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses        21770                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count        40385                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.004236                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time      6110500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   151.306178                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        12622                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.000866                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        19127                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.001312                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.delayHistogram::samples        70419                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean   170.454806                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean   157.274088                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    69.806878                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-127        20829     29.58%     29.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-255        43768     62.15%     91.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::256-383         4000      5.68%     97.41% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::384-511         1806      2.56%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::512-639           14      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total        70419                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        12361                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.001696                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count        39383                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.002702                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L2cache.m_demand_hits         8859                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        12361                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses        21220                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count        39383                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.003923                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time      4471000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   113.526141                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        12361                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000848                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        18675                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.001281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.delayHistogram::samples        70027                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean   156.120868                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean   144.228365                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    66.034490                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-127        27264     38.93%     38.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-255        38510     54.99%     93.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-383         2669      3.81%     97.74% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::384-511         1578      2.25%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-639            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total        70027                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count        12111                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.001662                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time     0.247709                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count        39231                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.002691                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L2cache.m_demand_hits         8947                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses        12111                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses        21058                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count        39231                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.004321                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time      7405000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   188.753792                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count        12111                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        18685                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.001282                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples        70484                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean   140.513535                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean   130.781508                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    59.623529                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-127        37258     52.86%     52.86% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-255        30091     42.69%     95.55% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-383         2143      3.04%     98.59% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::384-511          985      1.40%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::512-639            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total        70484                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count        12116                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.001662                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count        39545                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.002713                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L2cache.m_demand_hits         9102                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses        12116                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses        21218                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count        39545                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.004255                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time      6692500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   169.237577                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count        12116                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        18823                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.001291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.delayHistogram::samples        69986                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean   140.316606                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean   130.666150                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    59.145353                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-127        36955     52.80%     52.80% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-255        30025     42.90%     95.70% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-383         2044      2.92%     98.63% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::384-511          958      1.37%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-639            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total        69986                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count        12259                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.001682                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count        39059                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.002679                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L2cache.m_demand_hits         8635                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses        12259                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses        20894                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count        39059                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.004120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time      6185500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   158.362989                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count        12259                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000841                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        18668                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.001281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples        68542                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean   156.414972                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean   144.479126                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    66.198511                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-127        26607     38.82%     38.82% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-255        37803     55.15%     93.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::256-383         2585      3.77%     97.74% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::384-511         1532      2.24%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::512-639           13      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total        68542                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count        12077                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.001657                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count        38236                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.002623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L2cache.m_demand_hits         8442                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses        12077                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses        20519                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count        38236                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.003877                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time      4916000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   128.569934                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count        12077                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000828                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        18229                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.001250                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.delayHistogram::samples        70360                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean   156.337237                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean   144.426361                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    66.105176                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-127        27351     38.87%     38.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-255        38737     55.06%     93.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-383         2697      3.83%     97.76% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::384-511         1552      2.21%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::512-639           22      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total        70360                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count        12343                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.001694                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time     0.283562                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count        39204                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.002689                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L2cache.m_demand_hits         8560                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses        12343                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses        20903                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count        39204                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.003948                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time      4895500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   124.872462                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count        12343                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        18813                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.001291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples        72804                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean   140.020576                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean   130.444264                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    59.107336                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-127        38590     53.01%     53.01% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-255        31165     42.81%     95.81% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-383         2017      2.77%     98.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::384-511         1020      1.40%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::512-639           12      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total        72804                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count        12315                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.001690                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_avg_stall_time     0.040601                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count        40930                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.002808                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L2cache.m_demand_hits         9566                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses        12315                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses        21881                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count        40930                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.004527                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time      7750000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   189.347667                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count        12315                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000845                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        19559                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.001342                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   7288768000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 74579.733860                       (Unspecified)
system.ruby.network.average_flit_network_latency 73490.038507                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1089.695354                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |80230.955646                       |71946.098530                       |65959.885200                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2212.095867                       |  765.624979                       |         500                       (Unspecified)
system.ruby.network.average_hops             2.481813                       (Unspecified)
system.ruby.network.average_packet_latency 78471.235940                       (Unspecified)
system.ruby.network.average_packet_network_latency 77161.582604                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1309.653335                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |73214.876193                       |85165.668450                       |65959.885200                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 2201.451722                       |  711.116124                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     1.316684                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.149718     11.37%     11.37% |    0.091921      6.98%     18.35% |    0.040863      3.10%     21.46% |    0.029767      2.26%     23.72% |    0.466734     35.45%     59.16% |    0.268222     20.37%     79.54% |    0.108926      8.27%     87.81% |    0.068149      5.18%     92.98% |    0.068590      5.21%     98.19% |    0.012922      0.98%     99.17% |    0.005702      0.43%     99.61% |    0.005169      0.39%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.316684                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0         4727                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         4552                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         4196                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         4432                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         4307                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         4300                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         4263                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         4257                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         4500                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         4519                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         4313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         4501                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         4767                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         4569                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         4364                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         4126                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         4676                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1         4605                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10         4682                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11         3898                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12         4259                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13         4409                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14         4205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15         4253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2         4607                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3         4384                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4         4423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5         4318                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6         4690                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7         4677                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8         3900                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9         4483                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         4176                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1         4545                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10         4671                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11         4353                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12         4730                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13         4703                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14         4153                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15         4209                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2         4447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3         3938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4         4334                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5         4407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6         4311                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7         4277                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8         4295                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9         4637                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         4688                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1         4098                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10         4603                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11         4466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12         4652                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13         4827                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14         4217                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15         4182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2         4018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3         4326                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4         4375                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5         4293                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6         4299                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7         4214                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8         4494                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9         4465                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         4495                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1         4408                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10         4922                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11         4565                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12         4571                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13         4588                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14         4199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15         4356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2         4431                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3         4408                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4         4394                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         3975                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6         4038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7         4471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8         4350                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9         4554                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         4422                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1         4363                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10         4854                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11         4639                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12         4501                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13         4689                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14         4312                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15         4214                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2         4525                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3         4266                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4         3947                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5         4442                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6         4539                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7         3946                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8         4370                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9         4473                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         4445                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1         4438                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10         4369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11         4195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12         4303                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13         4508                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14         4491                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15         4401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2         4406                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3         4315                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4         4038                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5         4569                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6         4400                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7         3893                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8         4752                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9         4918                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         4530                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1         4257                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10         4454                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11         4138                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12         4429                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13         4442                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14         4426                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15         4502                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2         4348                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3         4298                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4         4553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5         4078                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6         3930                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7         4234                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8         4671                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9         4941                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         4517                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1         4484                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10         4491                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11         3805                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12         4393                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13         4410                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14         4194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15         4229                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2         4673                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3         4611                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4         4830                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5         4762                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6         4321                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7         4305                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8         3997                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9         4674                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         4609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1         4389                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10         4042                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11         4235                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12         4352                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13         4453                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14         4178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15         4260                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2         4660                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3         4610                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4         4730                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5         4807                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6         4331                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7         4140                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8         4534                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9         4160                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         4336                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1         4382                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10         4480                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11         4195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12         4325                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13         4016                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14         3923                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15         4420                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2         4836                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3         4699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4         4548                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5         4543                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6         4341                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7         4394                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8         4347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9         4388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         4488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1         4254                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10         4484                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11         4192                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12         3931                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13         4396                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14         4391                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15         3966                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2         4773                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3         4747                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4         4514                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         4557                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6         4465                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7         4216                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8         4326                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9         4461                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         4919                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1         4709                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10         4466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11         4201                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12         4053                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13         4609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14         4227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         3798                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2         4352                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3         4405                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4         4284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5         4532                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6         4507                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7         4438                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8         4379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9         4477                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         4830                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1         4808                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10         4361                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11         4109                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12         4497                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13         4145                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14         3828                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15         4225                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2         4513                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3         4319                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4         4453                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5         4320                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6         4494                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7         4410                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8         4395                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9         4472                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         4496                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         3923                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10         4436                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11         4322                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12         4251                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13         4411                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14         4653                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15         4567                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         4122                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3         4554                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4         4318                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5         4405                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6         4422                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7         4272                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8         4552                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9         4686                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         4086                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1         4400                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10         4601                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11         4194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12         4332                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13         4320                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14         4549                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15         4614                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2         4646                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3         4028                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4         4347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5         4392                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6         4350                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7         4286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8         4509                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9         4729                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         3522                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         3474                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         2973                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         3485                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         3300                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         3227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         3246                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         3331                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         3312                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         3408                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         3287                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         3716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         3626                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         3296                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         2885                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3385                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1         3436                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10         3374                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11         2928                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12         3237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13         3191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14         3265                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15         3083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2         3315                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3         3221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4         3214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5         3085                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6         3537                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7         3637                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8         2754                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9         3234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         2986                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1         3475                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10         3463                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11         3393                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12         3713                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13         3645                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14         3163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15         3247                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2         3283                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3         2833                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4         3271                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5         3277                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6         3258                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7         3152                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8         3227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9         3391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3310                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1         2776                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10         3231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11         3342                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12         3442                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13         3515                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14         3073                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15         3015                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2         2684                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3         3114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4         3073                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5         3070                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6         3079                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7         2988                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8         3200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9         3072                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         3100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10         3573                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11         3492                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12         3413                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13         3342                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14         3147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15         3270                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2         3233                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3         3187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4         3168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5         2774                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6         2892                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7         3337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8         3093                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9         3173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         3109                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1         3217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10         3515                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11         3637                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12         3398                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13         3497                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14         3318                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15         3251                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2         3221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3         3261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4         2825                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5         3203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6         3417                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7         2953                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8         3223                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9         3129                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1         3078                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10         3023                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11         3085                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12         3070                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13         3185                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14         3362                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         3297                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2         3065                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3         3048                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4         2794                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5         3264                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6         3096                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7         2699                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8         3524                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9         3420                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1         3128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10         3086                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11         3057                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12         3227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13         3087                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14         3276                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15         3377                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2         3104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3         3133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4         3293                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5         2839                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         2674                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7         3100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8         3440                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9         3486                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3303                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1         3410                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10         3252                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11         2823                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12         3237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13         3332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14         3211                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15         3153                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2         3478                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3         3465                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4         3639                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5         3576                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6         3157                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7         3318                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8         2925                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9         3451                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3350                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1         3216                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10         2771                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11         3159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12         3244                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13         3100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14         3149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15         3133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2         3443                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3         3441                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4         3530                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5         3579                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6         3237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7         3151                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8         3388                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9         2861                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1         3256                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10         3166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11         3209                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12         3226                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13         2778                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14         2872                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15         3386                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2         3660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3         3562                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4         3380                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5         3347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6         3116                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7         3286                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8         3149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3326                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1         3144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10         3230                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11         3114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12         2801                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13         3266                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14         3392                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15         2900                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2         3583                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3         3626                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4         3368                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         3383                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6         3355                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7         3142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8         3232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9         3216                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3600                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1         3524                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10         3142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11         3131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12         2872                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13         3373                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14         3231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15         2764                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2         3155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3         3163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5         3298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6         3339                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7         3327                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8         3257                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9         3183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3430                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1         3539                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10         3136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11         3076                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12         3331                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13         2807                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14         2751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15         3094                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2         3166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3         3002                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4         3255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5         3077                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6         3298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7         3271                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8         3133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9         3147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1         2725                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10         3120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11         3320                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12         3173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13         3193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14         3575                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15         3497                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2         2821                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3         3358                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4         3171                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5         3151                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6         3202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7         3219                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8         3375                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9         3334                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         2903                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1         3263                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10         3412                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11         3238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12         3327                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13         3247                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14         3693                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15         3714                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2         3458                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3         2936                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4         3169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5         3244                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6         3259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7         3249                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8         3463                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9         3508                       (Unspecified)
system.ruby.network.ext_in_link_utilization      4282644                       (Unspecified)
system.ruby.network.ext_out_link_utilization      4282642                       (Unspecified)
system.ruby.network.flit_network_latency | 81393261500                       |213584656000                       | 19753534500                       (Unspecified)
system.ruby.network.flit_queueing_latency |  2244142500                       |  2272892500                       |   149739000                       (Unspecified)
system.ruby.network.flits_injected       |     1014488     23.69%     23.69% |     2968676     69.32%     93.01% |      299480      6.99%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      4282644                       (Unspecified)
system.ruby.network.flits_received       |     1014487     23.69%     23.69% |     2968676     69.32%     93.01% |      299478      6.99%    100.00% (Unspecified)
system.ruby.network.flits_received::total      4282641                       (Unspecified)
system.ruby.network.int_link_utilization     10628721                       (Unspecified)
system.ruby.network.packet_network_latency | 60534865000                       | 70415656000                       | 19753534500                       (Unspecified)
system.ruby.network.packet_queueing_latency |  1820184500                       |   587956500                       |   149739000                       (Unspecified)
system.ruby.network.packets_injected     |      826812     42.33%     42.33% |      826808     42.33%     84.67% |      299480     15.33%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      1953100                       (Unspecified)
system.ruby.network.packets_received     |      826811     42.33%     42.33% |      826808     42.33%     84.67% |      299478     15.33%    100.00% (Unspecified)
system.ruby.network.packets_received::total      1953097                       (Unspecified)
system.ruby.network.routers00.Var_1                 0                       (Unspecified)
system.ruby.network.routers00.Var_2                 0                       (Unspecified)
system.ruby.network.routers00.Var_3                 0                       (Unspecified)
system.ruby.network.routers00.all_counts            0                       (Unspecified)
system.ruby.network.routers00.buffer_reads       678174                       (Unspecified)
system.ruby.network.routers00.buffer_writes       678174                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       678174                       (Unspecified)
system.ruby.network.routers00.detour_counts            0                       (Unspecified)
system.ruby.network.routers00.regular_var            0                       (Unspecified)
system.ruby.network.routers00.risk_counts            0                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       682882                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       678174                       (Unspecified)
system.ruby.network.routers01.Var_1                 0                       (Unspecified)
system.ruby.network.routers01.Var_2                 0                       (Unspecified)
system.ruby.network.routers01.Var_3                 0                       (Unspecified)
system.ruby.network.routers01.all_counts            0                       (Unspecified)
system.ruby.network.routers01.buffer_reads       948445                       (Unspecified)
system.ruby.network.routers01.buffer_writes       948445                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       948445                       (Unspecified)
system.ruby.network.routers01.detour_counts            0                       (Unspecified)
system.ruby.network.routers01.regular_var            0                       (Unspecified)
system.ruby.network.routers01.risk_counts            0                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       958746                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       948445                       (Unspecified)
system.ruby.network.routers02.Var_1                 0                       (Unspecified)
system.ruby.network.routers02.Var_2                 0                       (Unspecified)
system.ruby.network.routers02.Var_3                 0                       (Unspecified)
system.ruby.network.routers02.all_counts            0                       (Unspecified)
system.ruby.network.routers02.buffer_reads       949921                       (Unspecified)
system.ruby.network.routers02.buffer_writes       949921                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       949921                       (Unspecified)
system.ruby.network.routers02.detour_counts            0                       (Unspecified)
system.ruby.network.routers02.regular_var            0                       (Unspecified)
system.ruby.network.routers02.risk_counts            0                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       960340                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       949921                       (Unspecified)
system.ruby.network.routers03.Var_1                 0                       (Unspecified)
system.ruby.network.routers03.Var_2                 0                       (Unspecified)
system.ruby.network.routers03.Var_3                 0                       (Unspecified)
system.ruby.network.routers03.all_counts            0                       (Unspecified)
system.ruby.network.routers03.buffer_reads       668157                       (Unspecified)
system.ruby.network.routers03.buffer_writes       668157                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       668157                       (Unspecified)
system.ruby.network.routers03.detour_counts            0                       (Unspecified)
system.ruby.network.routers03.regular_var            0                       (Unspecified)
system.ruby.network.routers03.risk_counts            0                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       672550                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       668157                       (Unspecified)
system.ruby.network.routers04.Var_1                 0                       (Unspecified)
system.ruby.network.routers04.Var_2                 0                       (Unspecified)
system.ruby.network.routers04.Var_3                 0                       (Unspecified)
system.ruby.network.routers04.all_counts            0                       (Unspecified)
system.ruby.network.routers04.buffer_reads       928282                       (Unspecified)
system.ruby.network.routers04.buffer_writes       928282                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       928282                       (Unspecified)
system.ruby.network.routers04.detour_counts            0                       (Unspecified)
system.ruby.network.routers04.regular_var            0                       (Unspecified)
system.ruby.network.routers04.risk_counts            0                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity       937676                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       928282                       (Unspecified)
system.ruby.network.routers05.Var_1                 0                       (Unspecified)
system.ruby.network.routers05.Var_2                 0                       (Unspecified)
system.ruby.network.routers05.Var_3                 0                       (Unspecified)
system.ruby.network.routers05.all_counts            0                       (Unspecified)
system.ruby.network.routers05.buffer_reads      1198874                       (Unspecified)
system.ruby.network.routers05.buffer_writes      1198874                       (Unspecified)
system.ruby.network.routers05.crossbar_activity      1198874                       (Unspecified)
system.ruby.network.routers05.detour_counts            0                       (Unspecified)
system.ruby.network.routers05.regular_var            0                       (Unspecified)
system.ruby.network.routers05.risk_counts            0                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity      1214308                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity      1198874                       (Unspecified)
system.ruby.network.routers06.Var_1                 0                       (Unspecified)
system.ruby.network.routers06.Var_2                 0                       (Unspecified)
system.ruby.network.routers06.Var_3                 0                       (Unspecified)
system.ruby.network.routers06.all_counts            0                       (Unspecified)
system.ruby.network.routers06.buffer_reads      1195510                       (Unspecified)
system.ruby.network.routers06.buffer_writes      1195510                       (Unspecified)
system.ruby.network.routers06.crossbar_activity      1195510                       (Unspecified)
system.ruby.network.routers06.detour_counts            0                       (Unspecified)
system.ruby.network.routers06.regular_var            0                       (Unspecified)
system.ruby.network.routers06.risk_counts            0                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity      1211438                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity      1195510                       (Unspecified)
system.ruby.network.routers07.Var_1                 0                       (Unspecified)
system.ruby.network.routers07.Var_2                 0                       (Unspecified)
system.ruby.network.routers07.Var_3                 0                       (Unspecified)
system.ruby.network.routers07.all_counts            0                       (Unspecified)
system.ruby.network.routers07.buffer_reads       915353                       (Unspecified)
system.ruby.network.routers07.buffer_writes       915353                       (Unspecified)
system.ruby.network.routers07.crossbar_activity       915353                       (Unspecified)
system.ruby.network.routers07.detour_counts            0                       (Unspecified)
system.ruby.network.routers07.regular_var            0                       (Unspecified)
system.ruby.network.routers07.risk_counts            0                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity       924968                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity       915353                       (Unspecified)
system.ruby.network.routers08.Var_1                 0                       (Unspecified)
system.ruby.network.routers08.Var_2                 0                       (Unspecified)
system.ruby.network.routers08.Var_3                 0                       (Unspecified)
system.ruby.network.routers08.all_counts            0                       (Unspecified)
system.ruby.network.routers08.buffer_reads       925287                       (Unspecified)
system.ruby.network.routers08.buffer_writes       925287                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       925287                       (Unspecified)
system.ruby.network.routers08.detour_counts            0                       (Unspecified)
system.ruby.network.routers08.regular_var            0                       (Unspecified)
system.ruby.network.routers08.risk_counts            0                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       934713                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       925287                       (Unspecified)
system.ruby.network.routers09.Var_1                 0                       (Unspecified)
system.ruby.network.routers09.Var_2                 0                       (Unspecified)
system.ruby.network.routers09.Var_3                 0                       (Unspecified)
system.ruby.network.routers09.all_counts            0                       (Unspecified)
system.ruby.network.routers09.buffer_reads      1200829                       (Unspecified)
system.ruby.network.routers09.buffer_writes      1200829                       (Unspecified)
system.ruby.network.routers09.crossbar_activity      1200829                       (Unspecified)
system.ruby.network.routers09.detour_counts            0                       (Unspecified)
system.ruby.network.routers09.regular_var            0                       (Unspecified)
system.ruby.network.routers09.risk_counts            0                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity      1216606                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity      1200829                       (Unspecified)
system.ruby.network.routers10.Var_1                 0                       (Unspecified)
system.ruby.network.routers10.Var_2                 0                       (Unspecified)
system.ruby.network.routers10.Var_3                 0                       (Unspecified)
system.ruby.network.routers10.all_counts            0                       (Unspecified)
system.ruby.network.routers10.buffer_reads      1195963                       (Unspecified)
system.ruby.network.routers10.buffer_writes      1195963                       (Unspecified)
system.ruby.network.routers10.crossbar_activity      1195963                       (Unspecified)
system.ruby.network.routers10.detour_counts            0                       (Unspecified)
system.ruby.network.routers10.regular_var            0                       (Unspecified)
system.ruby.network.routers10.risk_counts            0                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity      1211189                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity      1195963                       (Unspecified)
system.ruby.network.routers11.Var_1                 0                       (Unspecified)
system.ruby.network.routers11.Var_2                 0                       (Unspecified)
system.ruby.network.routers11.Var_3                 0                       (Unspecified)
system.ruby.network.routers11.all_counts            0                       (Unspecified)
system.ruby.network.routers11.buffer_reads       911740                       (Unspecified)
system.ruby.network.routers11.buffer_writes       911740                       (Unspecified)
system.ruby.network.routers11.crossbar_activity       911740                       (Unspecified)
system.ruby.network.routers11.detour_counts            0                       (Unspecified)
system.ruby.network.routers11.regular_var            0                       (Unspecified)
system.ruby.network.routers11.risk_counts            0                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity       921085                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity       911740                       (Unspecified)
system.ruby.network.routers12.Var_1                 0                       (Unspecified)
system.ruby.network.routers12.Var_2                 0                       (Unspecified)
system.ruby.network.routers12.Var_3                 0                       (Unspecified)
system.ruby.network.routers12.all_counts            0                       (Unspecified)
system.ruby.network.routers12.buffer_reads       666752                       (Unspecified)
system.ruby.network.routers12.buffer_writes       666752                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       666752                       (Unspecified)
system.ruby.network.routers12.detour_counts            0                       (Unspecified)
system.ruby.network.routers12.regular_var            0                       (Unspecified)
system.ruby.network.routers12.risk_counts            0                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       671073                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       666752                       (Unspecified)
system.ruby.network.routers13.Var_1                 0                       (Unspecified)
system.ruby.network.routers13.Var_2                 0                       (Unspecified)
system.ruby.network.routers13.Var_3                 0                       (Unspecified)
system.ruby.network.routers13.all_counts            0                       (Unspecified)
system.ruby.network.routers13.buffer_reads       938013                       (Unspecified)
system.ruby.network.routers13.buffer_writes       938013                       (Unspecified)
system.ruby.network.routers13.crossbar_activity       938013                       (Unspecified)
system.ruby.network.routers13.detour_counts            0                       (Unspecified)
system.ruby.network.routers13.regular_var            0                       (Unspecified)
system.ruby.network.routers13.risk_counts            0                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       948329                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity       938013                       (Unspecified)
system.ruby.network.routers14.Var_1                 0                       (Unspecified)
system.ruby.network.routers14.Var_2                 0                       (Unspecified)
system.ruby.network.routers14.Var_3                 0                       (Unspecified)
system.ruby.network.routers14.all_counts            0                       (Unspecified)
system.ruby.network.routers14.buffer_reads       930791                       (Unspecified)
system.ruby.network.routers14.buffer_writes       930791                       (Unspecified)
system.ruby.network.routers14.crossbar_activity       930791                       (Unspecified)
system.ruby.network.routers14.detour_counts            0                       (Unspecified)
system.ruby.network.routers14.regular_var            0                       (Unspecified)
system.ruby.network.routers14.risk_counts            0                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity       940842                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity       930791                       (Unspecified)
system.ruby.network.routers15.Var_1                 0                       (Unspecified)
system.ruby.network.routers15.Var_2                 0                       (Unspecified)
system.ruby.network.routers15.Var_3                 0                       (Unspecified)
system.ruby.network.routers15.all_counts            0                       (Unspecified)
system.ruby.network.routers15.buffer_reads       659272                       (Unspecified)
system.ruby.network.routers15.buffer_writes       659272                       (Unspecified)
system.ruby.network.routers15.crossbar_activity       659272                       (Unspecified)
system.ruby.network.routers15.detour_counts            0                       (Unspecified)
system.ruby.network.routers15.regular_var            0                       (Unspecified)
system.ruby.network.routers15.risk_counts            0                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity       663397                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity       659272                       (Unspecified)

---------- End Simulation Statistics   ----------
