<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[15]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[14]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[13]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[12]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[11]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[10]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[9]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[8]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[7]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[6]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[5]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[4]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[3]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[2]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s0)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[2]"/>
        <net name="Stream_Channel_(i1:s0)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[1]"/>
        <net name="Stream_Channel_(i1:s0)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s0)_(axis_data_fifo_1_M_AXIS)[2]"/>
        <net name="Stream_Channel_(i1:s0)_(axis_data_fifo_1_M_AXIS)[1]"/>
        <net name="Stream_Channel_(i1:s0)_(axis_data_fifo_1_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s0)_(fir_compiler_0_M_AXIS_DATA)[2]"/>
        <net name="Stream_Channel_(i1:s0)_(fir_compiler_0_M_AXIS_DATA)[1]"/>
        <net name="Stream_Channel_(i1:s0)_(fir_compiler_0_M_AXIS_DATA)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s1)_(XADC_SignalChannel_PreProcess_64_1_M_AXIS)[2]"/>
        <net name="Stream_Channel_(i1:s1)_(XADC_SignalChannel_PreProcess_64_1_M_AXIS)[1]"/>
        <net name="Stream_Channel_(i1:s1)_(XADC_SignalChannel_PreProcess_64_1_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s1)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[2]"/>
        <net name="Stream_Channel_(i1:s1)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[1]"/>
        <net name="Stream_Channel_(i1:s1)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s1)_(axis_data_fifo_0_M_AXIS)[2]"/>
        <net name="Stream_Channel_(i1:s1)_(axis_data_fifo_0_M_AXIS)[1]"/>
        <net name="Stream_Channel_(i1:s1)_(axis_data_fifo_0_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s1)_(fir_compiler_1_M_AXIS_DATA)[2]"/>
        <net name="Stream_Channel_(i1:s1)_(fir_compiler_1_M_AXIS_DATA)[1]"/>
        <net name="Stream_Channel_(i1:s1)_(fir_compiler_1_M_AXIS_DATA)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s2)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[2]"/>
        <net name="Stream_Channel_(i1:s2)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[1]"/>
        <net name="Stream_Channel_(i1:s2)_(XADC_SignalChannel_PreProcess_64_0_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s2)_(fir_compiler_0_M_AXIS_DATA)[2]"/>
        <net name="Stream_Channel_(i1:s2)_(fir_compiler_0_M_AXIS_DATA)[1]"/>
        <net name="Stream_Channel_(i1:s2)_(fir_compiler_0_M_AXIS_DATA)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s2)_(fir_compiler_1_M_AXIS_DATA)[2]"/>
        <net name="Stream_Channel_(i1:s2)_(fir_compiler_1_M_AXIS_DATA)[1]"/>
        <net name="Stream_Channel_(i1:s2)_(fir_compiler_1_M_AXIS_DATA)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s3)_(axis_data_fifo_0_M_AXIS)[2]"/>
        <net name="Stream_Channel_(i1:s3)_(axis_data_fifo_0_M_AXIS)[1]"/>
        <net name="Stream_Channel_(i1:s3)_(axis_data_fifo_0_M_AXIS)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s3)_(fir_compiler_0_M_AXIS_DATA)[2]"/>
        <net name="Stream_Channel_(i1:s3)_(fir_compiler_0_M_AXIS_DATA)[1]"/>
        <net name="Stream_Channel_(i1:s3)_(fir_compiler_0_M_AXIS_DATA)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s4)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[2]"/>
        <net name="Stream_Channel_(i1:s4)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[1]"/>
        <net name="Stream_Channel_(i1:s4)_(XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i1:s5)_(XADC_multiChannels_PreProcess_0_M_AXIS_AD1_data_V)[2]"/>
        <net name="Stream_Channel_(i1:s5)_(XADC_multiChannels_PreProcess_0_M_AXIS_AD1_data_V)[1]"/>
        <net name="Stream_Channel_(i1:s5)_(XADC_multiChannels_PreProcess_0_M_AXIS_AD1_data_V)[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
