Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 13 14:21:36 2019
| Host         : Bidlack running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.070        0.000                      0                 2946        0.110        0.000                      0                 2946       41.160        0.000                       0                  1281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        59.070        0.000                      0                 2946        0.110        0.000                      0                 2946       41.160        0.000                       0                  1281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       59.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.070ns  (required time - arrival time)
  Source:                 mla/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IBM_weight/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.099ns  (logic 5.092ns (21.129%)  route 19.007ns (78.871%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.632     5.159    mla/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mla/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mla/out_reg[3]/Q
                         net (fo=209, routed)         8.403    14.018    IBM_weight/data_for_stock[3]
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.142 r  IBM_weight/i___30_carry_i_6__8/O
                         net (fo=1, routed)           0.000    14.142    IBM_weight/i___30_carry_i_6__8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.675 r  IBM_weight/out6_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    14.675    IBM_weight/out6_inferred__0/i___30_carry_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.998 r  IBM_weight/out6_inferred__0/i___30_carry__0/O[1]
                         net (fo=3, routed)           1.248    16.246    IBM_weight/out6_inferred__0/i___30_carry__0_n_6
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.334    16.580 r  IBM_weight/i___60_carry__0_i_11__8/O
                         net (fo=3, routed)           0.464    17.043    IBM_weight/i___60_carry__0_i_11__8_n_0
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.326    17.369 r  IBM_weight/i___60_carry__0_i_3__8/O
                         net (fo=1, routed)           0.618    17.987    IBM_weight/i___60_carry__0_i_3__8_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.583 r  IBM_weight/out6_inferred__0/i___60_carry__0/O[3]
                         net (fo=3, routed)           1.040    19.623    IBM_weight/out6_inferred__0/i___60_carry__0_n_4
    SLICE_X18Y91         LUT4 (Prop_lut4_I0_O)        0.306    19.929 r  IBM_weight/i___0_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    19.929    IBM_weight/i___0_carry__1_i_5__8_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.305 r  IBM_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    IBM_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.620 r  IBM_weight/_inferred__0/i___0_carry__2/O[3]
                         net (fo=4, routed)           1.594    22.214    IBM_weight/_inferred__0/i___0_carry__2_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.307    22.521 r  IBM_weight/i___51_carry__2_i_14__8/O
                         net (fo=2, routed)           0.554    23.075    IBM_weight/i___51_carry__2_i_14__8_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    23.199 r  IBM_weight/i___51_carry__3_i_2__8/O
                         net (fo=2, routed)           0.893    24.093    IBM_weight/i___51_carry__3_i_2__8_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  IBM_weight/i___51_carry__3_i_5__8/O
                         net (fo=1, routed)           0.000    24.217    IBM_weight/i___51_carry__3_i_5__8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.755 r  IBM_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          4.194    28.948    mla/out_reg[0]_15[0]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.310    29.258 r  mla/out[13]_i_1__1/O
                         net (fo=1, routed)           0.000    29.258    IBM_weight/out_reg[13]_1
    SLICE_X28Y62         FDRE                                         r  IBM_weight/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.430    88.107    IBM_weight/clk_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  IBM_weight/out_reg[13]/C
                         clock pessimism              0.179    88.286    
                         clock uncertainty           -0.035    88.251    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.077    88.328    IBM_weight/out_reg[13]
  -------------------------------------------------------------------
                         required time                         88.328    
                         arrival time                         -29.258    
  -------------------------------------------------------------------
                         slack                                 59.070    

Slack (MET) :             59.199ns  (required time - arrival time)
  Source:                 mla/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IBM_weight/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.919ns  (logic 5.092ns (21.289%)  route 18.827ns (78.711%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 88.104 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.632     5.159    mla/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mla/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mla/out_reg[3]/Q
                         net (fo=209, routed)         8.403    14.018    IBM_weight/data_for_stock[3]
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.142 r  IBM_weight/i___30_carry_i_6__8/O
                         net (fo=1, routed)           0.000    14.142    IBM_weight/i___30_carry_i_6__8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.675 r  IBM_weight/out6_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    14.675    IBM_weight/out6_inferred__0/i___30_carry_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.998 r  IBM_weight/out6_inferred__0/i___30_carry__0/O[1]
                         net (fo=3, routed)           1.248    16.246    IBM_weight/out6_inferred__0/i___30_carry__0_n_6
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.334    16.580 r  IBM_weight/i___60_carry__0_i_11__8/O
                         net (fo=3, routed)           0.464    17.043    IBM_weight/i___60_carry__0_i_11__8_n_0
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.326    17.369 r  IBM_weight/i___60_carry__0_i_3__8/O
                         net (fo=1, routed)           0.618    17.987    IBM_weight/i___60_carry__0_i_3__8_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.583 r  IBM_weight/out6_inferred__0/i___60_carry__0/O[3]
                         net (fo=3, routed)           1.040    19.623    IBM_weight/out6_inferred__0/i___60_carry__0_n_4
    SLICE_X18Y91         LUT4 (Prop_lut4_I0_O)        0.306    19.929 r  IBM_weight/i___0_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    19.929    IBM_weight/i___0_carry__1_i_5__8_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.305 r  IBM_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    IBM_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.620 r  IBM_weight/_inferred__0/i___0_carry__2/O[3]
                         net (fo=4, routed)           1.594    22.214    IBM_weight/_inferred__0/i___0_carry__2_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.307    22.521 r  IBM_weight/i___51_carry__2_i_14__8/O
                         net (fo=2, routed)           0.554    23.075    IBM_weight/i___51_carry__2_i_14__8_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    23.199 r  IBM_weight/i___51_carry__3_i_2__8/O
                         net (fo=2, routed)           0.893    24.093    IBM_weight/i___51_carry__3_i_2__8_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  IBM_weight/i___51_carry__3_i_5__8/O
                         net (fo=1, routed)           0.000    24.217    IBM_weight/i___51_carry__3_i_5__8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.755 f  IBM_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          4.013    28.768    mla/out_reg[0]_15[0]
    SLICE_X25Y65         LUT5 (Prop_lut5_I4_O)        0.310    29.078 r  mla/out[8]_i_1__1/O
                         net (fo=1, routed)           0.000    29.078    IBM_weight/out_reg[8]_0
    SLICE_X25Y65         FDRE                                         r  IBM_weight/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.427    88.104    IBM_weight/clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  IBM_weight/out_reg[8]/C
                         clock pessimism              0.179    88.283    
                         clock uncertainty           -0.035    88.248    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)        0.029    88.277    IBM_weight/out_reg[8]
  -------------------------------------------------------------------
                         required time                         88.277    
                         arrival time                         -29.078    
  -------------------------------------------------------------------
                         slack                                 59.199    

Slack (MET) :             59.309ns  (required time - arrival time)
  Source:                 mla/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IBM_weight/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.864ns  (logic 5.092ns (21.337%)  route 18.772ns (78.663%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.632     5.159    mla/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mla/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mla/out_reg[3]/Q
                         net (fo=209, routed)         8.403    14.018    IBM_weight/data_for_stock[3]
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.142 r  IBM_weight/i___30_carry_i_6__8/O
                         net (fo=1, routed)           0.000    14.142    IBM_weight/i___30_carry_i_6__8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.675 r  IBM_weight/out6_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    14.675    IBM_weight/out6_inferred__0/i___30_carry_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.998 r  IBM_weight/out6_inferred__0/i___30_carry__0/O[1]
                         net (fo=3, routed)           1.248    16.246    IBM_weight/out6_inferred__0/i___30_carry__0_n_6
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.334    16.580 r  IBM_weight/i___60_carry__0_i_11__8/O
                         net (fo=3, routed)           0.464    17.043    IBM_weight/i___60_carry__0_i_11__8_n_0
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.326    17.369 r  IBM_weight/i___60_carry__0_i_3__8/O
                         net (fo=1, routed)           0.618    17.987    IBM_weight/i___60_carry__0_i_3__8_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.583 r  IBM_weight/out6_inferred__0/i___60_carry__0/O[3]
                         net (fo=3, routed)           1.040    19.623    IBM_weight/out6_inferred__0/i___60_carry__0_n_4
    SLICE_X18Y91         LUT4 (Prop_lut4_I0_O)        0.306    19.929 r  IBM_weight/i___0_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    19.929    IBM_weight/i___0_carry__1_i_5__8_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.305 r  IBM_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    IBM_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.620 r  IBM_weight/_inferred__0/i___0_carry__2/O[3]
                         net (fo=4, routed)           1.594    22.214    IBM_weight/_inferred__0/i___0_carry__2_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.307    22.521 r  IBM_weight/i___51_carry__2_i_14__8/O
                         net (fo=2, routed)           0.554    23.075    IBM_weight/i___51_carry__2_i_14__8_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    23.199 r  IBM_weight/i___51_carry__3_i_2__8/O
                         net (fo=2, routed)           0.893    24.093    IBM_weight/i___51_carry__3_i_2__8_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  IBM_weight/i___51_carry__3_i_5__8/O
                         net (fo=1, routed)           0.000    24.217    IBM_weight/i___51_carry__3_i_5__8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.755 r  IBM_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.959    28.713    mla/out_reg[0]_15[0]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.310    29.023 r  mla/out[9]_i_1__1/O
                         net (fo=1, routed)           0.000    29.023    IBM_weight/out_reg[9]_0
    SLICE_X28Y62         FDRE                                         r  IBM_weight/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.430    88.107    IBM_weight/clk_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  IBM_weight/out_reg[9]/C
                         clock pessimism              0.179    88.286    
                         clock uncertainty           -0.035    88.251    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.081    88.332    IBM_weight/out_reg[9]
  -------------------------------------------------------------------
                         required time                         88.332    
                         arrival time                         -29.023    
  -------------------------------------------------------------------
                         slack                                 59.309    

Slack (MET) :             59.370ns  (required time - arrival time)
  Source:                 mla/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IBM_weight/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.747ns  (logic 5.092ns (21.443%)  route 18.655ns (78.557%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 88.101 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.632     5.159    mla/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mla/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mla/out_reg[3]/Q
                         net (fo=209, routed)         8.403    14.018    IBM_weight/data_for_stock[3]
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.142 r  IBM_weight/i___30_carry_i_6__8/O
                         net (fo=1, routed)           0.000    14.142    IBM_weight/i___30_carry_i_6__8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.675 r  IBM_weight/out6_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    14.675    IBM_weight/out6_inferred__0/i___30_carry_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.998 r  IBM_weight/out6_inferred__0/i___30_carry__0/O[1]
                         net (fo=3, routed)           1.248    16.246    IBM_weight/out6_inferred__0/i___30_carry__0_n_6
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.334    16.580 r  IBM_weight/i___60_carry__0_i_11__8/O
                         net (fo=3, routed)           0.464    17.043    IBM_weight/i___60_carry__0_i_11__8_n_0
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.326    17.369 r  IBM_weight/i___60_carry__0_i_3__8/O
                         net (fo=1, routed)           0.618    17.987    IBM_weight/i___60_carry__0_i_3__8_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.583 r  IBM_weight/out6_inferred__0/i___60_carry__0/O[3]
                         net (fo=3, routed)           1.040    19.623    IBM_weight/out6_inferred__0/i___60_carry__0_n_4
    SLICE_X18Y91         LUT4 (Prop_lut4_I0_O)        0.306    19.929 r  IBM_weight/i___0_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    19.929    IBM_weight/i___0_carry__1_i_5__8_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.305 r  IBM_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    IBM_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.620 r  IBM_weight/_inferred__0/i___0_carry__2/O[3]
                         net (fo=4, routed)           1.594    22.214    IBM_weight/_inferred__0/i___0_carry__2_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.307    22.521 r  IBM_weight/i___51_carry__2_i_14__8/O
                         net (fo=2, routed)           0.554    23.075    IBM_weight/i___51_carry__2_i_14__8_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    23.199 r  IBM_weight/i___51_carry__3_i_2__8/O
                         net (fo=2, routed)           0.893    24.093    IBM_weight/i___51_carry__3_i_2__8_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  IBM_weight/i___51_carry__3_i_5__8/O
                         net (fo=1, routed)           0.000    24.217    IBM_weight/i___51_carry__3_i_5__8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.755 f  IBM_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.841    28.596    mla/out_reg[0]_15[0]
    SLICE_X29Y68         LUT5 (Prop_lut5_I4_O)        0.310    28.906 r  mla/out[4]_i_1__1/O
                         net (fo=1, routed)           0.000    28.906    IBM_weight/out_reg[4]_0
    SLICE_X29Y68         FDRE                                         r  IBM_weight/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.424    88.101    IBM_weight/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  IBM_weight/out_reg[4]/C
                         clock pessimism              0.179    88.280    
                         clock uncertainty           -0.035    88.245    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.031    88.276    IBM_weight/out_reg[4]
  -------------------------------------------------------------------
                         required time                         88.276    
                         arrival time                         -28.906    
  -------------------------------------------------------------------
                         slack                                 59.370    

Slack (MET) :             59.437ns  (required time - arrival time)
  Source:                 mla/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IBM_weight/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.677ns  (logic 5.092ns (21.506%)  route 18.585ns (78.494%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 88.098 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.632     5.159    mla/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mla/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mla/out_reg[3]/Q
                         net (fo=209, routed)         8.403    14.018    IBM_weight/data_for_stock[3]
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.142 r  IBM_weight/i___30_carry_i_6__8/O
                         net (fo=1, routed)           0.000    14.142    IBM_weight/i___30_carry_i_6__8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.675 r  IBM_weight/out6_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    14.675    IBM_weight/out6_inferred__0/i___30_carry_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.998 r  IBM_weight/out6_inferred__0/i___30_carry__0/O[1]
                         net (fo=3, routed)           1.248    16.246    IBM_weight/out6_inferred__0/i___30_carry__0_n_6
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.334    16.580 r  IBM_weight/i___60_carry__0_i_11__8/O
                         net (fo=3, routed)           0.464    17.043    IBM_weight/i___60_carry__0_i_11__8_n_0
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.326    17.369 r  IBM_weight/i___60_carry__0_i_3__8/O
                         net (fo=1, routed)           0.618    17.987    IBM_weight/i___60_carry__0_i_3__8_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.583 r  IBM_weight/out6_inferred__0/i___60_carry__0/O[3]
                         net (fo=3, routed)           1.040    19.623    IBM_weight/out6_inferred__0/i___60_carry__0_n_4
    SLICE_X18Y91         LUT4 (Prop_lut4_I0_O)        0.306    19.929 r  IBM_weight/i___0_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    19.929    IBM_weight/i___0_carry__1_i_5__8_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.305 r  IBM_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    IBM_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.620 r  IBM_weight/_inferred__0/i___0_carry__2/O[3]
                         net (fo=4, routed)           1.594    22.214    IBM_weight/_inferred__0/i___0_carry__2_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.307    22.521 r  IBM_weight/i___51_carry__2_i_14__8/O
                         net (fo=2, routed)           0.554    23.075    IBM_weight/i___51_carry__2_i_14__8_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    23.199 r  IBM_weight/i___51_carry__3_i_2__8/O
                         net (fo=2, routed)           0.893    24.093    IBM_weight/i___51_carry__3_i_2__8_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  IBM_weight/i___51_carry__3_i_5__8/O
                         net (fo=1, routed)           0.000    24.217    IBM_weight/i___51_carry__3_i_5__8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.755 r  IBM_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.771    28.526    mla/out_reg[0]_15[0]
    SLICE_X25Y71         LUT5 (Prop_lut5_I4_O)        0.310    28.836 r  mla/out[17]_i_1__1/O
                         net (fo=1, routed)           0.000    28.836    IBM_weight/out_reg[17]_0
    SLICE_X25Y71         FDRE                                         r  IBM_weight/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.421    88.098    IBM_weight/clk_IBUF_BUFG
    SLICE_X25Y71         FDRE                                         r  IBM_weight/out_reg[17]/C
                         clock pessimism              0.179    88.277    
                         clock uncertainty           -0.035    88.242    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)        0.031    88.273    IBM_weight/out_reg[17]
  -------------------------------------------------------------------
                         required time                         88.273    
                         arrival time                         -28.836    
  -------------------------------------------------------------------
                         slack                                 59.437    

Slack (MET) :             59.469ns  (required time - arrival time)
  Source:                 mla/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IBM_weight/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.699ns  (logic 5.092ns (21.486%)  route 18.607ns (78.514%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.106 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.632     5.159    mla/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mla/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mla/out_reg[3]/Q
                         net (fo=209, routed)         8.403    14.018    IBM_weight/data_for_stock[3]
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.142 r  IBM_weight/i___30_carry_i_6__8/O
                         net (fo=1, routed)           0.000    14.142    IBM_weight/i___30_carry_i_6__8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.675 r  IBM_weight/out6_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    14.675    IBM_weight/out6_inferred__0/i___30_carry_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.998 r  IBM_weight/out6_inferred__0/i___30_carry__0/O[1]
                         net (fo=3, routed)           1.248    16.246    IBM_weight/out6_inferred__0/i___30_carry__0_n_6
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.334    16.580 r  IBM_weight/i___60_carry__0_i_11__8/O
                         net (fo=3, routed)           0.464    17.043    IBM_weight/i___60_carry__0_i_11__8_n_0
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.326    17.369 r  IBM_weight/i___60_carry__0_i_3__8/O
                         net (fo=1, routed)           0.618    17.987    IBM_weight/i___60_carry__0_i_3__8_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.583 r  IBM_weight/out6_inferred__0/i___60_carry__0/O[3]
                         net (fo=3, routed)           1.040    19.623    IBM_weight/out6_inferred__0/i___60_carry__0_n_4
    SLICE_X18Y91         LUT4 (Prop_lut4_I0_O)        0.306    19.929 r  IBM_weight/i___0_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    19.929    IBM_weight/i___0_carry__1_i_5__8_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.305 r  IBM_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    IBM_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.620 r  IBM_weight/_inferred__0/i___0_carry__2/O[3]
                         net (fo=4, routed)           1.594    22.214    IBM_weight/_inferred__0/i___0_carry__2_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.307    22.521 r  IBM_weight/i___51_carry__2_i_14__8/O
                         net (fo=2, routed)           0.554    23.075    IBM_weight/i___51_carry__2_i_14__8_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    23.199 r  IBM_weight/i___51_carry__3_i_2__8/O
                         net (fo=2, routed)           0.893    24.093    IBM_weight/i___51_carry__3_i_2__8_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  IBM_weight/i___51_carry__3_i_5__8/O
                         net (fo=1, routed)           0.000    24.217    IBM_weight/i___51_carry__3_i_5__8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.755 f  IBM_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.793    28.548    mla/out_reg[0]_15[0]
    SLICE_X26Y64         LUT5 (Prop_lut5_I4_O)        0.310    28.858 r  mla/out[12]_i_1__1/O
                         net (fo=1, routed)           0.000    28.858    IBM_weight/out_reg[12]_0
    SLICE_X26Y64         FDRE                                         r  IBM_weight/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.429    88.106    IBM_weight/clk_IBUF_BUFG
    SLICE_X26Y64         FDRE                                         r  IBM_weight/out_reg[12]/C
                         clock pessimism              0.179    88.285    
                         clock uncertainty           -0.035    88.250    
    SLICE_X26Y64         FDRE (Setup_fdre_C_D)        0.077    88.327    IBM_weight/out_reg[12]
  -------------------------------------------------------------------
                         required time                         88.327    
                         arrival time                         -28.858    
  -------------------------------------------------------------------
                         slack                                 59.469    

Slack (MET) :             59.476ns  (required time - arrival time)
  Source:                 mla/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IBM_weight/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.696ns  (logic 5.092ns (21.489%)  route 18.604ns (78.511%))
  Logic Levels:           14  (CARRY4=6 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.106 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.632     5.159    mla/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  mla/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mla/out_reg[3]/Q
                         net (fo=209, routed)         8.403    14.018    IBM_weight/data_for_stock[3]
    SLICE_X22Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.142 r  IBM_weight/i___30_carry_i_6__8/O
                         net (fo=1, routed)           0.000    14.142    IBM_weight/i___30_carry_i_6__8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.675 r  IBM_weight/out6_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    14.675    IBM_weight/out6_inferred__0/i___30_carry_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.998 r  IBM_weight/out6_inferred__0/i___30_carry__0/O[1]
                         net (fo=3, routed)           1.248    16.246    IBM_weight/out6_inferred__0/i___30_carry__0_n_6
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.334    16.580 r  IBM_weight/i___60_carry__0_i_11__8/O
                         net (fo=3, routed)           0.464    17.043    IBM_weight/i___60_carry__0_i_11__8_n_0
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.326    17.369 r  IBM_weight/i___60_carry__0_i_3__8/O
                         net (fo=1, routed)           0.618    17.987    IBM_weight/i___60_carry__0_i_3__8_n_0
    SLICE_X21Y91         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.583 r  IBM_weight/out6_inferred__0/i___60_carry__0/O[3]
                         net (fo=3, routed)           1.040    19.623    IBM_weight/out6_inferred__0/i___60_carry__0_n_4
    SLICE_X18Y91         LUT4 (Prop_lut4_I0_O)        0.306    19.929 r  IBM_weight/i___0_carry__1_i_5__8/O
                         net (fo=1, routed)           0.000    19.929    IBM_weight/i___0_carry__1_i_5__8_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.305 r  IBM_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.305    IBM_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.620 r  IBM_weight/_inferred__0/i___0_carry__2/O[3]
                         net (fo=4, routed)           1.594    22.214    IBM_weight/_inferred__0/i___0_carry__2_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.307    22.521 r  IBM_weight/i___51_carry__2_i_14__8/O
                         net (fo=2, routed)           0.554    23.075    IBM_weight/i___51_carry__2_i_14__8_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    23.199 r  IBM_weight/i___51_carry__3_i_2__8/O
                         net (fo=2, routed)           0.893    24.093    IBM_weight/i___51_carry__3_i_2__8_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  IBM_weight/i___51_carry__3_i_5__8/O
                         net (fo=1, routed)           0.000    24.217    IBM_weight/i___51_carry__3_i_5__8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    24.755 r  IBM_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.790    28.545    mla/out_reg[0]_15[0]
    SLICE_X26Y64         LUT5 (Prop_lut5_I4_O)        0.310    28.855 r  mla/out[25]_i_1__1/O
                         net (fo=1, routed)           0.000    28.855    IBM_weight/out_reg[25]_0
    SLICE_X26Y64         FDRE                                         r  IBM_weight/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.429    88.106    IBM_weight/clk_IBUF_BUFG
    SLICE_X26Y64         FDRE                                         r  IBM_weight/out_reg[25]/C
                         clock pessimism              0.179    88.285    
                         clock uncertainty           -0.035    88.250    
    SLICE_X26Y64         FDRE (Setup_fdre_C_D)        0.081    88.331    IBM_weight/out_reg[25]
  -------------------------------------------------------------------
                         required time                         88.331    
                         arrival time                         -28.855    
  -------------------------------------------------------------------
                         slack                                 59.476    

Slack (MET) :             59.627ns  (required time - arrival time)
  Source:                 mla/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AMZN_weight/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.558ns  (logic 4.267ns (18.113%)  route 19.291ns (81.887%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.566     5.093    mla/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  mla/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  mla/out_reg[11]/Q
                         net (fo=209, routed)         8.106    13.655    mla/out_reg[42]_0[11]
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.150    13.805 r  mla/out6__30_carry_i_8__9/O
                         net (fo=1, routed)           2.183    15.988    AMZN_weight/out6__30_carry_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.326    16.314 r  AMZN_weight/out6__30_carry_i_4__9/O
                         net (fo=1, routed)           0.000    16.314    AMZN_weight/out6__30_carry_i_4__9_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.690 r  AMZN_weight/out6__30_carry/CO[3]
                         net (fo=1, routed)           0.000    16.690    AMZN_weight/out6__30_carry_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.005 r  AMZN_weight/out6__30_carry__0/O[3]
                         net (fo=2, routed)           0.659    17.665    AMZN_weight/out6__30_carry__0_n_4
    SLICE_X13Y91         LUT4 (Prop_lut4_I2_O)        0.335    18.000 r  AMZN_weight/out6__60_carry__1_i_11__9/O
                         net (fo=3, routed)           1.179    19.178    AMZN_weight/out6__60_carry__1_i_11__9_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.326    19.504 r  AMZN_weight/out6__60_carry__1_i_3__9/O
                         net (fo=1, routed)           0.636    20.140    AMZN_weight/out6__60_carry__1_i_3__9_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    20.750 f  AMZN_weight/out6__60_carry__1/O[3]
                         net (fo=4, routed)           1.154    21.904    AMZN_weight/out6__60_carry__1_n_4
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.307    22.211 r  AMZN_weight/i___51_carry__2_i_15__9/O
                         net (fo=4, routed)           1.167    23.378    AMZN_weight/i___51_carry__2_i_15__9_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I2_O)        0.124    23.502 r  AMZN_weight/i___51_carry__2_i_5__9/O
                         net (fo=1, routed)           0.000    23.502    AMZN_weight/i___51_carry__2_i_5__9_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.903 r  AMZN_weight/_inferred__0/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.903    AMZN_weight/_inferred__0/i___51_carry__2_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.131 f  AMZN_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          4.207    28.338    mla/out_reg[0]_14[0]
    SLICE_X27Y65         LUT5 (Prop_lut5_I4_O)        0.313    28.651 r  mla/out[12]_i_1__0/O
                         net (fo=1, routed)           0.000    28.651    AMZN_weight/out_reg[12]_0
    SLICE_X27Y65         FDRE                                         r  AMZN_weight/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.428    88.105    AMZN_weight/clk_IBUF_BUFG
    SLICE_X27Y65         FDRE                                         r  AMZN_weight/out_reg[12]/C
                         clock pessimism              0.179    88.284    
                         clock uncertainty           -0.035    88.249    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.029    88.278    AMZN_weight/out_reg[12]
  -------------------------------------------------------------------
                         required time                         88.278    
                         arrival time                         -28.651    
  -------------------------------------------------------------------
                         slack                                 59.627    

Slack (MET) :             59.627ns  (required time - arrival time)
  Source:                 mla/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AMZN_weight/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.560ns  (logic 4.267ns (18.111%)  route 19.293ns (81.889%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.566     5.093    mla/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  mla/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  mla/out_reg[11]/Q
                         net (fo=209, routed)         8.106    13.655    mla/out_reg[42]_0[11]
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.150    13.805 r  mla/out6__30_carry_i_8__9/O
                         net (fo=1, routed)           2.183    15.988    AMZN_weight/out6__30_carry_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.326    16.314 r  AMZN_weight/out6__30_carry_i_4__9/O
                         net (fo=1, routed)           0.000    16.314    AMZN_weight/out6__30_carry_i_4__9_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.690 r  AMZN_weight/out6__30_carry/CO[3]
                         net (fo=1, routed)           0.000    16.690    AMZN_weight/out6__30_carry_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.005 r  AMZN_weight/out6__30_carry__0/O[3]
                         net (fo=2, routed)           0.659    17.665    AMZN_weight/out6__30_carry__0_n_4
    SLICE_X13Y91         LUT4 (Prop_lut4_I2_O)        0.335    18.000 r  AMZN_weight/out6__60_carry__1_i_11__9/O
                         net (fo=3, routed)           1.179    19.178    AMZN_weight/out6__60_carry__1_i_11__9_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.326    19.504 r  AMZN_weight/out6__60_carry__1_i_3__9/O
                         net (fo=1, routed)           0.636    20.140    AMZN_weight/out6__60_carry__1_i_3__9_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    20.750 f  AMZN_weight/out6__60_carry__1/O[3]
                         net (fo=4, routed)           1.154    21.904    AMZN_weight/out6__60_carry__1_n_4
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.307    22.211 r  AMZN_weight/i___51_carry__2_i_15__9/O
                         net (fo=4, routed)           1.167    23.378    AMZN_weight/i___51_carry__2_i_15__9_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I2_O)        0.124    23.502 r  AMZN_weight/i___51_carry__2_i_5__9/O
                         net (fo=1, routed)           0.000    23.502    AMZN_weight/i___51_carry__2_i_5__9_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.903 r  AMZN_weight/_inferred__0/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.903    AMZN_weight/_inferred__0/i___51_carry__2_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.131 r  AMZN_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          4.209    28.340    mla/out_reg[0]_14[0]
    SLICE_X27Y65         LUT5 (Prop_lut5_I4_O)        0.313    28.653 r  mla/out[13]_i_1__0/O
                         net (fo=1, routed)           0.000    28.653    AMZN_weight/out_reg[13]_0
    SLICE_X27Y65         FDRE                                         r  AMZN_weight/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.428    88.105    AMZN_weight/clk_IBUF_BUFG
    SLICE_X27Y65         FDRE                                         r  AMZN_weight/out_reg[13]/C
                         clock pessimism              0.179    88.284    
                         clock uncertainty           -0.035    88.249    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.031    88.280    AMZN_weight/out_reg[13]
  -------------------------------------------------------------------
                         required time                         88.280    
                         arrival time                         -28.653    
  -------------------------------------------------------------------
                         slack                                 59.627    

Slack (MET) :             59.839ns  (required time - arrival time)
  Source:                 mla/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AMZN_weight/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.348ns  (logic 4.267ns (18.276%)  route 19.081ns (81.724%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.566     5.093    mla/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  mla/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  mla/out_reg[11]/Q
                         net (fo=209, routed)         8.106    13.655    mla/out_reg[42]_0[11]
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.150    13.805 r  mla/out6__30_carry_i_8__9/O
                         net (fo=1, routed)           2.183    15.988    AMZN_weight/out6__30_carry_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.326    16.314 r  AMZN_weight/out6__30_carry_i_4__9/O
                         net (fo=1, routed)           0.000    16.314    AMZN_weight/out6__30_carry_i_4__9_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.690 r  AMZN_weight/out6__30_carry/CO[3]
                         net (fo=1, routed)           0.000    16.690    AMZN_weight/out6__30_carry_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.005 r  AMZN_weight/out6__30_carry__0/O[3]
                         net (fo=2, routed)           0.659    17.665    AMZN_weight/out6__30_carry__0_n_4
    SLICE_X13Y91         LUT4 (Prop_lut4_I2_O)        0.335    18.000 r  AMZN_weight/out6__60_carry__1_i_11__9/O
                         net (fo=3, routed)           1.179    19.178    AMZN_weight/out6__60_carry__1_i_11__9_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.326    19.504 r  AMZN_weight/out6__60_carry__1_i_3__9/O
                         net (fo=1, routed)           0.636    20.140    AMZN_weight/out6__60_carry__1_i_3__9_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    20.750 f  AMZN_weight/out6__60_carry__1/O[3]
                         net (fo=4, routed)           1.154    21.904    AMZN_weight/out6__60_carry__1_n_4
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.307    22.211 r  AMZN_weight/i___51_carry__2_i_15__9/O
                         net (fo=4, routed)           1.167    23.378    AMZN_weight/i___51_carry__2_i_15__9_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I2_O)        0.124    23.502 r  AMZN_weight/i___51_carry__2_i_5__9/O
                         net (fo=1, routed)           0.000    23.502    AMZN_weight/i___51_carry__2_i_5__9_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.903 r  AMZN_weight/_inferred__0/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.903    AMZN_weight/_inferred__0/i___51_carry__2_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.131 r  AMZN_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.997    28.128    mla/out_reg[0]_14[0]
    SLICE_X27Y65         LUT5 (Prop_lut5_I4_O)        0.313    28.441 r  mla/out[25]_i_1__0/O
                         net (fo=1, routed)           0.000    28.441    AMZN_weight/out_reg[25]_0
    SLICE_X27Y65         FDRE                                         r  AMZN_weight/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.428    88.105    AMZN_weight/clk_IBUF_BUFG
    SLICE_X27Y65         FDRE                                         r  AMZN_weight/out_reg[25]/C
                         clock pessimism              0.179    88.284    
                         clock uncertainty           -0.035    88.249    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.031    88.280    AMZN_weight/out_reg[25]
  -------------------------------------------------------------------
                         required time                         88.280    
                         arrival time                         -28.441    
  -------------------------------------------------------------------
                         slack                                 59.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 TSLA_weight/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MUX/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.630%)  route 0.259ns (55.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.565     1.455    TSLA_weight/clk_IBUF_BUFG
    SLICE_X26Y48         FDRE                                         r  TSLA_weight/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  TSLA_weight/out_reg[31]/Q
                         net (fo=2, routed)           0.259     1.878    mla/data_from_TSLA[31]
    SLICE_X27Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.923 r  mla/out[31]_i_1/O
                         net (fo=1, routed)           0.000     1.923    MUX/out_reg[39]_0[31]
    SLICE_X27Y55         FDRE                                         r  MUX/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.831     1.965    MUX/clk_IBUF_BUFG
    SLICE_X27Y55         FDRE                                         r  MUX/out_reg[31]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.092     1.813    MUX/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TSLA_weight/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MUX/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.447%)  route 0.311ns (62.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.566     1.456    TSLA_weight/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  TSLA_weight/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  TSLA_weight/out_reg[4]/Q
                         net (fo=2, routed)           0.311     1.907    mla/data_from_TSLA[4]
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  mla/out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.952    MUX/out_reg[39]_0[4]
    SLICE_X31Y56         FDRE                                         r  MUX/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.831     1.965    MUX/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  MUX/out_reg[4]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.092     1.813    MUX/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MUX/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            convert_to/data_to_send_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.561     1.451    MUX/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  MUX/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  MUX/out_reg[0]/Q
                         net (fo=3, routed)           0.099     1.691    MUX/output_to_hex_to_ascii[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I2_O)        0.048     1.739 r  MUX/data_to_send[9]_i_1/O
                         net (fo=1, routed)           0.000     1.739    convert_to/D[7]
    SLICE_X30Y56         FDRE                                         r  convert_to/data_to_send_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.831     1.965    convert_to/clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  convert_to/data_to_send_reg[9]/C
                         clock pessimism             -0.501     1.464    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.131     1.595    convert_to/data_to_send_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 convert_to/data_to_send_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            serializer/data_to_send_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.559     1.449    convert_to/clk_IBUF_BUFG
    SLICE_X27Y60         FDRE                                         r  convert_to/data_to_send_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  convert_to/data_to_send_reg[32]/Q
                         net (fo=1, routed)           0.100     1.690    serializer/D[24]
    SLICE_X28Y60         FDRE                                         r  serializer/data_to_send_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.829     1.963    serializer/clk_IBUF_BUFG
    SLICE_X28Y60         FDRE                                         r  serializer/data_to_send_reg[32]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.076     1.541    serializer/data_to_send_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MUX/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            convert_to/data_to_send_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.561     1.451    MUX/clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  MUX/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  MUX/out_reg[0]/Q
                         net (fo=3, routed)           0.099     1.691    MUX/output_to_hex_to_ascii[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.736 r  MUX/data_to_send[10]_i_1/O
                         net (fo=1, routed)           0.000     1.736    convert_to/D[8]
    SLICE_X30Y56         FDRE                                         r  convert_to/data_to_send_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.831     1.965    convert_to/clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  convert_to/data_to_send_reg[10]/C
                         clock pessimism             -0.501     1.464    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.120     1.584    convert_to/data_to_send_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 convert_to/data_to_send_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            serializer/data_to_send_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.559     1.449    convert_to/clk_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  convert_to/data_to_send_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  convert_to/data_to_send_reg[51]/Q
                         net (fo=1, routed)           0.049     1.662    serializer/D[39]
    SLICE_X31Y60         FDRE                                         r  serializer/data_to_send_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.829     1.963    serializer/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  serializer/data_to_send_reg[51]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.047     1.509    serializer/data_to_send_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 convert_to/data_to_send_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            serializer/data_to_send_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.560     1.450    convert_to/clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  convert_to/data_to_send_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  convert_to/data_to_send_reg[25]/Q
                         net (fo=1, routed)           0.110     1.701    serializer/D[19]
    SLICE_X29Y59         FDRE                                         r  serializer/data_to_send_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.830     1.964    serializer/clk_IBUF_BUFG
    SLICE_X29Y59         FDRE                                         r  serializer/data_to_send_reg[25]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.075     1.541    serializer/data_to_send_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mla/out_reg[42]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MSFT_weight/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.584%)  route 0.306ns (59.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.562     1.452    mla/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  mla/out_reg[42]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  mla/out_reg[42]_rep__4/Q
                         net (fo=117, routed)         0.306     1.922    mla/out_reg[42]_rep__4_0
    SLICE_X16Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.967 r  mla/out[24]_i_1__4/O
                         net (fo=1, routed)           0.000     1.967    MSFT_weight/out_reg[24]_0
    SLICE_X16Y52         FDRE                                         r  MSFT_weight/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.827     1.962    MSFT_weight/clk_IBUF_BUFG
    SLICE_X16Y52         FDRE                                         r  MSFT_weight/out_reg[24]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X16Y52         FDRE (Hold_fdre_C_D)         0.092     1.805    MSFT_weight/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mla/out_reg[41]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AMZN_weight/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.191%)  route 0.328ns (63.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.559     1.449    mla/clk_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  mla/out_reg[41]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mla/out_reg[41]_rep__3/Q
                         net (fo=117, routed)         0.328     1.918    mla/out_reg[41]_rep__3_0
    SLICE_X16Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.963 r  mla/out[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    AMZN_weight/out_reg[22]_0
    SLICE_X16Y63         FDRE                                         r  AMZN_weight/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.822     1.956    AMZN_weight/clk_IBUF_BUFG
    SLICE_X16Y63         FDRE                                         r  AMZN_weight/out_reg[22]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X16Y63         FDRE (Hold_fdre_C_D)         0.092     1.799    AMZN_weight/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 convert_to/data_to_send_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            serializer/data_to_send_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.559     1.449    convert_to/clk_IBUF_BUFG
    SLICE_X27Y60         FDRE                                         r  convert_to/data_to_send_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  convert_to/data_to_send_reg[35]/Q
                         net (fo=1, routed)           0.101     1.691    serializer/D[27]
    SLICE_X28Y60         FDRE                                         r  serializer/data_to_send_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.829     1.963    serializer/clk_IBUF_BUFG
    SLICE_X28Y60         FDRE                                         r  serializer/data_to_send_reg[35]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.060     1.525    serializer/data_to_send_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X12Y73   JPM_weight/out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X11Y71   JPM_weight/out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y53   JPM_weight/out_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y57   JPM_weight/out_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X25Y41   mla/out_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y56   mla/out_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y36   mla/out_reg[20]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y56   mla/out_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y36   mla/out_reg[21]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X20Y39   mla/out_reg[24]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X20Y39   mla/out_reg[25]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X25Y43   mla/out_reg[2]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X27Y43   mla/out_reg[32]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X27Y43   mla/out_reg[34]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X32Y41   mla/out_reg[40]_rep__5/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X32Y41   mla/out_reg[40]_rep__6/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y63   AMZN_weight/out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X32Y41   mla/out_reg[42]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X33Y42   AAPL_weight/stock_weight_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X12Y73   JPM_weight/out_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X12Y73   JPM_weight/out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y53   JPM_weight/out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X14Y57   JPM_weight/out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X25Y41   mla/out_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y56   mla/out_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y36   mla/out_reg[20]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y56   mla/out_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y36   mla/out_reg[21]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X28Y36   mla/out_reg[22]/C



