
sensornode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c64  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08004df4  08004df4  00005df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e68  08004e68  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004e68  08004e68  00005e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e70  08004e70  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e70  08004e70  00005e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e74  08004e74  00005e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004e78  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000550  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005b8  200005b8  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f1ea  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002351  00000000  00000000  00015282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d80  00000000  00000000  000175d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a5c  00000000  00000000  00018358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f38d  00000000  00000000  00018db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012aa1  00000000  00000000  00038141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b972c  00000000  00000000  0004abe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010430e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f84  00000000  00000000  00104354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  001082d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ddc 	.word	0x08004ddc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004ddc 	.word	0x08004ddc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000274:	f000 fc5c 	bl	8000b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000278:	f000 f826 	bl	80002c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027c:	f000 f998 	bl	80005b0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000280:	f000 f8f6 	bl	8000470 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000284:	f000 f934 	bl	80004f0 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000288:	f000 f970 	bl	800056c <MX_USB_PCD_Init>
  MX_ADC3_Init();
 800028c:	f000 f880 	bl	8000390 <MX_ADC3_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_ADC_Start(&hadc3);
 8000290:	480a      	ldr	r0, [pc, #40]	@ (80002bc <main+0x4c>)
 8000292:	f000 fe93 	bl	8000fbc <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc3, 20);
 8000296:	2114      	movs	r1, #20
 8000298:	4808      	ldr	r0, [pc, #32]	@ (80002bc <main+0x4c>)
 800029a:	f000 ffa5 	bl	80011e8 <HAL_ADC_PollForConversion>
	  dist = HAL_ADC_GetValue(&hadc3);
 800029e:	4807      	ldr	r0, [pc, #28]	@ (80002bc <main+0x4c>)
 80002a0:	f001 f8a4 	bl	80013ec <HAL_ADC_GetValue>
 80002a4:	4603      	mov	r3, r0
 80002a6:	b29a      	uxth	r2, r3
 80002a8:	4b05      	ldr	r3, [pc, #20]	@ (80002c0 <main+0x50>)
 80002aa:	801a      	strh	r2, [r3, #0]
	  printf("Distance: %d\n", dist);
 80002ac:	4b04      	ldr	r3, [pc, #16]	@ (80002c0 <main+0x50>)
 80002ae:	881b      	ldrh	r3, [r3, #0]
 80002b0:	4619      	mov	r1, r3
 80002b2:	4804      	ldr	r0, [pc, #16]	@ (80002c4 <main+0x54>)
 80002b4:	f003 ff24 	bl	8004100 <iprintf>
	  HAL_ADC_Start(&hadc3);
 80002b8:	bf00      	nop
 80002ba:	e7e9      	b.n	8000290 <main+0x20>
 80002bc:	20000084 	.word	0x20000084
 80002c0:	20000460 	.word	0x20000460
 80002c4:	08004df4 	.word	0x08004df4

080002c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b09e      	sub	sp, #120	@ 0x78
 80002cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ce:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80002d2:	2228      	movs	r2, #40	@ 0x28
 80002d4:	2100      	movs	r1, #0
 80002d6:	4618      	mov	r0, r3
 80002d8:	f003 ff67 	bl	80041aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002dc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80002e0:	2200      	movs	r2, #0
 80002e2:	601a      	str	r2, [r3, #0]
 80002e4:	605a      	str	r2, [r3, #4]
 80002e6:	609a      	str	r2, [r3, #8]
 80002e8:	60da      	str	r2, [r3, #12]
 80002ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002ec:	463b      	mov	r3, r7
 80002ee:	223c      	movs	r2, #60	@ 0x3c
 80002f0:	2100      	movs	r1, #0
 80002f2:	4618      	mov	r0, r3
 80002f4:	f003 ff59 	bl	80041aa <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80002f8:	2303      	movs	r3, #3
 80002fa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80002fc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000300:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000302:	2300      	movs	r3, #0
 8000304:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000306:	2301      	movs	r3, #1
 8000308:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800030a:	2310      	movs	r3, #16
 800030c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800030e:	2302      	movs	r3, #2
 8000310:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000312:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000316:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000318:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800031c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000322:	4618      	mov	r0, r3
 8000324:	f002 f988 	bl	8002638 <HAL_RCC_OscConfig>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800032e:	f000 f9bd 	bl	80006ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000332:	230f      	movs	r3, #15
 8000334:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000336:	2302      	movs	r3, #2
 8000338:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800033e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000342:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000344:	2300      	movs	r3, #0
 8000346:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000348:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800034c:	2101      	movs	r1, #1
 800034e:	4618      	mov	r0, r3
 8000350:	f003 f9b0 	bl	80036b4 <HAL_RCC_ClockConfig>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800035a:	f000 f9a7 	bl	80006ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 800035e:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <SystemClock_Config+0xc4>)
 8000360:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8000362:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000366:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000368:	2300      	movs	r3, #0
 800036a:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 800036c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000370:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000372:	463b      	mov	r3, r7
 8000374:	4618      	mov	r0, r3
 8000376:	f003 fb6d 	bl	8003a54 <HAL_RCCEx_PeriphCLKConfig>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000380:	f000 f994 	bl	80006ac <Error_Handler>
  }
}
 8000384:	bf00      	nop
 8000386:	3778      	adds	r7, #120	@ 0x78
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	00020120 	.word	0x00020120

08000390 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b08a      	sub	sp, #40	@ 0x28
 8000394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000396:	f107 031c 	add.w	r3, r7, #28
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	2200      	movs	r2, #0
 80003a6:	601a      	str	r2, [r3, #0]
 80003a8:	605a      	str	r2, [r3, #4]
 80003aa:	609a      	str	r2, [r3, #8]
 80003ac:	60da      	str	r2, [r3, #12]
 80003ae:	611a      	str	r2, [r3, #16]
 80003b0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80003b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003b4:	4a2d      	ldr	r2, [pc, #180]	@ (800046c <MX_ADC3_Init+0xdc>)
 80003b6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003b8:	4b2b      	ldr	r3, [pc, #172]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80003be:	4b2a      	ldr	r3, [pc, #168]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003c4:	4b28      	ldr	r3, [pc, #160]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80003ca:	4b27      	ldr	r3, [pc, #156]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80003d0:	4b25      	ldr	r3, [pc, #148]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003d8:	4b23      	ldr	r3, [pc, #140]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003da:	2200      	movs	r2, #0
 80003dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003de:	4b22      	ldr	r3, [pc, #136]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003e0:	2201      	movs	r2, #1
 80003e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003e4:	4b20      	ldr	r3, [pc, #128]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80003ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003ec:	2201      	movs	r2, #1
 80003ee:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80003f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000468 <MX_ADC3_Init+0xd8>)
 80003fa:	2204      	movs	r2, #4
 80003fc:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80003fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000468 <MX_ADC3_Init+0xd8>)
 8000400:	2200      	movs	r2, #0
 8000402:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000404:	4b18      	ldr	r3, [pc, #96]	@ (8000468 <MX_ADC3_Init+0xd8>)
 8000406:	2200      	movs	r2, #0
 8000408:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800040a:	4817      	ldr	r0, [pc, #92]	@ (8000468 <MX_ADC3_Init+0xd8>)
 800040c:	f000 fbf6 	bl	8000bfc <HAL_ADC_Init>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8000416:	f000 f949 	bl	80006ac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800041a:	2300      	movs	r3, #0
 800041c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800041e:	f107 031c 	add.w	r3, r7, #28
 8000422:	4619      	mov	r1, r3
 8000424:	4810      	ldr	r0, [pc, #64]	@ (8000468 <MX_ADC3_Init+0xd8>)
 8000426:	f001 fad9 	bl	80019dc <HAL_ADCEx_MultiModeConfigChannel>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 8000430:	f000 f93c 	bl	80006ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000434:	2301      	movs	r3, #1
 8000436:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000438:	2301      	movs	r3, #1
 800043a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800043c:	2300      	movs	r3, #0
 800043e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000440:	2300      	movs	r3, #0
 8000442:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000444:	2300      	movs	r3, #0
 8000446:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000448:	2300      	movs	r3, #0
 800044a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800044c:	1d3b      	adds	r3, r7, #4
 800044e:	4619      	mov	r1, r3
 8000450:	4805      	ldr	r0, [pc, #20]	@ (8000468 <MX_ADC3_Init+0xd8>)
 8000452:	f000 ffd9 	bl	8001408 <HAL_ADC_ConfigChannel>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 800045c:	f000 f926 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000460:	bf00      	nop
 8000462:	3728      	adds	r7, #40	@ 0x28
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	20000084 	.word	0x20000084
 800046c:	50000400 	.word	0x50000400

08000470 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000476:	4a1c      	ldr	r2, [pc, #112]	@ (80004e8 <MX_I2C1_Init+0x78>)
 8000478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800047a:	4b1a      	ldr	r3, [pc, #104]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800047c:	4a1b      	ldr	r2, [pc, #108]	@ (80004ec <MX_I2C1_Init+0x7c>)
 800047e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000480:	4b18      	ldr	r3, [pc, #96]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000486:	4b17      	ldr	r3, [pc, #92]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000488:	2201      	movs	r2, #1
 800048a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800048c:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800048e:	2200      	movs	r2, #0
 8000490:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000492:	4b14      	ldr	r3, [pc, #80]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000494:	2200      	movs	r2, #0
 8000496:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000498:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800049a:	2200      	movs	r2, #0
 800049c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800049e:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004a4:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004aa:	480e      	ldr	r0, [pc, #56]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004ac:	f001 feca 	bl	8002244 <HAL_I2C_Init>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004b6:	f000 f8f9 	bl	80006ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004ba:	2100      	movs	r1, #0
 80004bc:	4809      	ldr	r0, [pc, #36]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004be:	f001 ff5c 	bl	800237a <HAL_I2CEx_ConfigAnalogFilter>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004c8:	f000 f8f0 	bl	80006ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004cc:	2100      	movs	r1, #0
 80004ce:	4805      	ldr	r0, [pc, #20]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004d0:	f001 ff9e 	bl	8002410 <HAL_I2CEx_ConfigDigitalFilter>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004da:	f000 f8e7 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	200000d4 	.word	0x200000d4
 80004e8:	40005400 	.word	0x40005400
 80004ec:	00201d2b 	.word	0x00201d2b

080004f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000564 <MX_SPI1_Init+0x74>)
 80004f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000568 <MX_SPI1_Init+0x78>)
 80004f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000564 <MX_SPI1_Init+0x74>)
 80004fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000500:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000502:	4b18      	ldr	r3, [pc, #96]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000504:	2200      	movs	r2, #0
 8000506:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000508:	4b16      	ldr	r3, [pc, #88]	@ (8000564 <MX_SPI1_Init+0x74>)
 800050a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800050e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000510:	4b14      	ldr	r3, [pc, #80]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000512:	2200      	movs	r2, #0
 8000514:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000516:	4b13      	ldr	r3, [pc, #76]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000518:	2200      	movs	r2, #0
 800051a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800051c:	4b11      	ldr	r3, [pc, #68]	@ (8000564 <MX_SPI1_Init+0x74>)
 800051e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000522:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000524:	4b0f      	ldr	r3, [pc, #60]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000526:	2208      	movs	r2, #8
 8000528:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800052a:	4b0e      	ldr	r3, [pc, #56]	@ (8000564 <MX_SPI1_Init+0x74>)
 800052c:	2200      	movs	r2, #0
 800052e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000530:	4b0c      	ldr	r3, [pc, #48]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000532:	2200      	movs	r2, #0
 8000534:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000536:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000538:	2200      	movs	r2, #0
 800053a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800053c:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <MX_SPI1_Init+0x74>)
 800053e:	2207      	movs	r2, #7
 8000540:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000542:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000544:	2200      	movs	r2, #0
 8000546:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000548:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <MX_SPI1_Init+0x74>)
 800054a:	2208      	movs	r2, #8
 800054c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800054e:	4805      	ldr	r0, [pc, #20]	@ (8000564 <MX_SPI1_Init+0x74>)
 8000550:	f003 fc30 	bl	8003db4 <HAL_SPI_Init>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800055a:	f000 f8a7 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	20000128 	.word	0x20000128
 8000568:	40013000 	.word	0x40013000

0800056c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000570:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <MX_USB_PCD_Init+0x3c>)
 8000572:	4a0e      	ldr	r2, [pc, #56]	@ (80005ac <MX_USB_PCD_Init+0x40>)
 8000574:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000576:	4b0c      	ldr	r3, [pc, #48]	@ (80005a8 <MX_USB_PCD_Init+0x3c>)
 8000578:	2208      	movs	r2, #8
 800057a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800057c:	4b0a      	ldr	r3, [pc, #40]	@ (80005a8 <MX_USB_PCD_Init+0x3c>)
 800057e:	2202      	movs	r2, #2
 8000580:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000582:	4b09      	ldr	r3, [pc, #36]	@ (80005a8 <MX_USB_PCD_Init+0x3c>)
 8000584:	2202      	movs	r2, #2
 8000586:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000588:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <MX_USB_PCD_Init+0x3c>)
 800058a:	2200      	movs	r2, #0
 800058c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800058e:	4b06      	ldr	r3, [pc, #24]	@ (80005a8 <MX_USB_PCD_Init+0x3c>)
 8000590:	2200      	movs	r2, #0
 8000592:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000594:	4804      	ldr	r0, [pc, #16]	@ (80005a8 <MX_USB_PCD_Init+0x3c>)
 8000596:	f001 ff87 	bl	80024a8 <HAL_PCD_Init>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80005a0:	f000 f884 	bl	80006ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80005a4:	bf00      	nop
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	2000018c 	.word	0x2000018c
 80005ac:	40005c00 	.word	0x40005c00

080005b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08a      	sub	sp, #40	@ 0x28
 80005b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b6:	f107 0314 	add.w	r3, r7, #20
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
 80005be:	605a      	str	r2, [r3, #4]
 80005c0:	609a      	str	r2, [r3, #8]
 80005c2:	60da      	str	r2, [r3, #12]
 80005c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005c6:	4b37      	ldr	r3, [pc, #220]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	4a36      	ldr	r2, [pc, #216]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005d0:	6153      	str	r3, [r2, #20]
 80005d2:	4b34      	ldr	r3, [pc, #208]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005de:	4b31      	ldr	r3, [pc, #196]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	4a30      	ldr	r2, [pc, #192]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80005e8:	6153      	str	r3, [r2, #20]
 80005ea:	4b2e      	ldr	r3, [pc, #184]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005f6:	4b2b      	ldr	r3, [pc, #172]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	4a2a      	ldr	r2, [pc, #168]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 80005fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000600:	6153      	str	r3, [r2, #20]
 8000602:	4b28      	ldr	r3, [pc, #160]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060e:	4b25      	ldr	r3, [pc, #148]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 8000614:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000618:	6153      	str	r3, [r2, #20]
 800061a:	4b22      	ldr	r3, [pc, #136]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000626:	4b1f      	ldr	r3, [pc, #124]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	4a1e      	ldr	r2, [pc, #120]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 800062c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000630:	6153      	str	r3, [r2, #20]
 8000632:	4b1c      	ldr	r3, [pc, #112]	@ (80006a4 <MX_GPIO_Init+0xf4>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800063e:	2200      	movs	r2, #0
 8000640:	f64f 7108 	movw	r1, #65288	@ 0xff08
 8000644:	4818      	ldr	r0, [pc, #96]	@ (80006a8 <MX_GPIO_Init+0xf8>)
 8000646:	f001 fde5 	bl	8002214 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800064a:	2337      	movs	r3, #55	@ 0x37
 800064c:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800064e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000652:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	4619      	mov	r1, r3
 800065e:	4812      	ldr	r0, [pc, #72]	@ (80006a8 <MX_GPIO_Init+0xf8>)
 8000660:	f001 fc5e 	bl	8001f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000664:	f64f 7308 	movw	r3, #65288	@ 0xff08
 8000668:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066a:	2301      	movs	r3, #1
 800066c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	2300      	movs	r3, #0
 8000670:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000672:	2300      	movs	r3, #0
 8000674:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000676:	f107 0314 	add.w	r3, r7, #20
 800067a:	4619      	mov	r1, r3
 800067c:	480a      	ldr	r0, [pc, #40]	@ (80006a8 <MX_GPIO_Init+0xf8>)
 800067e:	f001 fc4f 	bl	8001f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000682:	2301      	movs	r3, #1
 8000684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000686:	2300      	movs	r3, #0
 8000688:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	2300      	movs	r3, #0
 800068c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	4619      	mov	r1, r3
 8000694:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000698:	f001 fc42 	bl	8001f20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800069c:	bf00      	nop
 800069e:	3728      	adds	r7, #40	@ 0x28
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	40021000 	.word	0x40021000
 80006a8:	48001000 	.word	0x48001000

080006ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b0:	b672      	cpsid	i
}
 80006b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b4:	bf00      	nop
 80006b6:	e7fd      	b.n	80006b4 <Error_Handler+0x8>

080006b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006be:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <HAL_MspInit+0x44>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	4a0e      	ldr	r2, [pc, #56]	@ (80006fc <HAL_MspInit+0x44>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6193      	str	r3, [r2, #24]
 80006ca:	4b0c      	ldr	r3, [pc, #48]	@ (80006fc <HAL_MspInit+0x44>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d6:	4b09      	ldr	r3, [pc, #36]	@ (80006fc <HAL_MspInit+0x44>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	4a08      	ldr	r2, [pc, #32]	@ (80006fc <HAL_MspInit+0x44>)
 80006dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e0:	61d3      	str	r3, [r2, #28]
 80006e2:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <HAL_MspInit+0x44>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006ee:	2007      	movs	r0, #7
 80006f0:	f001 fbe2 	bl	8001eb8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f4:	bf00      	nop
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000

08000700 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08a      	sub	sp, #40	@ 0x28
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000708:	f107 0314 	add.w	r3, r7, #20
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a15      	ldr	r2, [pc, #84]	@ (8000774 <HAL_ADC_MspInit+0x74>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d123      	bne.n	800076a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 8000722:	4b15      	ldr	r3, [pc, #84]	@ (8000778 <HAL_ADC_MspInit+0x78>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	4a14      	ldr	r2, [pc, #80]	@ (8000778 <HAL_ADC_MspInit+0x78>)
 8000728:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800072c:	6153      	str	r3, [r2, #20]
 800072e:	4b12      	ldr	r3, [pc, #72]	@ (8000778 <HAL_ADC_MspInit+0x78>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <HAL_ADC_MspInit+0x78>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4a0e      	ldr	r2, [pc, #56]	@ (8000778 <HAL_ADC_MspInit+0x78>)
 8000740:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000744:	6153      	str	r3, [r2, #20]
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <HAL_ADC_MspInit+0x78>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PB1     ------> ADC3_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000752:	2302      	movs	r3, #2
 8000754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000756:	2303      	movs	r3, #3
 8000758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	4619      	mov	r1, r3
 8000764:	4805      	ldr	r0, [pc, #20]	@ (800077c <HAL_ADC_MspInit+0x7c>)
 8000766:	f001 fbdb 	bl	8001f20 <HAL_GPIO_Init>

  /* USER CODE END ADC3_MspInit 1 */

  }

}
 800076a:	bf00      	nop
 800076c:	3728      	adds	r7, #40	@ 0x28
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	50000400 	.word	0x50000400
 8000778:	40021000 	.word	0x40021000
 800077c:	48000400 	.word	0x48000400

08000780 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	@ 0x28
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000788:	f107 0314 	add.w	r3, r7, #20
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a17      	ldr	r2, [pc, #92]	@ (80007fc <HAL_I2C_MspInit+0x7c>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d127      	bne.n	80007f2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	4b17      	ldr	r3, [pc, #92]	@ (8000800 <HAL_I2C_MspInit+0x80>)
 80007a4:	695b      	ldr	r3, [r3, #20]
 80007a6:	4a16      	ldr	r2, [pc, #88]	@ (8000800 <HAL_I2C_MspInit+0x80>)
 80007a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007ac:	6153      	str	r3, [r2, #20]
 80007ae:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <HAL_I2C_MspInit+0x80>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80007ba:	23c0      	movs	r3, #192	@ 0xc0
 80007bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007be:	2312      	movs	r3, #18
 80007c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007c2:	2301      	movs	r3, #1
 80007c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c6:	2303      	movs	r3, #3
 80007c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007ca:	2304      	movs	r3, #4
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	4619      	mov	r1, r3
 80007d4:	480b      	ldr	r0, [pc, #44]	@ (8000804 <HAL_I2C_MspInit+0x84>)
 80007d6:	f001 fba3 	bl	8001f20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007da:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <HAL_I2C_MspInit+0x80>)
 80007dc:	69db      	ldr	r3, [r3, #28]
 80007de:	4a08      	ldr	r2, [pc, #32]	@ (8000800 <HAL_I2C_MspInit+0x80>)
 80007e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007e4:	61d3      	str	r3, [r2, #28]
 80007e6:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <HAL_I2C_MspInit+0x80>)
 80007e8:	69db      	ldr	r3, [r3, #28]
 80007ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80007f2:	bf00      	nop
 80007f4:	3728      	adds	r7, #40	@ 0x28
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40005400 	.word	0x40005400
 8000800:	40021000 	.word	0x40021000
 8000804:	48000400 	.word	0x48000400

08000808 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	@ 0x28
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a17      	ldr	r2, [pc, #92]	@ (8000884 <HAL_SPI_MspInit+0x7c>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d128      	bne.n	800087c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800082a:	4b17      	ldr	r3, [pc, #92]	@ (8000888 <HAL_SPI_MspInit+0x80>)
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	4a16      	ldr	r2, [pc, #88]	@ (8000888 <HAL_SPI_MspInit+0x80>)
 8000830:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000834:	6193      	str	r3, [r2, #24]
 8000836:	4b14      	ldr	r3, [pc, #80]	@ (8000888 <HAL_SPI_MspInit+0x80>)
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <HAL_SPI_MspInit+0x80>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	4a10      	ldr	r2, [pc, #64]	@ (8000888 <HAL_SPI_MspInit+0x80>)
 8000848:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800084c:	6153      	str	r3, [r2, #20]
 800084e:	4b0e      	ldr	r3, [pc, #56]	@ (8000888 <HAL_SPI_MspInit+0x80>)
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800085a:	23e0      	movs	r3, #224	@ 0xe0
 800085c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085e:	2302      	movs	r3, #2
 8000860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000866:	2303      	movs	r3, #3
 8000868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800086a:	2305      	movs	r3, #5
 800086c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086e:	f107 0314 	add.w	r3, r7, #20
 8000872:	4619      	mov	r1, r3
 8000874:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000878:	f001 fb52 	bl	8001f20 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800087c:	bf00      	nop
 800087e:	3728      	adds	r7, #40	@ 0x28
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40013000 	.word	0x40013000
 8000888:	40021000 	.word	0x40021000

0800088c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	@ 0x28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a18      	ldr	r2, [pc, #96]	@ (800090c <HAL_PCD_MspInit+0x80>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d129      	bne.n	8000902 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <HAL_PCD_MspInit+0x84>)
 80008b0:	695b      	ldr	r3, [r3, #20]
 80008b2:	4a17      	ldr	r2, [pc, #92]	@ (8000910 <HAL_PCD_MspInit+0x84>)
 80008b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008b8:	6153      	str	r3, [r2, #20]
 80008ba:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <HAL_PCD_MspInit+0x84>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80008c6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008d4:	2303      	movs	r3, #3
 80008d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80008d8:	230e      	movs	r3, #14
 80008da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	4619      	mov	r1, r3
 80008e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e6:	f001 fb1b 	bl	8001f20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <HAL_PCD_MspInit+0x84>)
 80008ec:	69db      	ldr	r3, [r3, #28]
 80008ee:	4a08      	ldr	r2, [pc, #32]	@ (8000910 <HAL_PCD_MspInit+0x84>)
 80008f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80008f4:	61d3      	str	r3, [r2, #28]
 80008f6:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <HAL_PCD_MspInit+0x84>)
 80008f8:	69db      	ldr	r3, [r3, #28]
 80008fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_MspInit 1 */

  }

}
 8000902:	bf00      	nop
 8000904:	3728      	adds	r7, #40	@ 0x28
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40005c00 	.word	0x40005c00
 8000910:	40021000 	.word	0x40021000

08000914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <NMI_Handler+0x4>

0800091c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <HardFault_Handler+0x4>

08000924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <MemManage_Handler+0x4>

0800092c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <BusFault_Handler+0x4>

08000934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <UsageFault_Handler+0x4>

0800093c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800095c:	bf00      	nop
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr

08000966 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800096a:	f000 f927 	bl	8000bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}

08000972 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b086      	sub	sp, #24
 8000976:	af00      	add	r7, sp, #0
 8000978:	60f8      	str	r0, [r7, #12]
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
 8000982:	e00a      	b.n	800099a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000984:	f3af 8000 	nop.w
 8000988:	4601      	mov	r1, r0
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	1c5a      	adds	r2, r3, #1
 800098e:	60ba      	str	r2, [r7, #8]
 8000990:	b2ca      	uxtb	r2, r1
 8000992:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	3301      	adds	r3, #1
 8000998:	617b      	str	r3, [r7, #20]
 800099a:	697a      	ldr	r2, [r7, #20]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	429a      	cmp	r2, r3
 80009a0:	dbf0      	blt.n	8000984 <_read+0x12>
  }

  return len;
 80009a2:	687b      	ldr	r3, [r7, #4]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3718      	adds	r7, #24
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b086      	sub	sp, #24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	e009      	b.n	80009d2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	1c5a      	adds	r2, r3, #1
 80009c2:	60ba      	str	r2, [r7, #8]
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	3301      	adds	r3, #1
 80009d0:	617b      	str	r3, [r7, #20]
 80009d2:	697a      	ldr	r2, [r7, #20]
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	dbf1      	blt.n	80009be <_write+0x12>
  }
  return len;
 80009da:	687b      	ldr	r3, [r7, #4]
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3718      	adds	r7, #24
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <_close>:

int _close(int file)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a0c:	605a      	str	r2, [r3, #4]
  return 0;
 8000a0e:	2300      	movs	r3, #0
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <_isatty>:

int _isatty(int file)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a24:	2301      	movs	r3, #1
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	370c      	adds	r7, #12
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a32:	b480      	push	{r7}
 8000a34:	b085      	sub	sp, #20
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	60f8      	str	r0, [r7, #12]
 8000a3a:	60b9      	str	r1, [r7, #8]
 8000a3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a3e:	2300      	movs	r3, #0
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a54:	4a14      	ldr	r2, [pc, #80]	@ (8000aa8 <_sbrk+0x5c>)
 8000a56:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <_sbrk+0x60>)
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a60:	4b13      	ldr	r3, [pc, #76]	@ (8000ab0 <_sbrk+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d102      	bne.n	8000a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <_sbrk+0x64>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	@ (8000ab4 <_sbrk+0x68>)
 8000a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a6e:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <_sbrk+0x64>)
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4413      	add	r3, r2
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d207      	bcs.n	8000a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a7c:	f003 fbe4 	bl	8004248 <__errno>
 8000a80:	4603      	mov	r3, r0
 8000a82:	220c      	movs	r2, #12
 8000a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8a:	e009      	b.n	8000aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a8c:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <_sbrk+0x64>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a92:	4b07      	ldr	r3, [pc, #28]	@ (8000ab0 <_sbrk+0x64>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	4a05      	ldr	r2, [pc, #20]	@ (8000ab0 <_sbrk+0x64>)
 8000a9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	2000a000 	.word	0x2000a000
 8000aac:	00000400 	.word	0x00000400
 8000ab0:	20000464 	.word	0x20000464
 8000ab4:	200005b8 	.word	0x200005b8

08000ab8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000abc:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <SystemInit+0x20>)
 8000abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ac2:	4a05      	ldr	r2, [pc, #20]	@ (8000ad8 <SystemInit+0x20>)
 8000ac4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ac8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000adc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b14 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ae0:	f7ff ffea 	bl	8000ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae4:	480c      	ldr	r0, [pc, #48]	@ (8000b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ae6:	490d      	ldr	r1, [pc, #52]	@ (8000b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8000b20 <LoopForever+0xe>)
  movs r3, #0
 8000aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aec:	e002      	b.n	8000af4 <LoopCopyDataInit>

08000aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af2:	3304      	adds	r3, #4

08000af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af8:	d3f9      	bcc.n	8000aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afa:	4a0a      	ldr	r2, [pc, #40]	@ (8000b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000afc:	4c0a      	ldr	r4, [pc, #40]	@ (8000b28 <LoopForever+0x16>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b00:	e001      	b.n	8000b06 <LoopFillZerobss>

08000b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b04:	3204      	adds	r2, #4

08000b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b08:	d3fb      	bcc.n	8000b02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b0a:	f003 fba3 	bl	8004254 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b0e:	f7ff fbaf 	bl	8000270 <main>

08000b12 <LoopForever>:

LoopForever:
    b LoopForever
 8000b12:	e7fe      	b.n	8000b12 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b14:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b1c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b20:	08004e78 	.word	0x08004e78
  ldr r2, =_sbss
 8000b24:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b28:	200005b8 	.word	0x200005b8

08000b2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b2c:	e7fe      	b.n	8000b2c <ADC1_2_IRQHandler>
	...

08000b30 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <HAL_Init+0x28>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	@ (8000b58 <HAL_Init+0x28>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b40:	2003      	movs	r0, #3
 8000b42:	f001 f9b9 	bl	8001eb8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b46:	2000      	movs	r0, #0
 8000b48:	f000 f808 	bl	8000b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4c:	f7ff fdb4 	bl	80006b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40022000 	.word	0x40022000

08000b5c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b64:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <HAL_InitTick+0x54>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <HAL_InitTick+0x58>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f001 f9c3 	bl	8001f06 <HAL_SYSTICK_Config>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00e      	b.n	8000ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b0f      	cmp	r3, #15
 8000b8e:	d80a      	bhi.n	8000ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	f001 f999 	bl	8001ece <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b9c:	4a06      	ldr	r2, [pc, #24]	@ (8000bb8 <HAL_InitTick+0x5c>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000000 	.word	0x20000000
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000004 	.word	0x20000004

08000bbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <HAL_IncTick+0x20>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <HAL_IncTick+0x24>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <HAL_IncTick+0x24>)
 8000bce:	6013      	str	r3, [r2, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	20000008 	.word	0x20000008
 8000be0:	20000468 	.word	0x20000468

08000be4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000be8:	4b03      	ldr	r3, [pc, #12]	@ (8000bf8 <HAL_GetTick+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	20000468 	.word	0x20000468

08000bfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b09a      	sub	sp, #104	@ 0x68
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c04:	2300      	movs	r3, #0
 8000c06:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d101      	bne.n	8000c1c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	e1c9      	b.n	8000fb0 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c26:	f003 0310 	and.w	r3, r3, #16
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d176      	bne.n	8000d1c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d152      	bne.n	8000cdc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2200      	movs	r2, #0
 8000c3a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff fd55 	bl	8000700 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d13b      	bne.n	8000cdc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f001 f80f 	bl	8001c88 <ADC_Disable>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c74:	f003 0310 	and.w	r3, r3, #16
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d12f      	bne.n	8000cdc <HAL_ADC_Init+0xe0>
 8000c7c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d12b      	bne.n	8000cdc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c88:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000c8c:	f023 0302 	bic.w	r3, r3, #2
 8000c90:	f043 0202 	orr.w	r2, r3, #2
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	689a      	ldr	r2, [r3, #8]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000ca6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	689a      	ldr	r2, [r3, #8]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000cb6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000cb8:	4b86      	ldr	r3, [pc, #536]	@ (8000ed4 <HAL_ADC_Init+0x2d8>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a86      	ldr	r2, [pc, #536]	@ (8000ed8 <HAL_ADC_Init+0x2dc>)
 8000cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc2:	0c9a      	lsrs	r2, r3, #18
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	4413      	add	r3, r2
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000cce:	e002      	b.n	8000cd6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d1f9      	bne.n	8000cd0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d007      	beq.n	8000cfa <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000cf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cf8:	d110      	bne.n	8000d1c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfe:	f023 0312 	bic.w	r3, r3, #18
 8000d02:	f043 0210 	orr.w	r2, r3, #16
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d0e:	f043 0201 	orr.w	r2, r3, #1
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d20:	f003 0310 	and.w	r3, r3, #16
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	f040 8136 	bne.w	8000f96 <HAL_ADC_Init+0x39a>
 8000d2a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8131 	bne.w	8000f96 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8129 	bne.w	8000f96 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d48:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000d4c:	f043 0202 	orr.w	r2, r3, #2
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d5c:	d004      	beq.n	8000d68 <HAL_ADC_Init+0x16c>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a5e      	ldr	r2, [pc, #376]	@ (8000edc <HAL_ADC_Init+0x2e0>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d101      	bne.n	8000d6c <HAL_ADC_Init+0x170>
 8000d68:	4b5d      	ldr	r3, [pc, #372]	@ (8000ee0 <HAL_ADC_Init+0x2e4>)
 8000d6a:	e000      	b.n	8000d6e <HAL_ADC_Init+0x172>
 8000d6c:	4b5d      	ldr	r3, [pc, #372]	@ (8000ee4 <HAL_ADC_Init+0x2e8>)
 8000d6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d78:	d102      	bne.n	8000d80 <HAL_ADC_Init+0x184>
 8000d7a:	4b58      	ldr	r3, [pc, #352]	@ (8000edc <HAL_ADC_Init+0x2e0>)
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	e01a      	b.n	8000db6 <HAL_ADC_Init+0x1ba>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a55      	ldr	r2, [pc, #340]	@ (8000edc <HAL_ADC_Init+0x2e0>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d103      	bne.n	8000d92 <HAL_ADC_Init+0x196>
 8000d8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	e011      	b.n	8000db6 <HAL_ADC_Init+0x1ba>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a54      	ldr	r2, [pc, #336]	@ (8000ee8 <HAL_ADC_Init+0x2ec>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d102      	bne.n	8000da2 <HAL_ADC_Init+0x1a6>
 8000d9c:	4b53      	ldr	r3, [pc, #332]	@ (8000eec <HAL_ADC_Init+0x2f0>)
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	e009      	b.n	8000db6 <HAL_ADC_Init+0x1ba>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a51      	ldr	r2, [pc, #324]	@ (8000eec <HAL_ADC_Init+0x2f0>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d102      	bne.n	8000db2 <HAL_ADC_Init+0x1b6>
 8000dac:	4b4e      	ldr	r3, [pc, #312]	@ (8000ee8 <HAL_ADC_Init+0x2ec>)
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	e001      	b.n	8000db6 <HAL_ADC_Init+0x1ba>
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	f003 0303 	and.w	r3, r3, #3
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d108      	bne.n	8000dd6 <HAL_ADC_Init+0x1da>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d101      	bne.n	8000dd6 <HAL_ADC_Init+0x1da>
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e000      	b.n	8000dd8 <HAL_ADC_Init+0x1dc>
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d11c      	bne.n	8000e16 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000ddc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d010      	beq.n	8000e04 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	f003 0303 	and.w	r3, r3, #3
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d107      	bne.n	8000dfe <HAL_ADC_Init+0x202>
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d101      	bne.n	8000dfe <HAL_ADC_Init+0x202>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e000      	b.n	8000e00 <HAL_ADC_Init+0x204>
 8000dfe:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d108      	bne.n	8000e16 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000e04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	431a      	orrs	r2, r3
 8000e12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e14:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	7e5b      	ldrb	r3, [r3, #25]
 8000e1a:	035b      	lsls	r3, r3, #13
 8000e1c:	687a      	ldr	r2, [r7, #4]
 8000e1e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000e20:	2a01      	cmp	r2, #1
 8000e22:	d002      	beq.n	8000e2a <HAL_ADC_Init+0x22e>
 8000e24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e28:	e000      	b.n	8000e2c <HAL_ADC_Init+0x230>
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	431a      	orrs	r2, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d11b      	bne.n	8000e82 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	7e5b      	ldrb	r3, [r3, #25]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d109      	bne.n	8000e66 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e56:	3b01      	subs	r3, #1
 8000e58:	045a      	lsls	r2, r3, #17
 8000e5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e62:	663b      	str	r3, [r7, #96]	@ 0x60
 8000e64:	e00d      	b.n	8000e82 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000e6e:	f043 0220 	orr.w	r2, r3, #32
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e7a:	f043 0201 	orr.w	r2, r3, #1
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d03a      	beq.n	8000f00 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a16      	ldr	r2, [pc, #88]	@ (8000ee8 <HAL_ADC_Init+0x2ec>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d004      	beq.n	8000e9e <HAL_ADC_Init+0x2a2>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a14      	ldr	r2, [pc, #80]	@ (8000eec <HAL_ADC_Init+0x2f0>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d128      	bne.n	8000ef0 <HAL_ADC_Init+0x2f4>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea2:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8000ea6:	d012      	beq.n	8000ece <HAL_ADC_Init+0x2d2>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000eb0:	d00a      	beq.n	8000ec8 <HAL_ADC_Init+0x2cc>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eb6:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8000eba:	d002      	beq.n	8000ec2 <HAL_ADC_Init+0x2c6>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ec0:	e018      	b.n	8000ef4 <HAL_ADC_Init+0x2f8>
 8000ec2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ec6:	e015      	b.n	8000ef4 <HAL_ADC_Init+0x2f8>
 8000ec8:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8000ecc:	e012      	b.n	8000ef4 <HAL_ADC_Init+0x2f8>
 8000ece:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000ed2:	e00f      	b.n	8000ef4 <HAL_ADC_Init+0x2f8>
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	431bde83 	.word	0x431bde83
 8000edc:	50000100 	.word	0x50000100
 8000ee0:	50000300 	.word	0x50000300
 8000ee4:	50000700 	.word	0x50000700
 8000ee8:	50000400 	.word	0x50000400
 8000eec:	50000500 	.word	0x50000500
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000efc:	4313      	orrs	r3, r2
 8000efe:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d114      	bne.n	8000f38 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	6812      	ldr	r2, [r2, #0]
 8000f18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f1c:	f023 0302 	bic.w	r3, r3, #2
 8000f20:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	7e1b      	ldrb	r3, [r3, #24]
 8000f26:	039a      	lsls	r2, r3, #14
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	4313      	orrs	r3, r2
 8000f32:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000f34:	4313      	orrs	r3, r2
 8000f36:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	68da      	ldr	r2, [r3, #12]
 8000f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb8 <HAL_ADC_Init+0x3bc>)
 8000f40:	4013      	ands	r3, r2
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	6812      	ldr	r2, [r2, #0]
 8000f46:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000f48:	430b      	orrs	r3, r1
 8000f4a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	691b      	ldr	r3, [r3, #16]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d10c      	bne.n	8000f6e <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f023 010f 	bic.w	r1, r3, #15
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	1e5a      	subs	r2, r3, #1
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f6c:	e007      	b.n	8000f7e <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f022 020f 	bic.w	r2, r2, #15
 8000f7c:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2200      	movs	r2, #0
 8000f82:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f88:	f023 0303 	bic.w	r3, r3, #3
 8000f8c:	f043 0201 	orr.w	r2, r3, #1
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f94:	e00a      	b.n	8000fac <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	f023 0312 	bic.w	r3, r3, #18
 8000f9e:	f043 0210 	orr.w	r2, r3, #16
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000fac:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3768      	adds	r7, #104	@ 0x68
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	fff0c007 	.word	0xfff0c007

08000fbc <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f003 0304 	and.w	r3, r3, #4
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	f040 80f9 	bne.w	80011ca <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d101      	bne.n	8000fe6 <HAL_ADC_Start+0x2a>
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	e0f4      	b.n	80011d0 <HAL_ADC_Start+0x214>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 fde6 	bl	8001bc0 <ADC_Enable>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f040 80e0 	bne.w	80011c0 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001004:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001008:	f023 0301 	bic.w	r3, r3, #1
 800100c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800101c:	d004      	beq.n	8001028 <HAL_ADC_Start+0x6c>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a6d      	ldr	r2, [pc, #436]	@ (80011d8 <HAL_ADC_Start+0x21c>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d106      	bne.n	8001036 <HAL_ADC_Start+0x7a>
 8001028:	4b6c      	ldr	r3, [pc, #432]	@ (80011dc <HAL_ADC_Start+0x220>)
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f003 031f 	and.w	r3, r3, #31
 8001030:	2b00      	cmp	r3, #0
 8001032:	d010      	beq.n	8001056 <HAL_ADC_Start+0x9a>
 8001034:	e005      	b.n	8001042 <HAL_ADC_Start+0x86>
 8001036:	4b6a      	ldr	r3, [pc, #424]	@ (80011e0 <HAL_ADC_Start+0x224>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	f003 031f 	and.w	r3, r3, #31
 800103e:	2b00      	cmp	r3, #0
 8001040:	d009      	beq.n	8001056 <HAL_ADC_Start+0x9a>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800104a:	d004      	beq.n	8001056 <HAL_ADC_Start+0x9a>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a64      	ldr	r2, [pc, #400]	@ (80011e4 <HAL_ADC_Start+0x228>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d115      	bne.n	8001082 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d036      	beq.n	80010de <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001074:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001078:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001080:	e02d      	b.n	80010de <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001086:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001096:	d004      	beq.n	80010a2 <HAL_ADC_Start+0xe6>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a4e      	ldr	r2, [pc, #312]	@ (80011d8 <HAL_ADC_Start+0x21c>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d10a      	bne.n	80010b8 <HAL_ADC_Start+0xfc>
 80010a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	bf14      	ite	ne
 80010b0:	2301      	movne	r3, #1
 80010b2:	2300      	moveq	r3, #0
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	e008      	b.n	80010ca <HAL_ADC_Start+0x10e>
 80010b8:	4b4a      	ldr	r3, [pc, #296]	@ (80011e4 <HAL_ADC_Start+0x228>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	bf14      	ite	ne
 80010c4:	2301      	movne	r3, #1
 80010c6:	2300      	moveq	r3, #0
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d007      	beq.n	80010de <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80010d6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80010ea:	d106      	bne.n	80010fa <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f0:	f023 0206 	bic.w	r2, r3, #6
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	645a      	str	r2, [r3, #68]	@ 0x44
 80010f8:	e002      	b.n	8001100 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	221c      	movs	r2, #28
 800110e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001118:	d004      	beq.n	8001124 <HAL_ADC_Start+0x168>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a2e      	ldr	r2, [pc, #184]	@ (80011d8 <HAL_ADC_Start+0x21c>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d106      	bne.n	8001132 <HAL_ADC_Start+0x176>
 8001124:	4b2d      	ldr	r3, [pc, #180]	@ (80011dc <HAL_ADC_Start+0x220>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f003 031f 	and.w	r3, r3, #31
 800112c:	2b00      	cmp	r3, #0
 800112e:	d03e      	beq.n	80011ae <HAL_ADC_Start+0x1f2>
 8001130:	e005      	b.n	800113e <HAL_ADC_Start+0x182>
 8001132:	4b2b      	ldr	r3, [pc, #172]	@ (80011e0 <HAL_ADC_Start+0x224>)
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	f003 031f 	and.w	r3, r3, #31
 800113a:	2b00      	cmp	r3, #0
 800113c:	d037      	beq.n	80011ae <HAL_ADC_Start+0x1f2>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001146:	d004      	beq.n	8001152 <HAL_ADC_Start+0x196>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a22      	ldr	r2, [pc, #136]	@ (80011d8 <HAL_ADC_Start+0x21c>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d106      	bne.n	8001160 <HAL_ADC_Start+0x1a4>
 8001152:	4b22      	ldr	r3, [pc, #136]	@ (80011dc <HAL_ADC_Start+0x220>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	f003 031f 	and.w	r3, r3, #31
 800115a:	2b05      	cmp	r3, #5
 800115c:	d027      	beq.n	80011ae <HAL_ADC_Start+0x1f2>
 800115e:	e005      	b.n	800116c <HAL_ADC_Start+0x1b0>
 8001160:	4b1f      	ldr	r3, [pc, #124]	@ (80011e0 <HAL_ADC_Start+0x224>)
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 031f 	and.w	r3, r3, #31
 8001168:	2b05      	cmp	r3, #5
 800116a:	d020      	beq.n	80011ae <HAL_ADC_Start+0x1f2>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001174:	d004      	beq.n	8001180 <HAL_ADC_Start+0x1c4>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a17      	ldr	r2, [pc, #92]	@ (80011d8 <HAL_ADC_Start+0x21c>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d106      	bne.n	800118e <HAL_ADC_Start+0x1d2>
 8001180:	4b16      	ldr	r3, [pc, #88]	@ (80011dc <HAL_ADC_Start+0x220>)
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f003 031f 	and.w	r3, r3, #31
 8001188:	2b09      	cmp	r3, #9
 800118a:	d010      	beq.n	80011ae <HAL_ADC_Start+0x1f2>
 800118c:	e005      	b.n	800119a <HAL_ADC_Start+0x1de>
 800118e:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <HAL_ADC_Start+0x224>)
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	2b09      	cmp	r3, #9
 8001198:	d009      	beq.n	80011ae <HAL_ADC_Start+0x1f2>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011a2:	d004      	beq.n	80011ae <HAL_ADC_Start+0x1f2>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a0e      	ldr	r2, [pc, #56]	@ (80011e4 <HAL_ADC_Start+0x228>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d10f      	bne.n	80011ce <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	689a      	ldr	r2, [r3, #8]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f042 0204 	orr.w	r2, r2, #4
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	e006      	b.n	80011ce <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80011c8:	e001      	b.n	80011ce <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80011ca:	2302      	movs	r3, #2
 80011cc:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	50000100 	.word	0x50000100
 80011dc:	50000300 	.word	0x50000300
 80011e0:	50000700 	.word	0x50000700
 80011e4:	50000400 	.word	0x50000400

080011e8 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	2b08      	cmp	r3, #8
 80011fc:	d102      	bne.n	8001204 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80011fe:	2308      	movs	r3, #8
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	e03a      	b.n	800127a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800120c:	d004      	beq.n	8001218 <HAL_ADC_PollForConversion+0x30>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a72      	ldr	r2, [pc, #456]	@ (80013dc <HAL_ADC_PollForConversion+0x1f4>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d101      	bne.n	800121c <HAL_ADC_PollForConversion+0x34>
 8001218:	4b71      	ldr	r3, [pc, #452]	@ (80013e0 <HAL_ADC_PollForConversion+0x1f8>)
 800121a:	e000      	b.n	800121e <HAL_ADC_PollForConversion+0x36>
 800121c:	4b71      	ldr	r3, [pc, #452]	@ (80013e4 <HAL_ADC_PollForConversion+0x1fc>)
 800121e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f003 031f 	and.w	r3, r3, #31
 8001228:	2b00      	cmp	r3, #0
 800122a:	d112      	bne.n	8001252 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b01      	cmp	r3, #1
 8001238:	d11d      	bne.n	8001276 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	f043 0220 	orr.w	r2, r3, #32
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e0bf      	b.n	80013d2 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d00b      	beq.n	8001276 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001262:	f043 0220 	orr.w	r2, r3, #32
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2200      	movs	r2, #0
 800126e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e0ad      	b.n	80013d2 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001276:	230c      	movs	r3, #12
 8001278:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001282:	d004      	beq.n	800128e <HAL_ADC_PollForConversion+0xa6>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a54      	ldr	r2, [pc, #336]	@ (80013dc <HAL_ADC_PollForConversion+0x1f4>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d106      	bne.n	800129c <HAL_ADC_PollForConversion+0xb4>
 800128e:	4b54      	ldr	r3, [pc, #336]	@ (80013e0 <HAL_ADC_PollForConversion+0x1f8>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 031f 	and.w	r3, r3, #31
 8001296:	2b00      	cmp	r3, #0
 8001298:	d010      	beq.n	80012bc <HAL_ADC_PollForConversion+0xd4>
 800129a:	e005      	b.n	80012a8 <HAL_ADC_PollForConversion+0xc0>
 800129c:	4b51      	ldr	r3, [pc, #324]	@ (80013e4 <HAL_ADC_PollForConversion+0x1fc>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f003 031f 	and.w	r3, r3, #31
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d009      	beq.n	80012bc <HAL_ADC_PollForConversion+0xd4>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012b0:	d004      	beq.n	80012bc <HAL_ADC_PollForConversion+0xd4>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a4c      	ldr	r2, [pc, #304]	@ (80013e8 <HAL_ADC_PollForConversion+0x200>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d104      	bne.n	80012c6 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	e00f      	b.n	80012e6 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012ce:	d004      	beq.n	80012da <HAL_ADC_PollForConversion+0xf2>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a41      	ldr	r2, [pc, #260]	@ (80013dc <HAL_ADC_PollForConversion+0x1f4>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d102      	bne.n	80012e0 <HAL_ADC_PollForConversion+0xf8>
 80012da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012de:	e000      	b.n	80012e2 <HAL_ADC_PollForConversion+0xfa>
 80012e0:	4b41      	ldr	r3, [pc, #260]	@ (80013e8 <HAL_ADC_PollForConversion+0x200>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80012e6:	f7ff fc7d 	bl	8000be4 <HAL_GetTick>
 80012ea:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80012ec:	e021      	b.n	8001332 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f4:	d01d      	beq.n	8001332 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d007      	beq.n	800130c <HAL_ADC_PollForConversion+0x124>
 80012fc:	f7ff fc72 	bl	8000be4 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	d212      	bcs.n	8001332 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	4013      	ands	r3, r2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d10b      	bne.n	8001332 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131e:	f043 0204 	orr.w	r2, r3, #4
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e04f      	b.n	80013d2 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	4013      	ands	r3, r2
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0d6      	beq.n	80012ee <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001344:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001356:	2b00      	cmp	r3, #0
 8001358:	d131      	bne.n	80013be <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001360:	2b00      	cmp	r3, #0
 8001362:	d12c      	bne.n	80013be <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0308 	and.w	r3, r3, #8
 800136e:	2b08      	cmp	r3, #8
 8001370:	d125      	bne.n	80013be <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f003 0304 	and.w	r3, r3, #4
 800137c:	2b00      	cmp	r3, #0
 800137e:	d112      	bne.n	80013a6 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001384:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001390:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d112      	bne.n	80013be <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139c:	f043 0201 	orr.w	r2, r3, #1
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80013a4:	e00b      	b.n	80013be <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013aa:	f043 0220 	orr.w	r2, r3, #32
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b6:	f043 0201 	orr.w	r2, r3, #1
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d103      	bne.n	80013d0 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	50000100 	.word	0x50000100
 80013e0:	50000300 	.word	0x50000300
 80013e4:	50000700 	.word	0x50000700
 80013e8:	50000400 	.word	0x50000400

080013ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
	...

08001408 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001408:	b480      	push	{r7}
 800140a:	b09b      	sub	sp, #108	@ 0x6c
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001412:	2300      	movs	r3, #0
 8001414:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001422:	2b01      	cmp	r3, #1
 8001424:	d101      	bne.n	800142a <HAL_ADC_ConfigChannel+0x22>
 8001426:	2302      	movs	r3, #2
 8001428:	e2c8      	b.n	80019bc <HAL_ADC_ConfigChannel+0x5b4>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2201      	movs	r2, #1
 800142e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	2b00      	cmp	r3, #0
 800143e:	f040 82ac 	bne.w	800199a <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b04      	cmp	r3, #4
 8001448:	d81c      	bhi.n	8001484 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	4613      	mov	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	4413      	add	r3, r2
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	461a      	mov	r2, r3
 800145e:	231f      	movs	r3, #31
 8001460:	4093      	lsls	r3, r2
 8001462:	43db      	mvns	r3, r3
 8001464:	4019      	ands	r1, r3
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	6818      	ldr	r0, [r3, #0]
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	4613      	mov	r3, r2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4413      	add	r3, r2
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	fa00 f203 	lsl.w	r2, r0, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	430a      	orrs	r2, r1
 8001480:	631a      	str	r2, [r3, #48]	@ 0x30
 8001482:	e063      	b.n	800154c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b09      	cmp	r3, #9
 800148a:	d81e      	bhi.n	80014ca <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	3b1e      	subs	r3, #30
 80014a0:	221f      	movs	r2, #31
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43db      	mvns	r3, r3
 80014a8:	4019      	ands	r1, r3
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	4613      	mov	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	3b1e      	subs	r3, #30
 80014bc:	fa00 f203 	lsl.w	r2, r0, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80014c8:	e040      	b.n	800154c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b0e      	cmp	r3, #14
 80014d0:	d81e      	bhi.n	8001510 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685a      	ldr	r2, [r3, #4]
 80014dc:	4613      	mov	r3, r2
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	3b3c      	subs	r3, #60	@ 0x3c
 80014e6:	221f      	movs	r2, #31
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	43db      	mvns	r3, r3
 80014ee:	4019      	ands	r1, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	6818      	ldr	r0, [r3, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685a      	ldr	r2, [r3, #4]
 80014f8:	4613      	mov	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4413      	add	r3, r2
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	3b3c      	subs	r3, #60	@ 0x3c
 8001502:	fa00 f203 	lsl.w	r2, r0, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	430a      	orrs	r2, r1
 800150c:	639a      	str	r2, [r3, #56]	@ 0x38
 800150e:	e01d      	b.n	800154c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	4613      	mov	r3, r2
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	4413      	add	r3, r2
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	3b5a      	subs	r3, #90	@ 0x5a
 8001524:	221f      	movs	r2, #31
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	43db      	mvns	r3, r3
 800152c:	4019      	ands	r1, r3
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	6818      	ldr	r0, [r3, #0]
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685a      	ldr	r2, [r3, #4]
 8001536:	4613      	mov	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4413      	add	r3, r2
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	3b5a      	subs	r3, #90	@ 0x5a
 8001540:	fa00 f203 	lsl.w	r2, r0, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	430a      	orrs	r2, r1
 800154a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f003 030c 	and.w	r3, r3, #12
 8001556:	2b00      	cmp	r3, #0
 8001558:	f040 80e5 	bne.w	8001726 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b09      	cmp	r3, #9
 8001562:	d91c      	bls.n	800159e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	6999      	ldr	r1, [r3, #24]
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	4613      	mov	r3, r2
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	4413      	add	r3, r2
 8001574:	3b1e      	subs	r3, #30
 8001576:	2207      	movs	r2, #7
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	43db      	mvns	r3, r3
 800157e:	4019      	ands	r1, r3
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	6898      	ldr	r0, [r3, #8]
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4613      	mov	r3, r2
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	4413      	add	r3, r2
 800158e:	3b1e      	subs	r3, #30
 8001590:	fa00 f203 	lsl.w	r2, r0, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	430a      	orrs	r2, r1
 800159a:	619a      	str	r2, [r3, #24]
 800159c:	e019      	b.n	80015d2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	6959      	ldr	r1, [r3, #20]
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4613      	mov	r3, r2
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	4413      	add	r3, r2
 80015ae:	2207      	movs	r2, #7
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	43db      	mvns	r3, r3
 80015b6:	4019      	ands	r1, r3
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	6898      	ldr	r0, [r3, #8]
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4613      	mov	r3, r2
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4413      	add	r3, r2
 80015c6:	fa00 f203 	lsl.w	r2, r0, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	430a      	orrs	r2, r1
 80015d0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	695a      	ldr	r2, [r3, #20]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	08db      	lsrs	r3, r3, #3
 80015de:	f003 0303 	and.w	r3, r3, #3
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	3b01      	subs	r3, #1
 80015f0:	2b03      	cmp	r3, #3
 80015f2:	d84f      	bhi.n	8001694 <HAL_ADC_ConfigChannel+0x28c>
 80015f4:	a201      	add	r2, pc, #4	@ (adr r2, 80015fc <HAL_ADC_ConfigChannel+0x1f4>)
 80015f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fa:	bf00      	nop
 80015fc:	0800160d 	.word	0x0800160d
 8001600:	0800162f 	.word	0x0800162f
 8001604:	08001651 	.word	0x08001651
 8001608:	08001673 	.word	0x08001673
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001612:	4b99      	ldr	r3, [pc, #612]	@ (8001878 <HAL_ADC_ConfigChannel+0x470>)
 8001614:	4013      	ands	r3, r2
 8001616:	683a      	ldr	r2, [r7, #0]
 8001618:	6812      	ldr	r2, [r2, #0]
 800161a:	0691      	lsls	r1, r2, #26
 800161c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800161e:	430a      	orrs	r2, r1
 8001620:	431a      	orrs	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800162a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800162c:	e07b      	b.n	8001726 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001634:	4b90      	ldr	r3, [pc, #576]	@ (8001878 <HAL_ADC_ConfigChannel+0x470>)
 8001636:	4013      	ands	r3, r2
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	6812      	ldr	r2, [r2, #0]
 800163c:	0691      	lsls	r1, r2, #26
 800163e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001640:	430a      	orrs	r2, r1
 8001642:	431a      	orrs	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800164c:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800164e:	e06a      	b.n	8001726 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001656:	4b88      	ldr	r3, [pc, #544]	@ (8001878 <HAL_ADC_ConfigChannel+0x470>)
 8001658:	4013      	ands	r3, r2
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	6812      	ldr	r2, [r2, #0]
 800165e:	0691      	lsls	r1, r2, #26
 8001660:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001662:	430a      	orrs	r2, r1
 8001664:	431a      	orrs	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800166e:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001670:	e059      	b.n	8001726 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001678:	4b7f      	ldr	r3, [pc, #508]	@ (8001878 <HAL_ADC_ConfigChannel+0x470>)
 800167a:	4013      	ands	r3, r2
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	6812      	ldr	r2, [r2, #0]
 8001680:	0691      	lsls	r1, r2, #26
 8001682:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001684:	430a      	orrs	r2, r1
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001690:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001692:	e048      	b.n	8001726 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800169a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	069b      	lsls	r3, r3, #26
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d107      	bne.n	80016b8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80016b6:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80016be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	069b      	lsls	r3, r3, #26
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d107      	bne.n	80016dc <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80016da:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80016e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	069b      	lsls	r3, r3, #26
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d107      	bne.n	8001700 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80016fe:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001706:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	069b      	lsls	r3, r3, #26
 8001710:	429a      	cmp	r2, r3
 8001712:	d107      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001722:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001724:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f003 0303 	and.w	r3, r3, #3
 8001730:	2b01      	cmp	r3, #1
 8001732:	d108      	bne.n	8001746 <HAL_ADC_ConfigChannel+0x33e>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	2b01      	cmp	r3, #1
 8001740:	d101      	bne.n	8001746 <HAL_ADC_ConfigChannel+0x33e>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <HAL_ADC_ConfigChannel+0x340>
 8001746:	2300      	movs	r3, #0
 8001748:	2b00      	cmp	r3, #0
 800174a:	f040 8131 	bne.w	80019b0 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d00f      	beq.n	8001776 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2201      	movs	r2, #1
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43da      	mvns	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	400a      	ands	r2, r1
 8001770:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001774:	e049      	b.n	800180a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2201      	movs	r2, #1
 8001784:	409a      	lsls	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b09      	cmp	r3, #9
 8001796:	d91c      	bls.n	80017d2 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6999      	ldr	r1, [r3, #24]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	4613      	mov	r3, r2
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4413      	add	r3, r2
 80017a8:	3b1b      	subs	r3, #27
 80017aa:	2207      	movs	r2, #7
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	4019      	ands	r1, r3
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	6898      	ldr	r0, [r3, #8]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4613      	mov	r3, r2
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	4413      	add	r3, r2
 80017c2:	3b1b      	subs	r3, #27
 80017c4:	fa00 f203 	lsl.w	r2, r0, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	619a      	str	r2, [r3, #24]
 80017d0:	e01b      	b.n	800180a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6959      	ldr	r1, [r3, #20]
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	1c5a      	adds	r2, r3, #1
 80017de:	4613      	mov	r3, r2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	4413      	add	r3, r2
 80017e4:	2207      	movs	r2, #7
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43db      	mvns	r3, r3
 80017ec:	4019      	ands	r1, r3
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	6898      	ldr	r0, [r3, #8]
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	1c5a      	adds	r2, r3, #1
 80017f8:	4613      	mov	r3, r2
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	4413      	add	r3, r2
 80017fe:	fa00 f203 	lsl.w	r2, r0, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	430a      	orrs	r2, r1
 8001808:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001812:	d004      	beq.n	800181e <HAL_ADC_ConfigChannel+0x416>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a18      	ldr	r2, [pc, #96]	@ (800187c <HAL_ADC_ConfigChannel+0x474>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d101      	bne.n	8001822 <HAL_ADC_ConfigChannel+0x41a>
 800181e:	4b18      	ldr	r3, [pc, #96]	@ (8001880 <HAL_ADC_ConfigChannel+0x478>)
 8001820:	e000      	b.n	8001824 <HAL_ADC_ConfigChannel+0x41c>
 8001822:	4b18      	ldr	r3, [pc, #96]	@ (8001884 <HAL_ADC_ConfigChannel+0x47c>)
 8001824:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b10      	cmp	r3, #16
 800182c:	d105      	bne.n	800183a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800182e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001836:	2b00      	cmp	r3, #0
 8001838:	d015      	beq.n	8001866 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800183e:	2b11      	cmp	r3, #17
 8001840:	d105      	bne.n	800184e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800184a:	2b00      	cmp	r3, #0
 800184c:	d00b      	beq.n	8001866 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001852:	2b12      	cmp	r3, #18
 8001854:	f040 80ac 	bne.w	80019b0 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001858:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001860:	2b00      	cmp	r3, #0
 8001862:	f040 80a5 	bne.w	80019b0 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800186e:	d10b      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x480>
 8001870:	4b02      	ldr	r3, [pc, #8]	@ (800187c <HAL_ADC_ConfigChannel+0x474>)
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	e023      	b.n	80018be <HAL_ADC_ConfigChannel+0x4b6>
 8001876:	bf00      	nop
 8001878:	83fff000 	.word	0x83fff000
 800187c:	50000100 	.word	0x50000100
 8001880:	50000300 	.word	0x50000300
 8001884:	50000700 	.word	0x50000700
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a4e      	ldr	r2, [pc, #312]	@ (80019c8 <HAL_ADC_ConfigChannel+0x5c0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d103      	bne.n	800189a <HAL_ADC_ConfigChannel+0x492>
 8001892:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	e011      	b.n	80018be <HAL_ADC_ConfigChannel+0x4b6>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a4b      	ldr	r2, [pc, #300]	@ (80019cc <HAL_ADC_ConfigChannel+0x5c4>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d102      	bne.n	80018aa <HAL_ADC_ConfigChannel+0x4a2>
 80018a4:	4b4a      	ldr	r3, [pc, #296]	@ (80019d0 <HAL_ADC_ConfigChannel+0x5c8>)
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	e009      	b.n	80018be <HAL_ADC_ConfigChannel+0x4b6>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a48      	ldr	r2, [pc, #288]	@ (80019d0 <HAL_ADC_ConfigChannel+0x5c8>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d102      	bne.n	80018ba <HAL_ADC_ConfigChannel+0x4b2>
 80018b4:	4b45      	ldr	r3, [pc, #276]	@ (80019cc <HAL_ADC_ConfigChannel+0x5c4>)
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	e001      	b.n	80018be <HAL_ADC_ConfigChannel+0x4b6>
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 0303 	and.w	r3, r3, #3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d108      	bne.n	80018de <HAL_ADC_ConfigChannel+0x4d6>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d101      	bne.n	80018de <HAL_ADC_ConfigChannel+0x4d6>
 80018da:	2301      	movs	r3, #1
 80018dc:	e000      	b.n	80018e0 <HAL_ADC_ConfigChannel+0x4d8>
 80018de:	2300      	movs	r3, #0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d150      	bne.n	8001986 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80018e4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d010      	beq.n	800190c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d107      	bne.n	8001906 <HAL_ADC_ConfigChannel+0x4fe>
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d101      	bne.n	8001906 <HAL_ADC_ConfigChannel+0x4fe>
 8001902:	2301      	movs	r3, #1
 8001904:	e000      	b.n	8001908 <HAL_ADC_ConfigChannel+0x500>
 8001906:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001908:	2b00      	cmp	r3, #0
 800190a:	d13c      	bne.n	8001986 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b10      	cmp	r3, #16
 8001912:	d11d      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x548>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800191c:	d118      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800191e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001926:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001928:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800192a:	4b2a      	ldr	r3, [pc, #168]	@ (80019d4 <HAL_ADC_ConfigChannel+0x5cc>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a2a      	ldr	r2, [pc, #168]	@ (80019d8 <HAL_ADC_ConfigChannel+0x5d0>)
 8001930:	fba2 2303 	umull	r2, r3, r2, r3
 8001934:	0c9a      	lsrs	r2, r3, #18
 8001936:	4613      	mov	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001940:	e002      	b.n	8001948 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	3b01      	subs	r3, #1
 8001946:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f9      	bne.n	8001942 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800194e:	e02e      	b.n	80019ae <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b11      	cmp	r3, #17
 8001956:	d10b      	bne.n	8001970 <HAL_ADC_ConfigChannel+0x568>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001960:	d106      	bne.n	8001970 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001962:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800196a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800196c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800196e:	e01e      	b.n	80019ae <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b12      	cmp	r3, #18
 8001976:	d11a      	bne.n	80019ae <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001978:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001980:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001982:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001984:	e013      	b.n	80019ae <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	f043 0220 	orr.w	r2, r3, #32
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001998:	e00a      	b.n	80019b0 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	f043 0220 	orr.w	r2, r3, #32
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80019ac:	e000      	b.n	80019b0 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80019ae:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80019b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80019bc:	4618      	mov	r0, r3
 80019be:	376c      	adds	r7, #108	@ 0x6c
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	50000100 	.word	0x50000100
 80019cc:	50000400 	.word	0x50000400
 80019d0:	50000500 	.word	0x50000500
 80019d4:	20000000 	.word	0x20000000
 80019d8:	431bde83 	.word	0x431bde83

080019dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80019dc:	b480      	push	{r7}
 80019de:	b099      	sub	sp, #100	@ 0x64
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019e6:	2300      	movs	r3, #0
 80019e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019f4:	d102      	bne.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80019f6:	4b6d      	ldr	r3, [pc, #436]	@ (8001bac <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	e01a      	b.n	8001a32 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a6a      	ldr	r2, [pc, #424]	@ (8001bac <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d103      	bne.n	8001a0e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001a06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	e011      	b.n	8001a32 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a67      	ldr	r2, [pc, #412]	@ (8001bb0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d102      	bne.n	8001a1e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001a18:	4b66      	ldr	r3, [pc, #408]	@ (8001bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001a1a:	60bb      	str	r3, [r7, #8]
 8001a1c:	e009      	b.n	8001a32 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a64      	ldr	r2, [pc, #400]	@ (8001bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d102      	bne.n	8001a2e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001a28:	4b61      	ldr	r3, [pc, #388]	@ (8001bb0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001a2a:	60bb      	str	r3, [r7, #8]
 8001a2c:	e001      	b.n	8001a32 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e0b0      	b.n	8001b9e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d101      	bne.n	8001a4a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001a46:	2302      	movs	r3, #2
 8001a48:	e0a9      	b.n	8001b9e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f040 808d 	bne.w	8001b7c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 8086 	bne.w	8001b7c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a78:	d004      	beq.n	8001a84 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a4b      	ldr	r2, [pc, #300]	@ (8001bac <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d101      	bne.n	8001a88 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001a84:	4b4c      	ldr	r3, [pc, #304]	@ (8001bb8 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8001a86:	e000      	b.n	8001a8a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001a88:	4b4c      	ldr	r3, [pc, #304]	@ (8001bbc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8001a8a:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d040      	beq.n	8001b16 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001a94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	6859      	ldr	r1, [r3, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001aa6:	035b      	lsls	r3, r3, #13
 8001aa8:	430b      	orrs	r3, r1
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001aae:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d108      	bne.n	8001ad0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001acc:	2301      	movs	r3, #1
 8001ace:	e000      	b.n	8001ad2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d15c      	bne.n	8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 0303 	and.w	r3, r3, #3
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d107      	bne.n	8001af2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d101      	bne.n	8001af2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001aee:	2301      	movs	r3, #1
 8001af0:	e000      	b.n	8001af4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001af2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d14b      	bne.n	8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001af8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001b00:	f023 030f 	bic.w	r3, r3, #15
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	6811      	ldr	r1, [r2, #0]
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	6892      	ldr	r2, [r2, #8]
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b12:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b14:	e03c      	b.n	8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001b16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b20:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d108      	bne.n	8001b42 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d101      	bne.n	8001b42 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e000      	b.n	8001b44 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001b42:	2300      	movs	r3, #0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d123      	bne.n	8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 0303 	and.w	r3, r3, #3
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d107      	bne.n	8001b64 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d101      	bne.n	8001b64 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001b64:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d112      	bne.n	8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001b6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001b72:	f023 030f 	bic.w	r3, r3, #15
 8001b76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001b78:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b7a:	e009      	b.n	8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	f043 0220 	orr.w	r2, r3, #32
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001b8e:	e000      	b.n	8001b92 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b90:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001b9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3764      	adds	r7, #100	@ 0x64
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	50000100 	.word	0x50000100
 8001bb0:	50000400 	.word	0x50000400
 8001bb4:	50000500 	.word	0x50000500
 8001bb8:	50000300 	.word	0x50000300
 8001bbc:	50000700 	.word	0x50000700

08001bc0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 0303 	and.w	r3, r3, #3
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d108      	bne.n	8001bec <ADC_Enable+0x2c>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d101      	bne.n	8001bec <ADC_Enable+0x2c>
 8001be8:	2301      	movs	r3, #1
 8001bea:	e000      	b.n	8001bee <ADC_Enable+0x2e>
 8001bec:	2300      	movs	r3, #0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d143      	bne.n	8001c7a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	4b22      	ldr	r3, [pc, #136]	@ (8001c84 <ADC_Enable+0xc4>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00d      	beq.n	8001c1c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c04:	f043 0210 	orr.w	r2, r3, #16
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c10:	f043 0201 	orr.w	r2, r3, #1
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e02f      	b.n	8001c7c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f042 0201 	orr.w	r2, r2, #1
 8001c2a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001c2c:	f7fe ffda 	bl	8000be4 <HAL_GetTick>
 8001c30:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001c32:	e01b      	b.n	8001c6c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c34:	f7fe ffd6 	bl	8000be4 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d914      	bls.n	8001c6c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0301 	and.w	r3, r3, #1
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d00d      	beq.n	8001c6c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c54:	f043 0210 	orr.w	r2, r3, #16
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c60:	f043 0201 	orr.w	r2, r3, #1
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e007      	b.n	8001c7c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d1dc      	bne.n	8001c34 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c7a:	2300      	movs	r3, #0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	8000003f 	.word	0x8000003f

08001c88 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 0303 	and.w	r3, r3, #3
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d108      	bne.n	8001cb4 <ADC_Disable+0x2c>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d101      	bne.n	8001cb4 <ADC_Disable+0x2c>
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e000      	b.n	8001cb6 <ADC_Disable+0x2e>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d047      	beq.n	8001d4a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 030d 	and.w	r3, r3, #13
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d10f      	bne.n	8001ce8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f042 0202 	orr.w	r2, r2, #2
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2203      	movs	r2, #3
 8001cde:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001ce0:	f7fe ff80 	bl	8000be4 <HAL_GetTick>
 8001ce4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ce6:	e029      	b.n	8001d3c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	f043 0210 	orr.w	r2, r3, #16
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e023      	b.n	8001d4c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d04:	f7fe ff6e 	bl	8000be4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d914      	bls.n	8001d3c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d10d      	bne.n	8001d3c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d24:	f043 0210 	orr.w	r2, r3, #16
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d30:	f043 0201 	orr.w	r2, r3, #1
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e007      	b.n	8001d4c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d0dc      	beq.n	8001d04 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d70:	4013      	ands	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d86:	4a04      	ldr	r2, [pc, #16]	@ (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	60d3      	str	r3, [r2, #12]
}
 8001d8c:	bf00      	nop
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da0:	4b04      	ldr	r3, [pc, #16]	@ (8001db4 <__NVIC_GetPriorityGrouping+0x18>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	f003 0307 	and.w	r3, r3, #7
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	6039      	str	r1, [r7, #0]
 8001dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	db0a      	blt.n	8001de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	b2da      	uxtb	r2, r3
 8001dd0:	490c      	ldr	r1, [pc, #48]	@ (8001e04 <__NVIC_SetPriority+0x4c>)
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	0112      	lsls	r2, r2, #4
 8001dd8:	b2d2      	uxtb	r2, r2
 8001dda:	440b      	add	r3, r1
 8001ddc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001de0:	e00a      	b.n	8001df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	4908      	ldr	r1, [pc, #32]	@ (8001e08 <__NVIC_SetPriority+0x50>)
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	f003 030f 	and.w	r3, r3, #15
 8001dee:	3b04      	subs	r3, #4
 8001df0:	0112      	lsls	r2, r2, #4
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	440b      	add	r3, r1
 8001df6:	761a      	strb	r2, [r3, #24]
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000e100 	.word	0xe000e100
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b089      	sub	sp, #36	@ 0x24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	f1c3 0307 	rsb	r3, r3, #7
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	bf28      	it	cs
 8001e2a:	2304      	movcs	r3, #4
 8001e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3304      	adds	r3, #4
 8001e32:	2b06      	cmp	r3, #6
 8001e34:	d902      	bls.n	8001e3c <NVIC_EncodePriority+0x30>
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	3b03      	subs	r3, #3
 8001e3a:	e000      	b.n	8001e3e <NVIC_EncodePriority+0x32>
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e40:	f04f 32ff 	mov.w	r2, #4294967295
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43da      	mvns	r2, r3
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	401a      	ands	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e54:	f04f 31ff 	mov.w	r1, #4294967295
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5e:	43d9      	mvns	r1, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e64:	4313      	orrs	r3, r2
         );
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3724      	adds	r7, #36	@ 0x24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e84:	d301      	bcc.n	8001e8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e86:	2301      	movs	r3, #1
 8001e88:	e00f      	b.n	8001eaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb4 <SysTick_Config+0x40>)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e92:	210f      	movs	r1, #15
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295
 8001e98:	f7ff ff8e 	bl	8001db8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e9c:	4b05      	ldr	r3, [pc, #20]	@ (8001eb4 <SysTick_Config+0x40>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ea2:	4b04      	ldr	r3, [pc, #16]	@ (8001eb4 <SysTick_Config+0x40>)
 8001ea4:	2207      	movs	r2, #7
 8001ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	e000e010 	.word	0xe000e010

08001eb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7ff ff47 	bl	8001d54 <__NVIC_SetPriorityGrouping>
}
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b086      	sub	sp, #24
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ee0:	f7ff ff5c 	bl	8001d9c <__NVIC_GetPriorityGrouping>
 8001ee4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	68b9      	ldr	r1, [r7, #8]
 8001eea:	6978      	ldr	r0, [r7, #20]
 8001eec:	f7ff ff8e 	bl	8001e0c <NVIC_EncodePriority>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff ff5d 	bl	8001db8 <__NVIC_SetPriority>
}
 8001efe:	bf00      	nop
 8001f00:	3718      	adds	r7, #24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b082      	sub	sp, #8
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff ffb0 	bl	8001e74 <SysTick_Config>
 8001f14:	4603      	mov	r3, r0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
	...

08001f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b087      	sub	sp, #28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2e:	e154      	b.n	80021da <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	2101      	movs	r1, #1
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f000 8146 	beq.w	80021d4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 0303 	and.w	r3, r3, #3
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d005      	beq.n	8001f60 <HAL_GPIO_Init+0x40>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d130      	bne.n	8001fc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	2203      	movs	r2, #3
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	4013      	ands	r3, r2
 8001f76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	68da      	ldr	r2, [r3, #12]
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f96:	2201      	movs	r2, #1
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	091b      	lsrs	r3, r3, #4
 8001fac:	f003 0201 	and.w	r2, r3, #1
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	2b03      	cmp	r3, #3
 8001fcc:	d017      	beq.n	8001ffe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	2203      	movs	r2, #3
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d123      	bne.n	8002052 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	08da      	lsrs	r2, r3, #3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	3208      	adds	r2, #8
 8002012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002016:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	220f      	movs	r2, #15
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43db      	mvns	r3, r3
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	4013      	ands	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	691a      	ldr	r2, [r3, #16]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	f003 0307 	and.w	r3, r3, #7
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	fa02 f303 	lsl.w	r3, r2, r3
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	4313      	orrs	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	08da      	lsrs	r2, r3, #3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3208      	adds	r2, #8
 800204c:	6939      	ldr	r1, [r7, #16]
 800204e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	2203      	movs	r2, #3
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	43db      	mvns	r3, r3
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	4013      	ands	r3, r2
 8002068:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f003 0203 	and.w	r2, r3, #3
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	4313      	orrs	r3, r2
 800207e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 80a0 	beq.w	80021d4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002094:	4b58      	ldr	r3, [pc, #352]	@ (80021f8 <HAL_GPIO_Init+0x2d8>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	4a57      	ldr	r2, [pc, #348]	@ (80021f8 <HAL_GPIO_Init+0x2d8>)
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	6193      	str	r3, [r2, #24]
 80020a0:	4b55      	ldr	r3, [pc, #340]	@ (80021f8 <HAL_GPIO_Init+0x2d8>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020ac:	4a53      	ldr	r2, [pc, #332]	@ (80021fc <HAL_GPIO_Init+0x2dc>)
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	089b      	lsrs	r3, r3, #2
 80020b2:	3302      	adds	r3, #2
 80020b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f003 0303 	and.w	r3, r3, #3
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	220f      	movs	r2, #15
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	43db      	mvns	r3, r3
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	4013      	ands	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020d6:	d019      	beq.n	800210c <HAL_GPIO_Init+0x1ec>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a49      	ldr	r2, [pc, #292]	@ (8002200 <HAL_GPIO_Init+0x2e0>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d013      	beq.n	8002108 <HAL_GPIO_Init+0x1e8>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a48      	ldr	r2, [pc, #288]	@ (8002204 <HAL_GPIO_Init+0x2e4>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d00d      	beq.n	8002104 <HAL_GPIO_Init+0x1e4>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a47      	ldr	r2, [pc, #284]	@ (8002208 <HAL_GPIO_Init+0x2e8>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d007      	beq.n	8002100 <HAL_GPIO_Init+0x1e0>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a46      	ldr	r2, [pc, #280]	@ (800220c <HAL_GPIO_Init+0x2ec>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d101      	bne.n	80020fc <HAL_GPIO_Init+0x1dc>
 80020f8:	2304      	movs	r3, #4
 80020fa:	e008      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 80020fc:	2305      	movs	r3, #5
 80020fe:	e006      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 8002100:	2303      	movs	r3, #3
 8002102:	e004      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 8002104:	2302      	movs	r3, #2
 8002106:	e002      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 8002108:	2301      	movs	r3, #1
 800210a:	e000      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 800210c:	2300      	movs	r3, #0
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	f002 0203 	and.w	r2, r2, #3
 8002114:	0092      	lsls	r2, r2, #2
 8002116:	4093      	lsls	r3, r2
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	4313      	orrs	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800211e:	4937      	ldr	r1, [pc, #220]	@ (80021fc <HAL_GPIO_Init+0x2dc>)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	089b      	lsrs	r3, r3, #2
 8002124:	3302      	adds	r3, #2
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800212c:	4b38      	ldr	r3, [pc, #224]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	43db      	mvns	r3, r3
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4013      	ands	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002150:	4a2f      	ldr	r2, [pc, #188]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002156:	4b2e      	ldr	r3, [pc, #184]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	43db      	mvns	r3, r3
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	4013      	ands	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800217a:	4a25      	ldr	r2, [pc, #148]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002180:	4b23      	ldr	r3, [pc, #140]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	43db      	mvns	r3, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4013      	ands	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d003      	beq.n	80021a4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80021a4:	4a1a      	ldr	r2, [pc, #104]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021aa:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	43db      	mvns	r3, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4013      	ands	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021ce:	4a10      	ldr	r2, [pc, #64]	@ (8002210 <HAL_GPIO_Init+0x2f0>)
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	3301      	adds	r3, #1
 80021d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	fa22 f303 	lsr.w	r3, r2, r3
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f47f aea3 	bne.w	8001f30 <HAL_GPIO_Init+0x10>
  }
}
 80021ea:	bf00      	nop
 80021ec:	bf00      	nop
 80021ee:	371c      	adds	r7, #28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010000 	.word	0x40010000
 8002200:	48000400 	.word	0x48000400
 8002204:	48000800 	.word	0x48000800
 8002208:	48000c00 	.word	0x48000c00
 800220c:	48001000 	.word	0x48001000
 8002210:	40010400 	.word	0x40010400

08002214 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	807b      	strh	r3, [r7, #2]
 8002220:	4613      	mov	r3, r2
 8002222:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002224:	787b      	ldrb	r3, [r7, #1]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800222a:	887a      	ldrh	r2, [r7, #2]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002230:	e002      	b.n	8002238 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002232:	887a      	ldrh	r2, [r7, #2]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e08d      	b.n	8002372 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d106      	bne.n	8002270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7fe fa88 	bl	8000780 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2224      	movs	r2, #36	@ 0x24
 8002274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f022 0201 	bic.w	r2, r2, #1
 8002286:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002294:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d107      	bne.n	80022be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	e006      	b.n	80022cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80022ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d108      	bne.n	80022e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022e2:	605a      	str	r2, [r3, #4]
 80022e4:	e007      	b.n	80022f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002304:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002308:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68da      	ldr	r2, [r3, #12]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002318:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	691a      	ldr	r2, [r3, #16]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	430a      	orrs	r2, r1
 8002332:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69d9      	ldr	r1, [r3, #28]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1a      	ldr	r2, [r3, #32]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	430a      	orrs	r2, r1
 8002342:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2220      	movs	r2, #32
 800235e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b20      	cmp	r3, #32
 800238e:	d138      	bne.n	8002402 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002396:	2b01      	cmp	r3, #1
 8002398:	d101      	bne.n	800239e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800239a:	2302      	movs	r3, #2
 800239c:	e032      	b.n	8002404 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2224      	movs	r2, #36	@ 0x24
 80023aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0201 	bic.w	r2, r2, #1
 80023bc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80023cc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6819      	ldr	r1, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	683a      	ldr	r2, [r7, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f042 0201 	orr.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2220      	movs	r2, #32
 80023f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	e000      	b.n	8002404 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002402:	2302      	movs	r3, #2
  }
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b20      	cmp	r3, #32
 8002424:	d139      	bne.n	800249a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002430:	2302      	movs	r3, #2
 8002432:	e033      	b.n	800249c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2224      	movs	r2, #36	@ 0x24
 8002440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0201 	bic.w	r2, r2, #1
 8002452:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002462:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	021b      	lsls	r3, r3, #8
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	4313      	orrs	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f042 0201 	orr.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2220      	movs	r2, #32
 800248a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	e000      	b.n	800249c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800249a:	2302      	movs	r3, #2
  }
}
 800249c:	4618      	mov	r0, r3
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e0b9      	b.n	800262e <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7fe f9dc 	bl	800088c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2203      	movs	r2, #3
 80024d8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f001 fd12 	bl	8003f0a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024e6:	2300      	movs	r3, #0
 80024e8:	73fb      	strb	r3, [r7, #15]
 80024ea:	e03e      	b.n	800256a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80024ec:	7bfa      	ldrb	r2, [r7, #15]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	4413      	add	r3, r2
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	440b      	add	r3, r1
 80024fa:	3311      	adds	r3, #17
 80024fc:	2201      	movs	r2, #1
 80024fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002500:	7bfa      	ldrb	r2, [r7, #15]
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	4613      	mov	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	440b      	add	r3, r1
 800250e:	3310      	adds	r3, #16
 8002510:	7bfa      	ldrb	r2, [r7, #15]
 8002512:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002514:	7bfa      	ldrb	r2, [r7, #15]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	440b      	add	r3, r1
 8002522:	3313      	adds	r3, #19
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002528:	7bfa      	ldrb	r2, [r7, #15]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	440b      	add	r3, r1
 8002536:	3320      	adds	r3, #32
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800253c:	7bfa      	ldrb	r2, [r7, #15]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	440b      	add	r3, r1
 800254a:	3324      	adds	r3, #36	@ 0x24
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	1c5a      	adds	r2, r3, #1
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	440b      	add	r3, r1
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	3301      	adds	r3, #1
 8002568:	73fb      	strb	r3, [r7, #15]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	791b      	ldrb	r3, [r3, #4]
 800256e:	7bfa      	ldrb	r2, [r7, #15]
 8002570:	429a      	cmp	r2, r3
 8002572:	d3bb      	bcc.n	80024ec <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002574:	2300      	movs	r3, #0
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	e044      	b.n	8002604 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800257a:	7bfa      	ldrb	r2, [r7, #15]
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	440b      	add	r3, r1
 8002588:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002590:	7bfa      	ldrb	r2, [r7, #15]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	440b      	add	r3, r1
 800259e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025a2:	7bfa      	ldrb	r2, [r7, #15]
 80025a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025a6:	7bfa      	ldrb	r2, [r7, #15]
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	4613      	mov	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4413      	add	r3, r2
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	440b      	add	r3, r1
 80025b4:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025bc:	7bfa      	ldrb	r2, [r7, #15]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	440b      	add	r3, r1
 80025ca:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025d2:	7bfa      	ldrb	r2, [r7, #15]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	440b      	add	r3, r1
 80025e0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025e8:	7bfa      	ldrb	r2, [r7, #15]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	440b      	add	r3, r1
 80025f6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	3301      	adds	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	791b      	ldrb	r3, [r3, #4]
 8002608:	7bfa      	ldrb	r2, [r7, #15]
 800260a:	429a      	cmp	r2, r3
 800260c:	d3b5      	bcc.n	800257a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6818      	ldr	r0, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	3304      	adds	r3, #4
 8002616:	e893 0006 	ldmia.w	r3, {r1, r2}
 800261a:	f001 fc91 	bl	8003f40 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800263e:	af00      	add	r7, sp, #0
 8002640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002644:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002648:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800264a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800264e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d102      	bne.n	800265e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	f001 b823 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800265e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002662:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 817d 	beq.w	800296e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002674:	4bbc      	ldr	r3, [pc, #752]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 030c 	and.w	r3, r3, #12
 800267c:	2b04      	cmp	r3, #4
 800267e:	d00c      	beq.n	800269a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002680:	4bb9      	ldr	r3, [pc, #740]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f003 030c 	and.w	r3, r3, #12
 8002688:	2b08      	cmp	r3, #8
 800268a:	d15c      	bne.n	8002746 <HAL_RCC_OscConfig+0x10e>
 800268c:	4bb6      	ldr	r3, [pc, #728]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002698:	d155      	bne.n	8002746 <HAL_RCC_OscConfig+0x10e>
 800269a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800269e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80026a6:	fa93 f3a3 	rbit	r3, r3
 80026aa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b2:	fab3 f383 	clz	r3, r3
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	095b      	lsrs	r3, r3, #5
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	f043 0301 	orr.w	r3, r3, #1
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d102      	bne.n	80026cc <HAL_RCC_OscConfig+0x94>
 80026c6:	4ba8      	ldr	r3, [pc, #672]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	e015      	b.n	80026f8 <HAL_RCC_OscConfig+0xc0>
 80026cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026d0:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80026d8:	fa93 f3a3 	rbit	r3, r3
 80026dc:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80026e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026e4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80026e8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80026ec:	fa93 f3a3 	rbit	r3, r3
 80026f0:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80026f4:	4b9c      	ldr	r3, [pc, #624]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80026f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026fc:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002700:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002704:	fa92 f2a2 	rbit	r2, r2
 8002708:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800270c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002710:	fab2 f282 	clz	r2, r2
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	f042 0220 	orr.w	r2, r2, #32
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	f002 021f 	and.w	r2, r2, #31
 8002720:	2101      	movs	r1, #1
 8002722:	fa01 f202 	lsl.w	r2, r1, r2
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 811f 	beq.w	800296c <HAL_RCC_OscConfig+0x334>
 800272e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002732:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 8116 	bne.w	800296c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	f000 bfaf 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002756:	d106      	bne.n	8002766 <HAL_RCC_OscConfig+0x12e>
 8002758:	4b83      	ldr	r3, [pc, #524]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a82      	ldr	r2, [pc, #520]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 800275e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002762:	6013      	str	r3, [r2, #0]
 8002764:	e036      	b.n	80027d4 <HAL_RCC_OscConfig+0x19c>
 8002766:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800276a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10c      	bne.n	8002790 <HAL_RCC_OscConfig+0x158>
 8002776:	4b7c      	ldr	r3, [pc, #496]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a7b      	ldr	r2, [pc, #492]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 800277c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002780:	6013      	str	r3, [r2, #0]
 8002782:	4b79      	ldr	r3, [pc, #484]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a78      	ldr	r2, [pc, #480]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 8002788:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	e021      	b.n	80027d4 <HAL_RCC_OscConfig+0x19c>
 8002790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002794:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027a0:	d10c      	bne.n	80027bc <HAL_RCC_OscConfig+0x184>
 80027a2:	4b71      	ldr	r3, [pc, #452]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a70      	ldr	r2, [pc, #448]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	4b6e      	ldr	r3, [pc, #440]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a6d      	ldr	r2, [pc, #436]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027b8:	6013      	str	r3, [r2, #0]
 80027ba:	e00b      	b.n	80027d4 <HAL_RCC_OscConfig+0x19c>
 80027bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a69      	ldr	r2, [pc, #420]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027c6:	6013      	str	r3, [r2, #0]
 80027c8:	4b67      	ldr	r3, [pc, #412]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a66      	ldr	r2, [pc, #408]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027d2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027d4:	4b64      	ldr	r3, [pc, #400]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d8:	f023 020f 	bic.w	r2, r3, #15
 80027dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	495f      	ldr	r1, [pc, #380]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d059      	beq.n	80028b2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fe:	f7fe f9f1 	bl	8000be4 <HAL_GetTick>
 8002802:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002806:	e00a      	b.n	800281e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002808:	f7fe f9ec 	bl	8000be4 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b64      	cmp	r3, #100	@ 0x64
 8002816:	d902      	bls.n	800281e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	f000 bf43 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
 800281e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002822:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002832:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002836:	fab3 f383 	clz	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	095b      	lsrs	r3, r3, #5
 800283e:	b2db      	uxtb	r3, r3
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d102      	bne.n	8002850 <HAL_RCC_OscConfig+0x218>
 800284a:	4b47      	ldr	r3, [pc, #284]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	e015      	b.n	800287c <HAL_RCC_OscConfig+0x244>
 8002850:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002854:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002858:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800285c:	fa93 f3a3 	rbit	r3, r3
 8002860:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002864:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002868:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800286c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002870:	fa93 f3a3 	rbit	r3, r3
 8002874:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002878:	4b3b      	ldr	r3, [pc, #236]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002880:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002884:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002888:	fa92 f2a2 	rbit	r2, r2
 800288c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002890:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002894:	fab2 f282 	clz	r2, r2
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	f042 0220 	orr.w	r2, r2, #32
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	f002 021f 	and.w	r2, r2, #31
 80028a4:	2101      	movs	r1, #1
 80028a6:	fa01 f202 	lsl.w	r2, r1, r2
 80028aa:	4013      	ands	r3, r2
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0ab      	beq.n	8002808 <HAL_RCC_OscConfig+0x1d0>
 80028b0:	e05d      	b.n	800296e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b2:	f7fe f997 	bl	8000be4 <HAL_GetTick>
 80028b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ba:	e00a      	b.n	80028d2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028bc:	f7fe f992 	bl	8000be4 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b64      	cmp	r3, #100	@ 0x64
 80028ca:	d902      	bls.n	80028d2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	f000 bee9 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
 80028d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028d6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028da:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80028de:	fa93 f3a3 	rbit	r3, r3
 80028e2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80028e6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ea:	fab3 f383 	clz	r3, r3
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	095b      	lsrs	r3, r3, #5
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d102      	bne.n	8002904 <HAL_RCC_OscConfig+0x2cc>
 80028fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	e015      	b.n	8002930 <HAL_RCC_OscConfig+0x2f8>
 8002904:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002908:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002910:	fa93 f3a3 	rbit	r3, r3
 8002914:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002918:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800291c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002920:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002924:	fa93 f3a3 	rbit	r3, r3
 8002928:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800292c:	4b0e      	ldr	r3, [pc, #56]	@ (8002968 <HAL_RCC_OscConfig+0x330>)
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002934:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002938:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800293c:	fa92 f2a2 	rbit	r2, r2
 8002940:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002944:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002948:	fab2 f282 	clz	r2, r2
 800294c:	b2d2      	uxtb	r2, r2
 800294e:	f042 0220 	orr.w	r2, r2, #32
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	f002 021f 	and.w	r2, r2, #31
 8002958:	2101      	movs	r1, #1
 800295a:	fa01 f202 	lsl.w	r2, r1, r2
 800295e:	4013      	ands	r3, r2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1ab      	bne.n	80028bc <HAL_RCC_OscConfig+0x284>
 8002964:	e003      	b.n	800296e <HAL_RCC_OscConfig+0x336>
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800296e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002972:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 817d 	beq.w	8002c7e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002984:	4ba6      	ldr	r3, [pc, #664]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 030c 	and.w	r3, r3, #12
 800298c:	2b00      	cmp	r3, #0
 800298e:	d00b      	beq.n	80029a8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002990:	4ba3      	ldr	r3, [pc, #652]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 030c 	and.w	r3, r3, #12
 8002998:	2b08      	cmp	r3, #8
 800299a:	d172      	bne.n	8002a82 <HAL_RCC_OscConfig+0x44a>
 800299c:	4ba0      	ldr	r3, [pc, #640]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d16c      	bne.n	8002a82 <HAL_RCC_OscConfig+0x44a>
 80029a8:	2302      	movs	r3, #2
 80029aa:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ae:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80029b2:	fa93 f3a3 	rbit	r3, r3
 80029b6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80029ba:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029be:	fab3 f383 	clz	r3, r3
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	095b      	lsrs	r3, r3, #5
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f043 0301 	orr.w	r3, r3, #1
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d102      	bne.n	80029d8 <HAL_RCC_OscConfig+0x3a0>
 80029d2:	4b93      	ldr	r3, [pc, #588]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	e013      	b.n	8002a00 <HAL_RCC_OscConfig+0x3c8>
 80029d8:	2302      	movs	r3, #2
 80029da:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029de:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80029e2:	fa93 f3a3 	rbit	r3, r3
 80029e6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80029ea:	2302      	movs	r3, #2
 80029ec:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80029f0:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80029f4:	fa93 f3a3 	rbit	r3, r3
 80029f8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80029fc:	4b88      	ldr	r3, [pc, #544]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 80029fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a00:	2202      	movs	r2, #2
 8002a02:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002a06:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002a0a:	fa92 f2a2 	rbit	r2, r2
 8002a0e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002a12:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002a16:	fab2 f282 	clz	r2, r2
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	f042 0220 	orr.w	r2, r2, #32
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	f002 021f 	and.w	r2, r2, #31
 8002a26:	2101      	movs	r1, #1
 8002a28:	fa01 f202 	lsl.w	r2, r1, r2
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_RCC_OscConfig+0x410>
 8002a32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a36:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d002      	beq.n	8002a48 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	f000 be2e 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a48:	4b75      	ldr	r3, [pc, #468]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	21f8      	movs	r1, #248	@ 0xf8
 8002a5e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002a66:	fa91 f1a1 	rbit	r1, r1
 8002a6a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002a6e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002a72:	fab1 f181 	clz	r1, r1
 8002a76:	b2c9      	uxtb	r1, r1
 8002a78:	408b      	lsls	r3, r1
 8002a7a:	4969      	ldr	r1, [pc, #420]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a80:	e0fd      	b.n	8002c7e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 8088 	beq.w	8002ba4 <HAL_RCC_OscConfig+0x56c>
 8002a94:	2301      	movs	r3, #1
 8002a96:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002a9e:	fa93 f3a3 	rbit	r3, r3
 8002aa2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002aa6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aaa:	fab3 f383 	clz	r3, r3
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ab4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	461a      	mov	r2, r3
 8002abc:	2301      	movs	r3, #1
 8002abe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7fe f890 	bl	8000be4 <HAL_GetTick>
 8002ac4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ac8:	e00a      	b.n	8002ae0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aca:	f7fe f88b 	bl	8000be4 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d902      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	f000 bde2 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002af2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af6:	fab3 f383 	clz	r3, r3
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	095b      	lsrs	r3, r3, #5
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d102      	bne.n	8002b10 <HAL_RCC_OscConfig+0x4d8>
 8002b0a:	4b45      	ldr	r3, [pc, #276]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	e013      	b.n	8002b38 <HAL_RCC_OscConfig+0x500>
 8002b10:	2302      	movs	r3, #2
 8002b12:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b16:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002b1a:	fa93 f3a3 	rbit	r3, r3
 8002b1e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002b22:	2302      	movs	r3, #2
 8002b24:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002b28:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002b2c:	fa93 f3a3 	rbit	r3, r3
 8002b30:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002b34:	4b3a      	ldr	r3, [pc, #232]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	2202      	movs	r2, #2
 8002b3a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002b3e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002b42:	fa92 f2a2 	rbit	r2, r2
 8002b46:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002b4a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002b4e:	fab2 f282 	clz	r2, r2
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	f042 0220 	orr.w	r2, r2, #32
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	f002 021f 	and.w	r2, r2, #31
 8002b5e:	2101      	movs	r1, #1
 8002b60:	fa01 f202 	lsl.w	r2, r1, r2
 8002b64:	4013      	ands	r3, r2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0af      	beq.n	8002aca <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	21f8      	movs	r1, #248	@ 0xf8
 8002b80:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b84:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002b88:	fa91 f1a1 	rbit	r1, r1
 8002b8c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002b90:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002b94:	fab1 f181 	clz	r1, r1
 8002b98:	b2c9      	uxtb	r1, r1
 8002b9a:	408b      	lsls	r3, r1
 8002b9c:	4920      	ldr	r1, [pc, #128]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	600b      	str	r3, [r1, #0]
 8002ba2:	e06c      	b.n	8002c7e <HAL_RCC_OscConfig+0x646>
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002baa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002bae:	fa93 f3a3 	rbit	r3, r3
 8002bb2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002bb6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bba:	fab3 f383 	clz	r3, r3
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bc4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	461a      	mov	r2, r3
 8002bcc:	2300      	movs	r3, #0
 8002bce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd0:	f7fe f808 	bl	8000be4 <HAL_GetTick>
 8002bd4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd8:	e00a      	b.n	8002bf0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bda:	f7fe f803 	bl	8000be4 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d902      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	f000 bd5a 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002bfa:	fa93 f3a3 	rbit	r3, r3
 8002bfe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002c02:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c06:	fab3 f383 	clz	r3, r3
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	095b      	lsrs	r3, r3, #5
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d104      	bne.n	8002c24 <HAL_RCC_OscConfig+0x5ec>
 8002c1a:	4b01      	ldr	r3, [pc, #4]	@ (8002c20 <HAL_RCC_OscConfig+0x5e8>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	e015      	b.n	8002c4c <HAL_RCC_OscConfig+0x614>
 8002c20:	40021000 	.word	0x40021000
 8002c24:	2302      	movs	r3, #2
 8002c26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002c2e:	fa93 f3a3 	rbit	r3, r3
 8002c32:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002c36:	2302      	movs	r3, #2
 8002c38:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002c3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002c40:	fa93 f3a3 	rbit	r3, r3
 8002c44:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002c48:	4bc8      	ldr	r3, [pc, #800]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4c:	2202      	movs	r2, #2
 8002c4e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002c52:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002c56:	fa92 f2a2 	rbit	r2, r2
 8002c5a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002c5e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002c62:	fab2 f282 	clz	r2, r2
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	f042 0220 	orr.w	r2, r2, #32
 8002c6c:	b2d2      	uxtb	r2, r2
 8002c6e:	f002 021f 	and.w	r2, r2, #31
 8002c72:	2101      	movs	r1, #1
 8002c74:	fa01 f202 	lsl.w	r2, r1, r2
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1ad      	bne.n	8002bda <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 8110 	beq.w	8002eb4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d079      	beq.n	8002d98 <HAL_RCC_OscConfig+0x760>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002cae:	fa93 f3a3 	rbit	r3, r3
 8002cb2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002cb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cba:	fab3 f383 	clz	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4bab      	ldr	r3, [pc, #684]	@ (8002f70 <HAL_RCC_OscConfig+0x938>)
 8002cc4:	4413      	add	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	461a      	mov	r2, r3
 8002cca:	2301      	movs	r3, #1
 8002ccc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cce:	f7fd ff89 	bl	8000be4 <HAL_GetTick>
 8002cd2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cd6:	e00a      	b.n	8002cee <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cd8:	f7fd ff84 	bl	8000be4 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d902      	bls.n	8002cee <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	f000 bcdb 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002cf8:	fa93 f3a3 	rbit	r3, r3
 8002cfc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d04:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002d08:	2202      	movs	r2, #2
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d10:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	fa93 f2a3 	rbit	r2, r3
 8002d1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	fa93 f2a3 	rbit	r2, r3
 8002d3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d42:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d46:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d48:	4b88      	ldr	r3, [pc, #544]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002d4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d50:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d54:	2102      	movs	r1, #2
 8002d56:	6019      	str	r1, [r3, #0]
 8002d58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d5c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	fa93 f1a3 	rbit	r1, r3
 8002d66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d6a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002d6e:	6019      	str	r1, [r3, #0]
  return result;
 8002d70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d74:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	fab3 f383 	clz	r3, r3
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	f003 031f 	and.w	r3, r3, #31
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d90:	4013      	ands	r3, r2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0a0      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x6a0>
 8002d96:	e08d      	b.n	8002eb4 <HAL_RCC_OscConfig+0x87c>
 8002d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002da0:	2201      	movs	r2, #1
 8002da2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	fa93 f2a3 	rbit	r2, r3
 8002db2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002dba:	601a      	str	r2, [r3, #0]
  return result;
 8002dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002dc4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dc6:	fab3 f383 	clz	r3, r3
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4b68      	ldr	r3, [pc, #416]	@ (8002f70 <HAL_RCC_OscConfig+0x938>)
 8002dd0:	4413      	add	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dda:	f7fd ff03 	bl	8000be4 <HAL_GetTick>
 8002dde:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002de2:	e00a      	b.n	8002dfa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002de4:	f7fd fefe 	bl	8000be4 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d902      	bls.n	8002dfa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	f000 bc55 	b.w	80036a4 <HAL_RCC_OscConfig+0x106c>
 8002dfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dfe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002e02:	2202      	movs	r2, #2
 8002e04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e0a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	fa93 f2a3 	rbit	r2, r3
 8002e14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e18:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e22:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002e26:	2202      	movs	r2, #2
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	fa93 f2a3 	rbit	r2, r3
 8002e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e3c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e46:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e52:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	fa93 f2a3 	rbit	r2, r3
 8002e5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e60:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e64:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e66:	4b41      	ldr	r3, [pc, #260]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002e68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e72:	2102      	movs	r1, #2
 8002e74:	6019      	str	r1, [r3, #0]
 8002e76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e7a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	fa93 f1a3 	rbit	r1, r3
 8002e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e88:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e8c:	6019      	str	r1, [r3, #0]
  return result;
 8002e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e92:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	fab3 f383 	clz	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	f003 031f 	and.w	r3, r3, #31
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002eae:	4013      	ands	r3, r2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d197      	bne.n	8002de4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 81a1 	beq.w	800320c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ed0:	4b26      	ldr	r3, [pc, #152]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d116      	bne.n	8002f0a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002edc:	4b23      	ldr	r3, [pc, #140]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	4a22      	ldr	r2, [pc, #136]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ee6:	61d3      	str	r3, [r2, #28]
 8002ee8:	4b20      	ldr	r3, [pc, #128]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002efe:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002f02:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002f04:	2301      	movs	r3, #1
 8002f06:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002f74 <HAL_RCC_OscConfig+0x93c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d11a      	bne.n	8002f4c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f16:	4b17      	ldr	r3, [pc, #92]	@ (8002f74 <HAL_RCC_OscConfig+0x93c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a16      	ldr	r2, [pc, #88]	@ (8002f74 <HAL_RCC_OscConfig+0x93c>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f20:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f22:	f7fd fe5f 	bl	8000be4 <HAL_GetTick>
 8002f26:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f2a:	e009      	b.n	8002f40 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2c:	f7fd fe5a 	bl	8000be4 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b64      	cmp	r3, #100	@ 0x64
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e3b1      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f40:	4b0c      	ldr	r3, [pc, #48]	@ (8002f74 <HAL_RCC_OscConfig+0x93c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0ef      	beq.n	8002f2c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d10d      	bne.n	8002f78 <HAL_RCC_OscConfig+0x940>
 8002f5c:	4b03      	ldr	r3, [pc, #12]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	4a02      	ldr	r2, [pc, #8]	@ (8002f6c <HAL_RCC_OscConfig+0x934>)
 8002f62:	f043 0301 	orr.w	r3, r3, #1
 8002f66:	6213      	str	r3, [r2, #32]
 8002f68:	e03c      	b.n	8002fe4 <HAL_RCC_OscConfig+0x9ac>
 8002f6a:	bf00      	nop
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	10908120 	.word	0x10908120
 8002f74:	40007000 	.word	0x40007000
 8002f78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10c      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x96a>
 8002f88:	4bc1      	ldr	r3, [pc, #772]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	4ac0      	ldr	r2, [pc, #768]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002f8e:	f023 0301 	bic.w	r3, r3, #1
 8002f92:	6213      	str	r3, [r2, #32]
 8002f94:	4bbe      	ldr	r3, [pc, #760]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	4abd      	ldr	r2, [pc, #756]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002f9a:	f023 0304 	bic.w	r3, r3, #4
 8002f9e:	6213      	str	r3, [r2, #32]
 8002fa0:	e020      	b.n	8002fe4 <HAL_RCC_OscConfig+0x9ac>
 8002fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	2b05      	cmp	r3, #5
 8002fb0:	d10c      	bne.n	8002fcc <HAL_RCC_OscConfig+0x994>
 8002fb2:	4bb7      	ldr	r3, [pc, #732]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	4ab6      	ldr	r2, [pc, #728]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fb8:	f043 0304 	orr.w	r3, r3, #4
 8002fbc:	6213      	str	r3, [r2, #32]
 8002fbe:	4bb4      	ldr	r3, [pc, #720]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	4ab3      	ldr	r2, [pc, #716]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6213      	str	r3, [r2, #32]
 8002fca:	e00b      	b.n	8002fe4 <HAL_RCC_OscConfig+0x9ac>
 8002fcc:	4bb0      	ldr	r3, [pc, #704]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	4aaf      	ldr	r2, [pc, #700]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fd2:	f023 0301 	bic.w	r3, r3, #1
 8002fd6:	6213      	str	r3, [r2, #32]
 8002fd8:	4bad      	ldr	r3, [pc, #692]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	4aac      	ldr	r2, [pc, #688]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8002fde:	f023 0304 	bic.w	r3, r3, #4
 8002fe2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fe4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 8081 	beq.w	80030f8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff6:	f7fd fdf5 	bl	8000be4 <HAL_GetTick>
 8002ffa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffe:	e00b      	b.n	8003018 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003000:	f7fd fdf0 	bl	8000be4 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003010:	4293      	cmp	r3, r2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e345      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
 8003018:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800301c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003020:	2202      	movs	r2, #2
 8003022:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003028:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	fa93 f2a3 	rbit	r2, r3
 8003032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003036:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003040:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003044:	2202      	movs	r2, #2
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800304c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	fa93 f2a3 	rbit	r2, r3
 8003056:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800305a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800305e:	601a      	str	r2, [r3, #0]
  return result;
 8003060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003064:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003068:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800306a:	fab3 f383 	clz	r3, r3
 800306e:	b2db      	uxtb	r3, r3
 8003070:	095b      	lsrs	r3, r3, #5
 8003072:	b2db      	uxtb	r3, r3
 8003074:	f043 0302 	orr.w	r3, r3, #2
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d102      	bne.n	8003084 <HAL_RCC_OscConfig+0xa4c>
 800307e:	4b84      	ldr	r3, [pc, #528]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	e013      	b.n	80030ac <HAL_RCC_OscConfig+0xa74>
 8003084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003088:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800308c:	2202      	movs	r2, #2
 800308e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003090:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003094:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	fa93 f2a3 	rbit	r2, r3
 800309e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	4b79      	ldr	r3, [pc, #484]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 80030aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030b0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80030b4:	2102      	movs	r1, #2
 80030b6:	6011      	str	r1, [r2, #0]
 80030b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030bc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	fa92 f1a2 	rbit	r1, r2
 80030c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030ca:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80030ce:	6011      	str	r1, [r2, #0]
  return result;
 80030d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030d4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80030d8:	6812      	ldr	r2, [r2, #0]
 80030da:	fab2 f282 	clz	r2, r2
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	f002 021f 	and.w	r2, r2, #31
 80030ea:	2101      	movs	r1, #1
 80030ec:	fa01 f202 	lsl.w	r2, r1, r2
 80030f0:	4013      	ands	r3, r2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d084      	beq.n	8003000 <HAL_RCC_OscConfig+0x9c8>
 80030f6:	e07f      	b.n	80031f8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f8:	f7fd fd74 	bl	8000be4 <HAL_GetTick>
 80030fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003100:	e00b      	b.n	800311a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003102:	f7fd fd6f 	bl	8000be4 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003112:	4293      	cmp	r3, r2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e2c4      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
 800311a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800311e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003122:	2202      	movs	r2, #2
 8003124:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	fa93 f2a3 	rbit	r2, r3
 8003134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003138:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003142:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003146:	2202      	movs	r2, #2
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800314e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	fa93 f2a3 	rbit	r2, r3
 8003158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003160:	601a      	str	r2, [r3, #0]
  return result;
 8003162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003166:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800316a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800316c:	fab3 f383 	clz	r3, r3
 8003170:	b2db      	uxtb	r3, r3
 8003172:	095b      	lsrs	r3, r3, #5
 8003174:	b2db      	uxtb	r3, r3
 8003176:	f043 0302 	orr.w	r3, r3, #2
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d102      	bne.n	8003186 <HAL_RCC_OscConfig+0xb4e>
 8003180:	4b43      	ldr	r3, [pc, #268]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	e013      	b.n	80031ae <HAL_RCC_OscConfig+0xb76>
 8003186:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800318a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800318e:	2202      	movs	r2, #2
 8003190:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003192:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003196:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	fa93 f2a3 	rbit	r2, r3
 80031a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	4b39      	ldr	r3, [pc, #228]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 80031ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031b2:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80031b6:	2102      	movs	r1, #2
 80031b8:	6011      	str	r1, [r2, #0]
 80031ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031be:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	fa92 f1a2 	rbit	r1, r2
 80031c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031cc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80031d0:	6011      	str	r1, [r2, #0]
  return result;
 80031d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031d6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	fab2 f282 	clz	r2, r2
 80031e0:	b2d2      	uxtb	r2, r2
 80031e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031e6:	b2d2      	uxtb	r2, r2
 80031e8:	f002 021f 	and.w	r2, r2, #31
 80031ec:	2101      	movs	r1, #1
 80031ee:	fa01 f202 	lsl.w	r2, r1, r2
 80031f2:	4013      	ands	r3, r2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d184      	bne.n	8003102 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031f8:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d105      	bne.n	800320c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003200:	4b23      	ldr	r3, [pc, #140]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	4a22      	ldr	r2, [pc, #136]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8003206:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800320a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800320c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003210:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 8242 	beq.w	80036a2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800321e:	4b1c      	ldr	r3, [pc, #112]	@ (8003290 <HAL_RCC_OscConfig+0xc58>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f003 030c 	and.w	r3, r3, #12
 8003226:	2b08      	cmp	r3, #8
 8003228:	f000 8213 	beq.w	8003652 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800322c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003230:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	2b02      	cmp	r3, #2
 800323a:	f040 8162 	bne.w	8003502 <HAL_RCC_OscConfig+0xeca>
 800323e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003242:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003246:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800324a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003250:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	fa93 f2a3 	rbit	r2, r3
 800325a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800325e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003262:	601a      	str	r2, [r3, #0]
  return result;
 8003264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003268:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800326c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800326e:	fab3 f383 	clz	r3, r3
 8003272:	b2db      	uxtb	r3, r3
 8003274:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003278:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	461a      	mov	r2, r3
 8003280:	2300      	movs	r3, #0
 8003282:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003284:	f7fd fcae 	bl	8000be4 <HAL_GetTick>
 8003288:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800328c:	e00c      	b.n	80032a8 <HAL_RCC_OscConfig+0xc70>
 800328e:	bf00      	nop
 8003290:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003294:	f7fd fca6 	bl	8000be4 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e1fd      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
 80032a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ac:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80032b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ba:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	fa93 f2a3 	rbit	r2, r3
 80032c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80032cc:	601a      	str	r2, [r3, #0]
  return result;
 80032ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80032d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d8:	fab3 f383 	clz	r3, r3
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d102      	bne.n	80032f2 <HAL_RCC_OscConfig+0xcba>
 80032ec:	4bb0      	ldr	r3, [pc, #704]	@ (80035b0 <HAL_RCC_OscConfig+0xf78>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	e027      	b.n	8003342 <HAL_RCC_OscConfig+0xd0a>
 80032f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80032fa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003300:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003304:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	fa93 f2a3 	rbit	r2, r3
 800330e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003312:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800331c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003320:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800332a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	fa93 f2a3 	rbit	r2, r3
 8003334:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003338:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	4b9c      	ldr	r3, [pc, #624]	@ (80035b0 <HAL_RCC_OscConfig+0xf78>)
 8003340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003342:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003346:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800334a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800334e:	6011      	str	r1, [r2, #0]
 8003350:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003354:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003358:	6812      	ldr	r2, [r2, #0]
 800335a:	fa92 f1a2 	rbit	r1, r2
 800335e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003362:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003366:	6011      	str	r1, [r2, #0]
  return result;
 8003368:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800336c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003370:	6812      	ldr	r2, [r2, #0]
 8003372:	fab2 f282 	clz	r2, r2
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	f042 0220 	orr.w	r2, r2, #32
 800337c:	b2d2      	uxtb	r2, r2
 800337e:	f002 021f 	and.w	r2, r2, #31
 8003382:	2101      	movs	r1, #1
 8003384:	fa01 f202 	lsl.w	r2, r1, r2
 8003388:	4013      	ands	r3, r2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d182      	bne.n	8003294 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800338e:	4b88      	ldr	r3, [pc, #544]	@ (80035b0 <HAL_RCC_OscConfig+0xf78>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003396:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80033a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	430b      	orrs	r3, r1
 80033b0:	497f      	ldr	r1, [pc, #508]	@ (80035b0 <HAL_RCC_OscConfig+0xf78>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	604b      	str	r3, [r1, #4]
 80033b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033ba:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80033be:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80033c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	fa93 f2a3 	rbit	r2, r3
 80033d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80033da:	601a      	str	r2, [r3, #0]
  return result;
 80033dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80033e4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033e6:	fab3 f383 	clz	r3, r3
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80033f0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	461a      	mov	r2, r3
 80033f8:	2301      	movs	r3, #1
 80033fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033fc:	f7fd fbf2 	bl	8000be4 <HAL_GetTick>
 8003400:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003404:	e009      	b.n	800341a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003406:	f7fd fbed 	bl	8000be4 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e144      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
 800341a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003422:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003426:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800342c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	fa93 f2a3 	rbit	r2, r3
 8003436:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800343a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800343e:	601a      	str	r2, [r3, #0]
  return result;
 8003440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003444:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003448:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800344a:	fab3 f383 	clz	r3, r3
 800344e:	b2db      	uxtb	r3, r3
 8003450:	095b      	lsrs	r3, r3, #5
 8003452:	b2db      	uxtb	r3, r3
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b01      	cmp	r3, #1
 800345c:	d102      	bne.n	8003464 <HAL_RCC_OscConfig+0xe2c>
 800345e:	4b54      	ldr	r3, [pc, #336]	@ (80035b0 <HAL_RCC_OscConfig+0xf78>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	e027      	b.n	80034b4 <HAL_RCC_OscConfig+0xe7c>
 8003464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003468:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800346c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003470:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003476:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	fa93 f2a3 	rbit	r2, r3
 8003480:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003484:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800348e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003492:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800349c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	fa93 f2a3 	rbit	r2, r3
 80034a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034aa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	4b3f      	ldr	r3, [pc, #252]	@ (80035b0 <HAL_RCC_OscConfig+0xf78>)
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034b8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80034bc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80034c0:	6011      	str	r1, [r2, #0]
 80034c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034c6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80034ca:	6812      	ldr	r2, [r2, #0]
 80034cc:	fa92 f1a2 	rbit	r1, r2
 80034d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034d4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80034d8:	6011      	str	r1, [r2, #0]
  return result;
 80034da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034de:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80034e2:	6812      	ldr	r2, [r2, #0]
 80034e4:	fab2 f282 	clz	r2, r2
 80034e8:	b2d2      	uxtb	r2, r2
 80034ea:	f042 0220 	orr.w	r2, r2, #32
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	f002 021f 	and.w	r2, r2, #31
 80034f4:	2101      	movs	r1, #1
 80034f6:	fa01 f202 	lsl.w	r2, r1, r2
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d082      	beq.n	8003406 <HAL_RCC_OscConfig+0xdce>
 8003500:	e0cf      	b.n	80036a2 <HAL_RCC_OscConfig+0x106a>
 8003502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003506:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800350a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800350e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003514:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	fa93 f2a3 	rbit	r2, r3
 800351e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003522:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003526:	601a      	str	r2, [r3, #0]
  return result;
 8003528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800352c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003530:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003532:	fab3 f383 	clz	r3, r3
 8003536:	b2db      	uxtb	r3, r3
 8003538:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800353c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	461a      	mov	r2, r3
 8003544:	2300      	movs	r3, #0
 8003546:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003548:	f7fd fb4c 	bl	8000be4 <HAL_GetTick>
 800354c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003550:	e009      	b.n	8003566 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003552:	f7fd fb47 	bl	8000be4 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e09e      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
 8003566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800356a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800356e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003572:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003578:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	fa93 f2a3 	rbit	r2, r3
 8003582:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003586:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800358a:	601a      	str	r2, [r3, #0]
  return result;
 800358c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003590:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003594:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003596:	fab3 f383 	clz	r3, r3
 800359a:	b2db      	uxtb	r3, r3
 800359c:	095b      	lsrs	r3, r3, #5
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	f043 0301 	orr.w	r3, r3, #1
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d104      	bne.n	80035b4 <HAL_RCC_OscConfig+0xf7c>
 80035aa:	4b01      	ldr	r3, [pc, #4]	@ (80035b0 <HAL_RCC_OscConfig+0xf78>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	e029      	b.n	8003604 <HAL_RCC_OscConfig+0xfcc>
 80035b0:	40021000 	.word	0x40021000
 80035b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80035bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	fa93 f2a3 	rbit	r2, r3
 80035d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035de:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80035e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ec:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	fa93 f2a3 	rbit	r2, r3
 80035f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035fa:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80035fe:	601a      	str	r2, [r3, #0]
 8003600:	4b2b      	ldr	r3, [pc, #172]	@ (80036b0 <HAL_RCC_OscConfig+0x1078>)
 8003602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003604:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003608:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800360c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003610:	6011      	str	r1, [r2, #0]
 8003612:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003616:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800361a:	6812      	ldr	r2, [r2, #0]
 800361c:	fa92 f1a2 	rbit	r1, r2
 8003620:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003624:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003628:	6011      	str	r1, [r2, #0]
  return result;
 800362a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800362e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003632:	6812      	ldr	r2, [r2, #0]
 8003634:	fab2 f282 	clz	r2, r2
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	f042 0220 	orr.w	r2, r2, #32
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	f002 021f 	and.w	r2, r2, #31
 8003644:	2101      	movs	r1, #1
 8003646:	fa01 f202 	lsl.w	r2, r1, r2
 800364a:	4013      	ands	r3, r2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d180      	bne.n	8003552 <HAL_RCC_OscConfig+0xf1a>
 8003650:	e027      	b.n	80036a2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003656:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e01e      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003666:	4b12      	ldr	r3, [pc, #72]	@ (80036b0 <HAL_RCC_OscConfig+0x1078>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800366e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003672:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003676:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800367a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	429a      	cmp	r2, r3
 8003684:	d10b      	bne.n	800369e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003686:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800368a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800368e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003692:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800369a:	429a      	cmp	r2, r3
 800369c:	d001      	beq.n	80036a2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e000      	b.n	80036a4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000

080036b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b09e      	sub	sp, #120	@ 0x78
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80036be:	2300      	movs	r3, #0
 80036c0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e162      	b.n	8003992 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036cc:	4b90      	ldr	r3, [pc, #576]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0307 	and.w	r3, r3, #7
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d910      	bls.n	80036fc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036da:	4b8d      	ldr	r3, [pc, #564]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f023 0207 	bic.w	r2, r3, #7
 80036e2:	498b      	ldr	r1, [pc, #556]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ea:	4b89      	ldr	r3, [pc, #548]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d001      	beq.n	80036fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e14a      	b.n	8003992 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d008      	beq.n	800371a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003708:	4b82      	ldr	r3, [pc, #520]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	497f      	ldr	r1, [pc, #508]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 8003716:	4313      	orrs	r3, r2
 8003718:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	f000 80dc 	beq.w	80038e0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d13c      	bne.n	80037aa <HAL_RCC_ClockConfig+0xf6>
 8003730:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003734:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003736:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003738:	fa93 f3a3 	rbit	r3, r3
 800373c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800373e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003740:	fab3 f383 	clz	r3, r3
 8003744:	b2db      	uxtb	r3, r3
 8003746:	095b      	lsrs	r3, r3, #5
 8003748:	b2db      	uxtb	r3, r3
 800374a:	f043 0301 	orr.w	r3, r3, #1
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b01      	cmp	r3, #1
 8003752:	d102      	bne.n	800375a <HAL_RCC_ClockConfig+0xa6>
 8003754:	4b6f      	ldr	r3, [pc, #444]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	e00f      	b.n	800377a <HAL_RCC_ClockConfig+0xc6>
 800375a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800375e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003760:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003762:	fa93 f3a3 	rbit	r3, r3
 8003766:	667b      	str	r3, [r7, #100]	@ 0x64
 8003768:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800376c:	663b      	str	r3, [r7, #96]	@ 0x60
 800376e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003770:	fa93 f3a3 	rbit	r3, r3
 8003774:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003776:	4b67      	ldr	r3, [pc, #412]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 8003778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800377e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003780:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003782:	fa92 f2a2 	rbit	r2, r2
 8003786:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003788:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800378a:	fab2 f282 	clz	r2, r2
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	f042 0220 	orr.w	r2, r2, #32
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	f002 021f 	and.w	r2, r2, #31
 800379a:	2101      	movs	r1, #1
 800379c:	fa01 f202 	lsl.w	r2, r1, r2
 80037a0:	4013      	ands	r3, r2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d17b      	bne.n	800389e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0f3      	b.n	8003992 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d13c      	bne.n	800382c <HAL_RCC_ClockConfig+0x178>
 80037b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037b6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037ba:	fa93 f3a3 	rbit	r3, r3
 80037be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80037c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037c2:	fab3 f383 	clz	r3, r3
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	095b      	lsrs	r3, r3, #5
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	f043 0301 	orr.w	r3, r3, #1
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d102      	bne.n	80037dc <HAL_RCC_ClockConfig+0x128>
 80037d6:	4b4f      	ldr	r3, [pc, #316]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	e00f      	b.n	80037fc <HAL_RCC_ClockConfig+0x148>
 80037dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037e4:	fa93 f3a3 	rbit	r3, r3
 80037e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80037f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f2:	fa93 f3a3 	rbit	r3, r3
 80037f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037f8:	4b46      	ldr	r3, [pc, #280]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 80037fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003800:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003802:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003804:	fa92 f2a2 	rbit	r2, r2
 8003808:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800380a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800380c:	fab2 f282 	clz	r2, r2
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	f042 0220 	orr.w	r2, r2, #32
 8003816:	b2d2      	uxtb	r2, r2
 8003818:	f002 021f 	and.w	r2, r2, #31
 800381c:	2101      	movs	r1, #1
 800381e:	fa01 f202 	lsl.w	r2, r1, r2
 8003822:	4013      	ands	r3, r2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d13a      	bne.n	800389e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e0b2      	b.n	8003992 <HAL_RCC_ClockConfig+0x2de>
 800382c:	2302      	movs	r3, #2
 800382e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003832:	fa93 f3a3 	rbit	r3, r3
 8003836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800383a:	fab3 f383 	clz	r3, r3
 800383e:	b2db      	uxtb	r3, r3
 8003840:	095b      	lsrs	r3, r3, #5
 8003842:	b2db      	uxtb	r3, r3
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b01      	cmp	r3, #1
 800384c:	d102      	bne.n	8003854 <HAL_RCC_ClockConfig+0x1a0>
 800384e:	4b31      	ldr	r3, [pc, #196]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	e00d      	b.n	8003870 <HAL_RCC_ClockConfig+0x1bc>
 8003854:	2302      	movs	r3, #2
 8003856:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800385a:	fa93 f3a3 	rbit	r3, r3
 800385e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003860:	2302      	movs	r3, #2
 8003862:	623b      	str	r3, [r7, #32]
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	fa93 f3a3 	rbit	r3, r3
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	4b29      	ldr	r3, [pc, #164]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 800386e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003870:	2202      	movs	r2, #2
 8003872:	61ba      	str	r2, [r7, #24]
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	fa92 f2a2 	rbit	r2, r2
 800387a:	617a      	str	r2, [r7, #20]
  return result;
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	fab2 f282 	clz	r2, r2
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	f042 0220 	orr.w	r2, r2, #32
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	f002 021f 	and.w	r2, r2, #31
 800388e:	2101      	movs	r1, #1
 8003890:	fa01 f202 	lsl.w	r2, r1, r2
 8003894:	4013      	ands	r3, r2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e079      	b.n	8003992 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800389e:	4b1d      	ldr	r3, [pc, #116]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f023 0203 	bic.w	r2, r3, #3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	491a      	ldr	r1, [pc, #104]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038b0:	f7fd f998 	bl	8000be4 <HAL_GetTick>
 80038b4:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038b6:	e00a      	b.n	80038ce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038b8:	f7fd f994 	bl	8000be4 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e061      	b.n	8003992 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ce:	4b11      	ldr	r3, [pc, #68]	@ (8003914 <HAL_RCC_ClockConfig+0x260>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f003 020c 	and.w	r2, r3, #12
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	429a      	cmp	r2, r3
 80038de:	d1eb      	bne.n	80038b8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0307 	and.w	r3, r3, #7
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d214      	bcs.n	8003918 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ee:	4b08      	ldr	r3, [pc, #32]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f023 0207 	bic.w	r2, r3, #7
 80038f6:	4906      	ldr	r1, [pc, #24]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038fe:	4b04      	ldr	r3, [pc, #16]	@ (8003910 <HAL_RCC_ClockConfig+0x25c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	429a      	cmp	r2, r3
 800390a:	d005      	beq.n	8003918 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e040      	b.n	8003992 <HAL_RCC_ClockConfig+0x2de>
 8003910:	40022000 	.word	0x40022000
 8003914:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b00      	cmp	r3, #0
 8003922:	d008      	beq.n	8003936 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003924:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <HAL_RCC_ClockConfig+0x2e8>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	491a      	ldr	r1, [pc, #104]	@ (800399c <HAL_RCC_ClockConfig+0x2e8>)
 8003932:	4313      	orrs	r3, r2
 8003934:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b00      	cmp	r3, #0
 8003940:	d009      	beq.n	8003956 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003942:	4b16      	ldr	r3, [pc, #88]	@ (800399c <HAL_RCC_ClockConfig+0x2e8>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	00db      	lsls	r3, r3, #3
 8003950:	4912      	ldr	r1, [pc, #72]	@ (800399c <HAL_RCC_ClockConfig+0x2e8>)
 8003952:	4313      	orrs	r3, r2
 8003954:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003956:	f000 f829 	bl	80039ac <HAL_RCC_GetSysClockFreq>
 800395a:	4601      	mov	r1, r0
 800395c:	4b0f      	ldr	r3, [pc, #60]	@ (800399c <HAL_RCC_ClockConfig+0x2e8>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003964:	22f0      	movs	r2, #240	@ 0xf0
 8003966:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	fa92 f2a2 	rbit	r2, r2
 800396e:	60fa      	str	r2, [r7, #12]
  return result;
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	fab2 f282 	clz	r2, r2
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	40d3      	lsrs	r3, r2
 800397a:	4a09      	ldr	r2, [pc, #36]	@ (80039a0 <HAL_RCC_ClockConfig+0x2ec>)
 800397c:	5cd3      	ldrb	r3, [r2, r3]
 800397e:	fa21 f303 	lsr.w	r3, r1, r3
 8003982:	4a08      	ldr	r2, [pc, #32]	@ (80039a4 <HAL_RCC_ClockConfig+0x2f0>)
 8003984:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003986:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <HAL_RCC_ClockConfig+0x2f4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f7fd f8e6 	bl	8000b5c <HAL_InitTick>
  
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3778      	adds	r7, #120	@ 0x78
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40021000 	.word	0x40021000
 80039a0:	08004e04 	.word	0x08004e04
 80039a4:	20000000 	.word	0x20000000
 80039a8:	20000004 	.word	0x20000004

080039ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b087      	sub	sp, #28
 80039b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60fb      	str	r3, [r7, #12]
 80039b6:	2300      	movs	r3, #0
 80039b8:	60bb      	str	r3, [r7, #8]
 80039ba:	2300      	movs	r3, #0
 80039bc:	617b      	str	r3, [r7, #20]
 80039be:	2300      	movs	r3, #0
 80039c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80039c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x94>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	d002      	beq.n	80039dc <HAL_RCC_GetSysClockFreq+0x30>
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d003      	beq.n	80039e2 <HAL_RCC_GetSysClockFreq+0x36>
 80039da:	e026      	b.n	8003a2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039dc:	4b19      	ldr	r3, [pc, #100]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x98>)
 80039de:	613b      	str	r3, [r7, #16]
      break;
 80039e0:	e026      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	0c9b      	lsrs	r3, r3, #18
 80039e6:	f003 030f 	and.w	r3, r3, #15
 80039ea:	4a17      	ldr	r2, [pc, #92]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x9c>)
 80039ec:	5cd3      	ldrb	r3, [r2, r3]
 80039ee:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80039f0:	4b13      	ldr	r3, [pc, #76]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x94>)
 80039f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f4:	f003 030f 	and.w	r3, r3, #15
 80039f8:	4a14      	ldr	r2, [pc, #80]	@ (8003a4c <HAL_RCC_GetSysClockFreq+0xa0>)
 80039fa:	5cd3      	ldrb	r3, [r2, r3]
 80039fc:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a08:	4a0e      	ldr	r2, [pc, #56]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	fb02 f303 	mul.w	r3, r2, r3
 8003a16:	617b      	str	r3, [r7, #20]
 8003a18:	e004      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a0c      	ldr	r2, [pc, #48]	@ (8003a50 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a1e:	fb02 f303 	mul.w	r3, r2, r3
 8003a22:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	613b      	str	r3, [r7, #16]
      break;
 8003a28:	e002      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a2a:	4b06      	ldr	r3, [pc, #24]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a2c:	613b      	str	r3, [r7, #16]
      break;
 8003a2e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a30:	693b      	ldr	r3, [r7, #16]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	371c      	adds	r7, #28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	40021000 	.word	0x40021000
 8003a44:	007a1200 	.word	0x007a1200
 8003a48:	08004e14 	.word	0x08004e14
 8003a4c:	08004e24 	.word	0x08004e24
 8003a50:	003d0900 	.word	0x003d0900

08003a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b092      	sub	sp, #72	@ 0x48
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003a64:	2300      	movs	r3, #0
 8003a66:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	f000 80d4 	beq.w	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a78:	4b4e      	ldr	r3, [pc, #312]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a7a:	69db      	ldr	r3, [r3, #28]
 8003a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10e      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a84:	4b4b      	ldr	r3, [pc, #300]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	4a4a      	ldr	r2, [pc, #296]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a8e:	61d3      	str	r3, [r2, #28]
 8003a90:	4b48      	ldr	r3, [pc, #288]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa2:	4b45      	ldr	r3, [pc, #276]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d118      	bne.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aae:	4b42      	ldr	r3, [pc, #264]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a41      	ldr	r2, [pc, #260]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ab4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ab8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aba:	f7fd f893 	bl	8000be4 <HAL_GetTick>
 8003abe:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac0:	e008      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ac2:	f7fd f88f 	bl	8000be4 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b64      	cmp	r3, #100	@ 0x64
 8003ace:	d901      	bls.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e169      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad4:	4b38      	ldr	r3, [pc, #224]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d0f0      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ae0:	4b34      	ldr	r3, [pc, #208]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae2:	6a1b      	ldr	r3, [r3, #32]
 8003ae4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 8084 	beq.w	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003afa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d07c      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b00:	4b2c      	ldr	r3, [pc, #176]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b0e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b12:	fa93 f3a3 	rbit	r3, r3
 8003b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	461a      	mov	r2, r3
 8003b22:	4b26      	ldr	r3, [pc, #152]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b24:	4413      	add	r3, r2
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	461a      	mov	r2, r3
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	6013      	str	r3, [r2, #0]
 8003b2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b36:	fa93 f3a3 	rbit	r3, r3
 8003b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b3e:	fab3 f383 	clz	r3, r3
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	461a      	mov	r2, r3
 8003b46:	4b1d      	ldr	r3, [pc, #116]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b48:	4413      	add	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	2300      	movs	r3, #0
 8003b50:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b52:	4a18      	ldr	r2, [pc, #96]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b56:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d04b      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b62:	f7fd f83f 	bl	8000be4 <HAL_GetTick>
 8003b66:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b68:	e00a      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b6a:	f7fd f83b 	bl	8000be4 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e113      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003b80:	2302      	movs	r3, #2
 8003b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b86:	fa93 f3a3 	rbit	r3, r3
 8003b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	623b      	str	r3, [r7, #32]
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	fa93 f3a3 	rbit	r3, r3
 8003b96:	61fb      	str	r3, [r7, #28]
  return result;
 8003b98:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b9a:	fab3 f383 	clz	r3, r3
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	095b      	lsrs	r3, r3, #5
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	f043 0302 	orr.w	r3, r3, #2
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d108      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003bae:	4b01      	ldr	r3, [pc, #4]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	e00d      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	40007000 	.word	0x40007000
 8003bbc:	10908100 	.word	0x10908100
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	fa93 f3a3 	rbit	r3, r3
 8003bca:	617b      	str	r3, [r7, #20]
 8003bcc:	4b78      	ldr	r3, [pc, #480]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	613a      	str	r2, [r7, #16]
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	fa92 f2a2 	rbit	r2, r2
 8003bda:	60fa      	str	r2, [r7, #12]
  return result;
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	fab2 f282 	clz	r2, r2
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003be8:	b2d2      	uxtb	r2, r2
 8003bea:	f002 021f 	and.w	r2, r2, #31
 8003bee:	2101      	movs	r1, #1
 8003bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d0b7      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003bfa:	4b6d      	ldr	r3, [pc, #436]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	496a      	ldr	r1, [pc, #424]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c0c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d105      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c14:	4b66      	ldr	r3, [pc, #408]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	4a65      	ldr	r2, [pc, #404]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c1e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d008      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c2c:	4b60      	ldr	r3, [pc, #384]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c30:	f023 0203 	bic.w	r2, r3, #3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	495d      	ldr	r1, [pc, #372]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d008      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c4a:	4b59      	ldr	r3, [pc, #356]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	4956      	ldr	r1, [pc, #344]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0304 	and.w	r3, r3, #4
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d008      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c68:	4b51      	ldr	r3, [pc, #324]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	494e      	ldr	r1, [pc, #312]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0320 	and.w	r3, r3, #32
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d008      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c86:	4b4a      	ldr	r3, [pc, #296]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8a:	f023 0210 	bic.w	r2, r3, #16
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	4947      	ldr	r1, [pc, #284]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d008      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003ca4:	4b42      	ldr	r3, [pc, #264]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb0:	493f      	ldr	r1, [pc, #252]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d008      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003cc2:	4b3b      	ldr	r3, [pc, #236]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	f023 0220 	bic.w	r2, r3, #32
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	4938      	ldr	r1, [pc, #224]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d008      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ce0:	4b33      	ldr	r3, [pc, #204]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	4930      	ldr	r1, [pc, #192]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0310 	and.w	r3, r3, #16
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d008      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cfe:	4b2c      	ldr	r3, [pc, #176]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d02:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	4929      	ldr	r1, [pc, #164]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d008      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d1c:	4b24      	ldr	r3, [pc, #144]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d28:	4921      	ldr	r1, [pc, #132]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d008      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d46:	491a      	ldr	r1, [pc, #104]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d008      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003d58:	4b15      	ldr	r3, [pc, #84]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5c:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d64:	4912      	ldr	r1, [pc, #72]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d008      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d76:	4b0e      	ldr	r3, [pc, #56]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d82:	490b      	ldr	r1, [pc, #44]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d008      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003d94:	4b06      	ldr	r3, [pc, #24]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d98:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003da0:	4903      	ldr	r1, [pc, #12]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3748      	adds	r7, #72	@ 0x48
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40021000 	.word	0x40021000

08003db4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e09d      	b.n	8003f02 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d108      	bne.n	8003de0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dd6:	d009      	beq.n	8003dec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	61da      	str	r2, [r3, #28]
 8003dde:	e005      	b.n	8003dec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d106      	bne.n	8003e0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7fc fcfe 	bl	8000808 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e22:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e2c:	d902      	bls.n	8003e34 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	e002      	b.n	8003e3a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e38:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003e42:	d007      	beq.n	8003e54 <HAL_SPI_Init+0xa0>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e4c:	d002      	beq.n	8003e54 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e64:	431a      	orrs	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	431a      	orrs	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e82:	431a      	orrs	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e8c:	431a      	orrs	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e96:	ea42 0103 	orr.w	r1, r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	0c1b      	lsrs	r3, r3, #16
 8003eb0:	f003 0204 	and.w	r2, r3, #4
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003ed0:	ea42 0103 	orr.w	r1, r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	69da      	ldr	r2, [r3, #28]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ef0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b085      	sub	sp, #20
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003f12:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8003f16:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	43db      	mvns	r3, r3
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	4013      	ands	r3, r2
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	1d3b      	adds	r3, r7, #4
 8003f4a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <std>:
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	b510      	push	{r4, lr}
 8003f80:	4604      	mov	r4, r0
 8003f82:	e9c0 3300 	strd	r3, r3, [r0]
 8003f86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f8a:	6083      	str	r3, [r0, #8]
 8003f8c:	8181      	strh	r1, [r0, #12]
 8003f8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f90:	81c2      	strh	r2, [r0, #14]
 8003f92:	6183      	str	r3, [r0, #24]
 8003f94:	4619      	mov	r1, r3
 8003f96:	2208      	movs	r2, #8
 8003f98:	305c      	adds	r0, #92	@ 0x5c
 8003f9a:	f000 f906 	bl	80041aa <memset>
 8003f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd4 <std+0x58>)
 8003fa0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd8 <std+0x5c>)
 8003fa4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fdc <std+0x60>)
 8003fa8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003faa:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe0 <std+0x64>)
 8003fac:	6323      	str	r3, [r4, #48]	@ 0x30
 8003fae:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe4 <std+0x68>)
 8003fb0:	6224      	str	r4, [r4, #32]
 8003fb2:	429c      	cmp	r4, r3
 8003fb4:	d006      	beq.n	8003fc4 <std+0x48>
 8003fb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003fba:	4294      	cmp	r4, r2
 8003fbc:	d002      	beq.n	8003fc4 <std+0x48>
 8003fbe:	33d0      	adds	r3, #208	@ 0xd0
 8003fc0:	429c      	cmp	r4, r3
 8003fc2:	d105      	bne.n	8003fd0 <std+0x54>
 8003fc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fcc:	f000 b966 	b.w	800429c <__retarget_lock_init_recursive>
 8003fd0:	bd10      	pop	{r4, pc}
 8003fd2:	bf00      	nop
 8003fd4:	08004125 	.word	0x08004125
 8003fd8:	08004147 	.word	0x08004147
 8003fdc:	0800417f 	.word	0x0800417f
 8003fe0:	080041a3 	.word	0x080041a3
 8003fe4:	2000046c 	.word	0x2000046c

08003fe8 <stdio_exit_handler>:
 8003fe8:	4a02      	ldr	r2, [pc, #8]	@ (8003ff4 <stdio_exit_handler+0xc>)
 8003fea:	4903      	ldr	r1, [pc, #12]	@ (8003ff8 <stdio_exit_handler+0x10>)
 8003fec:	4803      	ldr	r0, [pc, #12]	@ (8003ffc <stdio_exit_handler+0x14>)
 8003fee:	f000 b869 	b.w	80040c4 <_fwalk_sglue>
 8003ff2:	bf00      	nop
 8003ff4:	2000000c 	.word	0x2000000c
 8003ff8:	08004b3d 	.word	0x08004b3d
 8003ffc:	2000001c 	.word	0x2000001c

08004000 <cleanup_stdio>:
 8004000:	6841      	ldr	r1, [r0, #4]
 8004002:	4b0c      	ldr	r3, [pc, #48]	@ (8004034 <cleanup_stdio+0x34>)
 8004004:	4299      	cmp	r1, r3
 8004006:	b510      	push	{r4, lr}
 8004008:	4604      	mov	r4, r0
 800400a:	d001      	beq.n	8004010 <cleanup_stdio+0x10>
 800400c:	f000 fd96 	bl	8004b3c <_fflush_r>
 8004010:	68a1      	ldr	r1, [r4, #8]
 8004012:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <cleanup_stdio+0x38>)
 8004014:	4299      	cmp	r1, r3
 8004016:	d002      	beq.n	800401e <cleanup_stdio+0x1e>
 8004018:	4620      	mov	r0, r4
 800401a:	f000 fd8f 	bl	8004b3c <_fflush_r>
 800401e:	68e1      	ldr	r1, [r4, #12]
 8004020:	4b06      	ldr	r3, [pc, #24]	@ (800403c <cleanup_stdio+0x3c>)
 8004022:	4299      	cmp	r1, r3
 8004024:	d004      	beq.n	8004030 <cleanup_stdio+0x30>
 8004026:	4620      	mov	r0, r4
 8004028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800402c:	f000 bd86 	b.w	8004b3c <_fflush_r>
 8004030:	bd10      	pop	{r4, pc}
 8004032:	bf00      	nop
 8004034:	2000046c 	.word	0x2000046c
 8004038:	200004d4 	.word	0x200004d4
 800403c:	2000053c 	.word	0x2000053c

08004040 <global_stdio_init.part.0>:
 8004040:	b510      	push	{r4, lr}
 8004042:	4b0b      	ldr	r3, [pc, #44]	@ (8004070 <global_stdio_init.part.0+0x30>)
 8004044:	4c0b      	ldr	r4, [pc, #44]	@ (8004074 <global_stdio_init.part.0+0x34>)
 8004046:	4a0c      	ldr	r2, [pc, #48]	@ (8004078 <global_stdio_init.part.0+0x38>)
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	4620      	mov	r0, r4
 800404c:	2200      	movs	r2, #0
 800404e:	2104      	movs	r1, #4
 8004050:	f7ff ff94 	bl	8003f7c <std>
 8004054:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004058:	2201      	movs	r2, #1
 800405a:	2109      	movs	r1, #9
 800405c:	f7ff ff8e 	bl	8003f7c <std>
 8004060:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004064:	2202      	movs	r2, #2
 8004066:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800406a:	2112      	movs	r1, #18
 800406c:	f7ff bf86 	b.w	8003f7c <std>
 8004070:	200005a4 	.word	0x200005a4
 8004074:	2000046c 	.word	0x2000046c
 8004078:	08003fe9 	.word	0x08003fe9

0800407c <__sfp_lock_acquire>:
 800407c:	4801      	ldr	r0, [pc, #4]	@ (8004084 <__sfp_lock_acquire+0x8>)
 800407e:	f000 b90e 	b.w	800429e <__retarget_lock_acquire_recursive>
 8004082:	bf00      	nop
 8004084:	200005ad 	.word	0x200005ad

08004088 <__sfp_lock_release>:
 8004088:	4801      	ldr	r0, [pc, #4]	@ (8004090 <__sfp_lock_release+0x8>)
 800408a:	f000 b909 	b.w	80042a0 <__retarget_lock_release_recursive>
 800408e:	bf00      	nop
 8004090:	200005ad 	.word	0x200005ad

08004094 <__sinit>:
 8004094:	b510      	push	{r4, lr}
 8004096:	4604      	mov	r4, r0
 8004098:	f7ff fff0 	bl	800407c <__sfp_lock_acquire>
 800409c:	6a23      	ldr	r3, [r4, #32]
 800409e:	b11b      	cbz	r3, 80040a8 <__sinit+0x14>
 80040a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040a4:	f7ff bff0 	b.w	8004088 <__sfp_lock_release>
 80040a8:	4b04      	ldr	r3, [pc, #16]	@ (80040bc <__sinit+0x28>)
 80040aa:	6223      	str	r3, [r4, #32]
 80040ac:	4b04      	ldr	r3, [pc, #16]	@ (80040c0 <__sinit+0x2c>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1f5      	bne.n	80040a0 <__sinit+0xc>
 80040b4:	f7ff ffc4 	bl	8004040 <global_stdio_init.part.0>
 80040b8:	e7f2      	b.n	80040a0 <__sinit+0xc>
 80040ba:	bf00      	nop
 80040bc:	08004001 	.word	0x08004001
 80040c0:	200005a4 	.word	0x200005a4

080040c4 <_fwalk_sglue>:
 80040c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040c8:	4607      	mov	r7, r0
 80040ca:	4688      	mov	r8, r1
 80040cc:	4614      	mov	r4, r2
 80040ce:	2600      	movs	r6, #0
 80040d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040d4:	f1b9 0901 	subs.w	r9, r9, #1
 80040d8:	d505      	bpl.n	80040e6 <_fwalk_sglue+0x22>
 80040da:	6824      	ldr	r4, [r4, #0]
 80040dc:	2c00      	cmp	r4, #0
 80040de:	d1f7      	bne.n	80040d0 <_fwalk_sglue+0xc>
 80040e0:	4630      	mov	r0, r6
 80040e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040e6:	89ab      	ldrh	r3, [r5, #12]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d907      	bls.n	80040fc <_fwalk_sglue+0x38>
 80040ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040f0:	3301      	adds	r3, #1
 80040f2:	d003      	beq.n	80040fc <_fwalk_sglue+0x38>
 80040f4:	4629      	mov	r1, r5
 80040f6:	4638      	mov	r0, r7
 80040f8:	47c0      	blx	r8
 80040fa:	4306      	orrs	r6, r0
 80040fc:	3568      	adds	r5, #104	@ 0x68
 80040fe:	e7e9      	b.n	80040d4 <_fwalk_sglue+0x10>

08004100 <iprintf>:
 8004100:	b40f      	push	{r0, r1, r2, r3}
 8004102:	b507      	push	{r0, r1, r2, lr}
 8004104:	4906      	ldr	r1, [pc, #24]	@ (8004120 <iprintf+0x20>)
 8004106:	ab04      	add	r3, sp, #16
 8004108:	6808      	ldr	r0, [r1, #0]
 800410a:	f853 2b04 	ldr.w	r2, [r3], #4
 800410e:	6881      	ldr	r1, [r0, #8]
 8004110:	9301      	str	r3, [sp, #4]
 8004112:	f000 f9e9 	bl	80044e8 <_vfiprintf_r>
 8004116:	b003      	add	sp, #12
 8004118:	f85d eb04 	ldr.w	lr, [sp], #4
 800411c:	b004      	add	sp, #16
 800411e:	4770      	bx	lr
 8004120:	20000018 	.word	0x20000018

08004124 <__sread>:
 8004124:	b510      	push	{r4, lr}
 8004126:	460c      	mov	r4, r1
 8004128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800412c:	f000 f868 	bl	8004200 <_read_r>
 8004130:	2800      	cmp	r0, #0
 8004132:	bfab      	itete	ge
 8004134:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004136:	89a3      	ldrhlt	r3, [r4, #12]
 8004138:	181b      	addge	r3, r3, r0
 800413a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800413e:	bfac      	ite	ge
 8004140:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004142:	81a3      	strhlt	r3, [r4, #12]
 8004144:	bd10      	pop	{r4, pc}

08004146 <__swrite>:
 8004146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800414a:	461f      	mov	r7, r3
 800414c:	898b      	ldrh	r3, [r1, #12]
 800414e:	05db      	lsls	r3, r3, #23
 8004150:	4605      	mov	r5, r0
 8004152:	460c      	mov	r4, r1
 8004154:	4616      	mov	r6, r2
 8004156:	d505      	bpl.n	8004164 <__swrite+0x1e>
 8004158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800415c:	2302      	movs	r3, #2
 800415e:	2200      	movs	r2, #0
 8004160:	f000 f83c 	bl	80041dc <_lseek_r>
 8004164:	89a3      	ldrh	r3, [r4, #12]
 8004166:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800416a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800416e:	81a3      	strh	r3, [r4, #12]
 8004170:	4632      	mov	r2, r6
 8004172:	463b      	mov	r3, r7
 8004174:	4628      	mov	r0, r5
 8004176:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800417a:	f000 b853 	b.w	8004224 <_write_r>

0800417e <__sseek>:
 800417e:	b510      	push	{r4, lr}
 8004180:	460c      	mov	r4, r1
 8004182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004186:	f000 f829 	bl	80041dc <_lseek_r>
 800418a:	1c43      	adds	r3, r0, #1
 800418c:	89a3      	ldrh	r3, [r4, #12]
 800418e:	bf15      	itete	ne
 8004190:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004192:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004196:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800419a:	81a3      	strheq	r3, [r4, #12]
 800419c:	bf18      	it	ne
 800419e:	81a3      	strhne	r3, [r4, #12]
 80041a0:	bd10      	pop	{r4, pc}

080041a2 <__sclose>:
 80041a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041a6:	f000 b809 	b.w	80041bc <_close_r>

080041aa <memset>:
 80041aa:	4402      	add	r2, r0
 80041ac:	4603      	mov	r3, r0
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d100      	bne.n	80041b4 <memset+0xa>
 80041b2:	4770      	bx	lr
 80041b4:	f803 1b01 	strb.w	r1, [r3], #1
 80041b8:	e7f9      	b.n	80041ae <memset+0x4>
	...

080041bc <_close_r>:
 80041bc:	b538      	push	{r3, r4, r5, lr}
 80041be:	4d06      	ldr	r5, [pc, #24]	@ (80041d8 <_close_r+0x1c>)
 80041c0:	2300      	movs	r3, #0
 80041c2:	4604      	mov	r4, r0
 80041c4:	4608      	mov	r0, r1
 80041c6:	602b      	str	r3, [r5, #0]
 80041c8:	f7fc fc0c 	bl	80009e4 <_close>
 80041cc:	1c43      	adds	r3, r0, #1
 80041ce:	d102      	bne.n	80041d6 <_close_r+0x1a>
 80041d0:	682b      	ldr	r3, [r5, #0]
 80041d2:	b103      	cbz	r3, 80041d6 <_close_r+0x1a>
 80041d4:	6023      	str	r3, [r4, #0]
 80041d6:	bd38      	pop	{r3, r4, r5, pc}
 80041d8:	200005a8 	.word	0x200005a8

080041dc <_lseek_r>:
 80041dc:	b538      	push	{r3, r4, r5, lr}
 80041de:	4d07      	ldr	r5, [pc, #28]	@ (80041fc <_lseek_r+0x20>)
 80041e0:	4604      	mov	r4, r0
 80041e2:	4608      	mov	r0, r1
 80041e4:	4611      	mov	r1, r2
 80041e6:	2200      	movs	r2, #0
 80041e8:	602a      	str	r2, [r5, #0]
 80041ea:	461a      	mov	r2, r3
 80041ec:	f7fc fc21 	bl	8000a32 <_lseek>
 80041f0:	1c43      	adds	r3, r0, #1
 80041f2:	d102      	bne.n	80041fa <_lseek_r+0x1e>
 80041f4:	682b      	ldr	r3, [r5, #0]
 80041f6:	b103      	cbz	r3, 80041fa <_lseek_r+0x1e>
 80041f8:	6023      	str	r3, [r4, #0]
 80041fa:	bd38      	pop	{r3, r4, r5, pc}
 80041fc:	200005a8 	.word	0x200005a8

08004200 <_read_r>:
 8004200:	b538      	push	{r3, r4, r5, lr}
 8004202:	4d07      	ldr	r5, [pc, #28]	@ (8004220 <_read_r+0x20>)
 8004204:	4604      	mov	r4, r0
 8004206:	4608      	mov	r0, r1
 8004208:	4611      	mov	r1, r2
 800420a:	2200      	movs	r2, #0
 800420c:	602a      	str	r2, [r5, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	f7fc fbaf 	bl	8000972 <_read>
 8004214:	1c43      	adds	r3, r0, #1
 8004216:	d102      	bne.n	800421e <_read_r+0x1e>
 8004218:	682b      	ldr	r3, [r5, #0]
 800421a:	b103      	cbz	r3, 800421e <_read_r+0x1e>
 800421c:	6023      	str	r3, [r4, #0]
 800421e:	bd38      	pop	{r3, r4, r5, pc}
 8004220:	200005a8 	.word	0x200005a8

08004224 <_write_r>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	4d07      	ldr	r5, [pc, #28]	@ (8004244 <_write_r+0x20>)
 8004228:	4604      	mov	r4, r0
 800422a:	4608      	mov	r0, r1
 800422c:	4611      	mov	r1, r2
 800422e:	2200      	movs	r2, #0
 8004230:	602a      	str	r2, [r5, #0]
 8004232:	461a      	mov	r2, r3
 8004234:	f7fc fbba 	bl	80009ac <_write>
 8004238:	1c43      	adds	r3, r0, #1
 800423a:	d102      	bne.n	8004242 <_write_r+0x1e>
 800423c:	682b      	ldr	r3, [r5, #0]
 800423e:	b103      	cbz	r3, 8004242 <_write_r+0x1e>
 8004240:	6023      	str	r3, [r4, #0]
 8004242:	bd38      	pop	{r3, r4, r5, pc}
 8004244:	200005a8 	.word	0x200005a8

08004248 <__errno>:
 8004248:	4b01      	ldr	r3, [pc, #4]	@ (8004250 <__errno+0x8>)
 800424a:	6818      	ldr	r0, [r3, #0]
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	20000018 	.word	0x20000018

08004254 <__libc_init_array>:
 8004254:	b570      	push	{r4, r5, r6, lr}
 8004256:	4d0d      	ldr	r5, [pc, #52]	@ (800428c <__libc_init_array+0x38>)
 8004258:	4c0d      	ldr	r4, [pc, #52]	@ (8004290 <__libc_init_array+0x3c>)
 800425a:	1b64      	subs	r4, r4, r5
 800425c:	10a4      	asrs	r4, r4, #2
 800425e:	2600      	movs	r6, #0
 8004260:	42a6      	cmp	r6, r4
 8004262:	d109      	bne.n	8004278 <__libc_init_array+0x24>
 8004264:	4d0b      	ldr	r5, [pc, #44]	@ (8004294 <__libc_init_array+0x40>)
 8004266:	4c0c      	ldr	r4, [pc, #48]	@ (8004298 <__libc_init_array+0x44>)
 8004268:	f000 fdb8 	bl	8004ddc <_init>
 800426c:	1b64      	subs	r4, r4, r5
 800426e:	10a4      	asrs	r4, r4, #2
 8004270:	2600      	movs	r6, #0
 8004272:	42a6      	cmp	r6, r4
 8004274:	d105      	bne.n	8004282 <__libc_init_array+0x2e>
 8004276:	bd70      	pop	{r4, r5, r6, pc}
 8004278:	f855 3b04 	ldr.w	r3, [r5], #4
 800427c:	4798      	blx	r3
 800427e:	3601      	adds	r6, #1
 8004280:	e7ee      	b.n	8004260 <__libc_init_array+0xc>
 8004282:	f855 3b04 	ldr.w	r3, [r5], #4
 8004286:	4798      	blx	r3
 8004288:	3601      	adds	r6, #1
 800428a:	e7f2      	b.n	8004272 <__libc_init_array+0x1e>
 800428c:	08004e70 	.word	0x08004e70
 8004290:	08004e70 	.word	0x08004e70
 8004294:	08004e70 	.word	0x08004e70
 8004298:	08004e74 	.word	0x08004e74

0800429c <__retarget_lock_init_recursive>:
 800429c:	4770      	bx	lr

0800429e <__retarget_lock_acquire_recursive>:
 800429e:	4770      	bx	lr

080042a0 <__retarget_lock_release_recursive>:
 80042a0:	4770      	bx	lr
	...

080042a4 <_free_r>:
 80042a4:	b538      	push	{r3, r4, r5, lr}
 80042a6:	4605      	mov	r5, r0
 80042a8:	2900      	cmp	r1, #0
 80042aa:	d041      	beq.n	8004330 <_free_r+0x8c>
 80042ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042b0:	1f0c      	subs	r4, r1, #4
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	bfb8      	it	lt
 80042b6:	18e4      	addlt	r4, r4, r3
 80042b8:	f000 f8e0 	bl	800447c <__malloc_lock>
 80042bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004334 <_free_r+0x90>)
 80042be:	6813      	ldr	r3, [r2, #0]
 80042c0:	b933      	cbnz	r3, 80042d0 <_free_r+0x2c>
 80042c2:	6063      	str	r3, [r4, #4]
 80042c4:	6014      	str	r4, [r2, #0]
 80042c6:	4628      	mov	r0, r5
 80042c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042cc:	f000 b8dc 	b.w	8004488 <__malloc_unlock>
 80042d0:	42a3      	cmp	r3, r4
 80042d2:	d908      	bls.n	80042e6 <_free_r+0x42>
 80042d4:	6820      	ldr	r0, [r4, #0]
 80042d6:	1821      	adds	r1, r4, r0
 80042d8:	428b      	cmp	r3, r1
 80042da:	bf01      	itttt	eq
 80042dc:	6819      	ldreq	r1, [r3, #0]
 80042de:	685b      	ldreq	r3, [r3, #4]
 80042e0:	1809      	addeq	r1, r1, r0
 80042e2:	6021      	streq	r1, [r4, #0]
 80042e4:	e7ed      	b.n	80042c2 <_free_r+0x1e>
 80042e6:	461a      	mov	r2, r3
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	b10b      	cbz	r3, 80042f0 <_free_r+0x4c>
 80042ec:	42a3      	cmp	r3, r4
 80042ee:	d9fa      	bls.n	80042e6 <_free_r+0x42>
 80042f0:	6811      	ldr	r1, [r2, #0]
 80042f2:	1850      	adds	r0, r2, r1
 80042f4:	42a0      	cmp	r0, r4
 80042f6:	d10b      	bne.n	8004310 <_free_r+0x6c>
 80042f8:	6820      	ldr	r0, [r4, #0]
 80042fa:	4401      	add	r1, r0
 80042fc:	1850      	adds	r0, r2, r1
 80042fe:	4283      	cmp	r3, r0
 8004300:	6011      	str	r1, [r2, #0]
 8004302:	d1e0      	bne.n	80042c6 <_free_r+0x22>
 8004304:	6818      	ldr	r0, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	6053      	str	r3, [r2, #4]
 800430a:	4408      	add	r0, r1
 800430c:	6010      	str	r0, [r2, #0]
 800430e:	e7da      	b.n	80042c6 <_free_r+0x22>
 8004310:	d902      	bls.n	8004318 <_free_r+0x74>
 8004312:	230c      	movs	r3, #12
 8004314:	602b      	str	r3, [r5, #0]
 8004316:	e7d6      	b.n	80042c6 <_free_r+0x22>
 8004318:	6820      	ldr	r0, [r4, #0]
 800431a:	1821      	adds	r1, r4, r0
 800431c:	428b      	cmp	r3, r1
 800431e:	bf04      	itt	eq
 8004320:	6819      	ldreq	r1, [r3, #0]
 8004322:	685b      	ldreq	r3, [r3, #4]
 8004324:	6063      	str	r3, [r4, #4]
 8004326:	bf04      	itt	eq
 8004328:	1809      	addeq	r1, r1, r0
 800432a:	6021      	streq	r1, [r4, #0]
 800432c:	6054      	str	r4, [r2, #4]
 800432e:	e7ca      	b.n	80042c6 <_free_r+0x22>
 8004330:	bd38      	pop	{r3, r4, r5, pc}
 8004332:	bf00      	nop
 8004334:	200005b4 	.word	0x200005b4

08004338 <sbrk_aligned>:
 8004338:	b570      	push	{r4, r5, r6, lr}
 800433a:	4e0f      	ldr	r6, [pc, #60]	@ (8004378 <sbrk_aligned+0x40>)
 800433c:	460c      	mov	r4, r1
 800433e:	6831      	ldr	r1, [r6, #0]
 8004340:	4605      	mov	r5, r0
 8004342:	b911      	cbnz	r1, 800434a <sbrk_aligned+0x12>
 8004344:	f000 fcb6 	bl	8004cb4 <_sbrk_r>
 8004348:	6030      	str	r0, [r6, #0]
 800434a:	4621      	mov	r1, r4
 800434c:	4628      	mov	r0, r5
 800434e:	f000 fcb1 	bl	8004cb4 <_sbrk_r>
 8004352:	1c43      	adds	r3, r0, #1
 8004354:	d103      	bne.n	800435e <sbrk_aligned+0x26>
 8004356:	f04f 34ff 	mov.w	r4, #4294967295
 800435a:	4620      	mov	r0, r4
 800435c:	bd70      	pop	{r4, r5, r6, pc}
 800435e:	1cc4      	adds	r4, r0, #3
 8004360:	f024 0403 	bic.w	r4, r4, #3
 8004364:	42a0      	cmp	r0, r4
 8004366:	d0f8      	beq.n	800435a <sbrk_aligned+0x22>
 8004368:	1a21      	subs	r1, r4, r0
 800436a:	4628      	mov	r0, r5
 800436c:	f000 fca2 	bl	8004cb4 <_sbrk_r>
 8004370:	3001      	adds	r0, #1
 8004372:	d1f2      	bne.n	800435a <sbrk_aligned+0x22>
 8004374:	e7ef      	b.n	8004356 <sbrk_aligned+0x1e>
 8004376:	bf00      	nop
 8004378:	200005b0 	.word	0x200005b0

0800437c <_malloc_r>:
 800437c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004380:	1ccd      	adds	r5, r1, #3
 8004382:	f025 0503 	bic.w	r5, r5, #3
 8004386:	3508      	adds	r5, #8
 8004388:	2d0c      	cmp	r5, #12
 800438a:	bf38      	it	cc
 800438c:	250c      	movcc	r5, #12
 800438e:	2d00      	cmp	r5, #0
 8004390:	4606      	mov	r6, r0
 8004392:	db01      	blt.n	8004398 <_malloc_r+0x1c>
 8004394:	42a9      	cmp	r1, r5
 8004396:	d904      	bls.n	80043a2 <_malloc_r+0x26>
 8004398:	230c      	movs	r3, #12
 800439a:	6033      	str	r3, [r6, #0]
 800439c:	2000      	movs	r0, #0
 800439e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004478 <_malloc_r+0xfc>
 80043a6:	f000 f869 	bl	800447c <__malloc_lock>
 80043aa:	f8d8 3000 	ldr.w	r3, [r8]
 80043ae:	461c      	mov	r4, r3
 80043b0:	bb44      	cbnz	r4, 8004404 <_malloc_r+0x88>
 80043b2:	4629      	mov	r1, r5
 80043b4:	4630      	mov	r0, r6
 80043b6:	f7ff ffbf 	bl	8004338 <sbrk_aligned>
 80043ba:	1c43      	adds	r3, r0, #1
 80043bc:	4604      	mov	r4, r0
 80043be:	d158      	bne.n	8004472 <_malloc_r+0xf6>
 80043c0:	f8d8 4000 	ldr.w	r4, [r8]
 80043c4:	4627      	mov	r7, r4
 80043c6:	2f00      	cmp	r7, #0
 80043c8:	d143      	bne.n	8004452 <_malloc_r+0xd6>
 80043ca:	2c00      	cmp	r4, #0
 80043cc:	d04b      	beq.n	8004466 <_malloc_r+0xea>
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	4639      	mov	r1, r7
 80043d2:	4630      	mov	r0, r6
 80043d4:	eb04 0903 	add.w	r9, r4, r3
 80043d8:	f000 fc6c 	bl	8004cb4 <_sbrk_r>
 80043dc:	4581      	cmp	r9, r0
 80043de:	d142      	bne.n	8004466 <_malloc_r+0xea>
 80043e0:	6821      	ldr	r1, [r4, #0]
 80043e2:	1a6d      	subs	r5, r5, r1
 80043e4:	4629      	mov	r1, r5
 80043e6:	4630      	mov	r0, r6
 80043e8:	f7ff ffa6 	bl	8004338 <sbrk_aligned>
 80043ec:	3001      	adds	r0, #1
 80043ee:	d03a      	beq.n	8004466 <_malloc_r+0xea>
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	442b      	add	r3, r5
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	f8d8 3000 	ldr.w	r3, [r8]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	bb62      	cbnz	r2, 8004458 <_malloc_r+0xdc>
 80043fe:	f8c8 7000 	str.w	r7, [r8]
 8004402:	e00f      	b.n	8004424 <_malloc_r+0xa8>
 8004404:	6822      	ldr	r2, [r4, #0]
 8004406:	1b52      	subs	r2, r2, r5
 8004408:	d420      	bmi.n	800444c <_malloc_r+0xd0>
 800440a:	2a0b      	cmp	r2, #11
 800440c:	d917      	bls.n	800443e <_malloc_r+0xc2>
 800440e:	1961      	adds	r1, r4, r5
 8004410:	42a3      	cmp	r3, r4
 8004412:	6025      	str	r5, [r4, #0]
 8004414:	bf18      	it	ne
 8004416:	6059      	strne	r1, [r3, #4]
 8004418:	6863      	ldr	r3, [r4, #4]
 800441a:	bf08      	it	eq
 800441c:	f8c8 1000 	streq.w	r1, [r8]
 8004420:	5162      	str	r2, [r4, r5]
 8004422:	604b      	str	r3, [r1, #4]
 8004424:	4630      	mov	r0, r6
 8004426:	f000 f82f 	bl	8004488 <__malloc_unlock>
 800442a:	f104 000b 	add.w	r0, r4, #11
 800442e:	1d23      	adds	r3, r4, #4
 8004430:	f020 0007 	bic.w	r0, r0, #7
 8004434:	1ac2      	subs	r2, r0, r3
 8004436:	bf1c      	itt	ne
 8004438:	1a1b      	subne	r3, r3, r0
 800443a:	50a3      	strne	r3, [r4, r2]
 800443c:	e7af      	b.n	800439e <_malloc_r+0x22>
 800443e:	6862      	ldr	r2, [r4, #4]
 8004440:	42a3      	cmp	r3, r4
 8004442:	bf0c      	ite	eq
 8004444:	f8c8 2000 	streq.w	r2, [r8]
 8004448:	605a      	strne	r2, [r3, #4]
 800444a:	e7eb      	b.n	8004424 <_malloc_r+0xa8>
 800444c:	4623      	mov	r3, r4
 800444e:	6864      	ldr	r4, [r4, #4]
 8004450:	e7ae      	b.n	80043b0 <_malloc_r+0x34>
 8004452:	463c      	mov	r4, r7
 8004454:	687f      	ldr	r7, [r7, #4]
 8004456:	e7b6      	b.n	80043c6 <_malloc_r+0x4a>
 8004458:	461a      	mov	r2, r3
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	42a3      	cmp	r3, r4
 800445e:	d1fb      	bne.n	8004458 <_malloc_r+0xdc>
 8004460:	2300      	movs	r3, #0
 8004462:	6053      	str	r3, [r2, #4]
 8004464:	e7de      	b.n	8004424 <_malloc_r+0xa8>
 8004466:	230c      	movs	r3, #12
 8004468:	6033      	str	r3, [r6, #0]
 800446a:	4630      	mov	r0, r6
 800446c:	f000 f80c 	bl	8004488 <__malloc_unlock>
 8004470:	e794      	b.n	800439c <_malloc_r+0x20>
 8004472:	6005      	str	r5, [r0, #0]
 8004474:	e7d6      	b.n	8004424 <_malloc_r+0xa8>
 8004476:	bf00      	nop
 8004478:	200005b4 	.word	0x200005b4

0800447c <__malloc_lock>:
 800447c:	4801      	ldr	r0, [pc, #4]	@ (8004484 <__malloc_lock+0x8>)
 800447e:	f7ff bf0e 	b.w	800429e <__retarget_lock_acquire_recursive>
 8004482:	bf00      	nop
 8004484:	200005ac 	.word	0x200005ac

08004488 <__malloc_unlock>:
 8004488:	4801      	ldr	r0, [pc, #4]	@ (8004490 <__malloc_unlock+0x8>)
 800448a:	f7ff bf09 	b.w	80042a0 <__retarget_lock_release_recursive>
 800448e:	bf00      	nop
 8004490:	200005ac 	.word	0x200005ac

08004494 <__sfputc_r>:
 8004494:	6893      	ldr	r3, [r2, #8]
 8004496:	3b01      	subs	r3, #1
 8004498:	2b00      	cmp	r3, #0
 800449a:	b410      	push	{r4}
 800449c:	6093      	str	r3, [r2, #8]
 800449e:	da08      	bge.n	80044b2 <__sfputc_r+0x1e>
 80044a0:	6994      	ldr	r4, [r2, #24]
 80044a2:	42a3      	cmp	r3, r4
 80044a4:	db01      	blt.n	80044aa <__sfputc_r+0x16>
 80044a6:	290a      	cmp	r1, #10
 80044a8:	d103      	bne.n	80044b2 <__sfputc_r+0x1e>
 80044aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044ae:	f000 bb6d 	b.w	8004b8c <__swbuf_r>
 80044b2:	6813      	ldr	r3, [r2, #0]
 80044b4:	1c58      	adds	r0, r3, #1
 80044b6:	6010      	str	r0, [r2, #0]
 80044b8:	7019      	strb	r1, [r3, #0]
 80044ba:	4608      	mov	r0, r1
 80044bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044c0:	4770      	bx	lr

080044c2 <__sfputs_r>:
 80044c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c4:	4606      	mov	r6, r0
 80044c6:	460f      	mov	r7, r1
 80044c8:	4614      	mov	r4, r2
 80044ca:	18d5      	adds	r5, r2, r3
 80044cc:	42ac      	cmp	r4, r5
 80044ce:	d101      	bne.n	80044d4 <__sfputs_r+0x12>
 80044d0:	2000      	movs	r0, #0
 80044d2:	e007      	b.n	80044e4 <__sfputs_r+0x22>
 80044d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044d8:	463a      	mov	r2, r7
 80044da:	4630      	mov	r0, r6
 80044dc:	f7ff ffda 	bl	8004494 <__sfputc_r>
 80044e0:	1c43      	adds	r3, r0, #1
 80044e2:	d1f3      	bne.n	80044cc <__sfputs_r+0xa>
 80044e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080044e8 <_vfiprintf_r>:
 80044e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044ec:	460d      	mov	r5, r1
 80044ee:	b09d      	sub	sp, #116	@ 0x74
 80044f0:	4614      	mov	r4, r2
 80044f2:	4698      	mov	r8, r3
 80044f4:	4606      	mov	r6, r0
 80044f6:	b118      	cbz	r0, 8004500 <_vfiprintf_r+0x18>
 80044f8:	6a03      	ldr	r3, [r0, #32]
 80044fa:	b90b      	cbnz	r3, 8004500 <_vfiprintf_r+0x18>
 80044fc:	f7ff fdca 	bl	8004094 <__sinit>
 8004500:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004502:	07d9      	lsls	r1, r3, #31
 8004504:	d405      	bmi.n	8004512 <_vfiprintf_r+0x2a>
 8004506:	89ab      	ldrh	r3, [r5, #12]
 8004508:	059a      	lsls	r2, r3, #22
 800450a:	d402      	bmi.n	8004512 <_vfiprintf_r+0x2a>
 800450c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800450e:	f7ff fec6 	bl	800429e <__retarget_lock_acquire_recursive>
 8004512:	89ab      	ldrh	r3, [r5, #12]
 8004514:	071b      	lsls	r3, r3, #28
 8004516:	d501      	bpl.n	800451c <_vfiprintf_r+0x34>
 8004518:	692b      	ldr	r3, [r5, #16]
 800451a:	b99b      	cbnz	r3, 8004544 <_vfiprintf_r+0x5c>
 800451c:	4629      	mov	r1, r5
 800451e:	4630      	mov	r0, r6
 8004520:	f000 fb72 	bl	8004c08 <__swsetup_r>
 8004524:	b170      	cbz	r0, 8004544 <_vfiprintf_r+0x5c>
 8004526:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004528:	07dc      	lsls	r4, r3, #31
 800452a:	d504      	bpl.n	8004536 <_vfiprintf_r+0x4e>
 800452c:	f04f 30ff 	mov.w	r0, #4294967295
 8004530:	b01d      	add	sp, #116	@ 0x74
 8004532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004536:	89ab      	ldrh	r3, [r5, #12]
 8004538:	0598      	lsls	r0, r3, #22
 800453a:	d4f7      	bmi.n	800452c <_vfiprintf_r+0x44>
 800453c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800453e:	f7ff feaf 	bl	80042a0 <__retarget_lock_release_recursive>
 8004542:	e7f3      	b.n	800452c <_vfiprintf_r+0x44>
 8004544:	2300      	movs	r3, #0
 8004546:	9309      	str	r3, [sp, #36]	@ 0x24
 8004548:	2320      	movs	r3, #32
 800454a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800454e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004552:	2330      	movs	r3, #48	@ 0x30
 8004554:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004704 <_vfiprintf_r+0x21c>
 8004558:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800455c:	f04f 0901 	mov.w	r9, #1
 8004560:	4623      	mov	r3, r4
 8004562:	469a      	mov	sl, r3
 8004564:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004568:	b10a      	cbz	r2, 800456e <_vfiprintf_r+0x86>
 800456a:	2a25      	cmp	r2, #37	@ 0x25
 800456c:	d1f9      	bne.n	8004562 <_vfiprintf_r+0x7a>
 800456e:	ebba 0b04 	subs.w	fp, sl, r4
 8004572:	d00b      	beq.n	800458c <_vfiprintf_r+0xa4>
 8004574:	465b      	mov	r3, fp
 8004576:	4622      	mov	r2, r4
 8004578:	4629      	mov	r1, r5
 800457a:	4630      	mov	r0, r6
 800457c:	f7ff ffa1 	bl	80044c2 <__sfputs_r>
 8004580:	3001      	adds	r0, #1
 8004582:	f000 80a7 	beq.w	80046d4 <_vfiprintf_r+0x1ec>
 8004586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004588:	445a      	add	r2, fp
 800458a:	9209      	str	r2, [sp, #36]	@ 0x24
 800458c:	f89a 3000 	ldrb.w	r3, [sl]
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 809f 	beq.w	80046d4 <_vfiprintf_r+0x1ec>
 8004596:	2300      	movs	r3, #0
 8004598:	f04f 32ff 	mov.w	r2, #4294967295
 800459c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045a0:	f10a 0a01 	add.w	sl, sl, #1
 80045a4:	9304      	str	r3, [sp, #16]
 80045a6:	9307      	str	r3, [sp, #28]
 80045a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80045ae:	4654      	mov	r4, sl
 80045b0:	2205      	movs	r2, #5
 80045b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045b6:	4853      	ldr	r0, [pc, #332]	@ (8004704 <_vfiprintf_r+0x21c>)
 80045b8:	f7fb fe0a 	bl	80001d0 <memchr>
 80045bc:	9a04      	ldr	r2, [sp, #16]
 80045be:	b9d8      	cbnz	r0, 80045f8 <_vfiprintf_r+0x110>
 80045c0:	06d1      	lsls	r1, r2, #27
 80045c2:	bf44      	itt	mi
 80045c4:	2320      	movmi	r3, #32
 80045c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045ca:	0713      	lsls	r3, r2, #28
 80045cc:	bf44      	itt	mi
 80045ce:	232b      	movmi	r3, #43	@ 0x2b
 80045d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045d4:	f89a 3000 	ldrb.w	r3, [sl]
 80045d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80045da:	d015      	beq.n	8004608 <_vfiprintf_r+0x120>
 80045dc:	9a07      	ldr	r2, [sp, #28]
 80045de:	4654      	mov	r4, sl
 80045e0:	2000      	movs	r0, #0
 80045e2:	f04f 0c0a 	mov.w	ip, #10
 80045e6:	4621      	mov	r1, r4
 80045e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045ec:	3b30      	subs	r3, #48	@ 0x30
 80045ee:	2b09      	cmp	r3, #9
 80045f0:	d94b      	bls.n	800468a <_vfiprintf_r+0x1a2>
 80045f2:	b1b0      	cbz	r0, 8004622 <_vfiprintf_r+0x13a>
 80045f4:	9207      	str	r2, [sp, #28]
 80045f6:	e014      	b.n	8004622 <_vfiprintf_r+0x13a>
 80045f8:	eba0 0308 	sub.w	r3, r0, r8
 80045fc:	fa09 f303 	lsl.w	r3, r9, r3
 8004600:	4313      	orrs	r3, r2
 8004602:	9304      	str	r3, [sp, #16]
 8004604:	46a2      	mov	sl, r4
 8004606:	e7d2      	b.n	80045ae <_vfiprintf_r+0xc6>
 8004608:	9b03      	ldr	r3, [sp, #12]
 800460a:	1d19      	adds	r1, r3, #4
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	9103      	str	r1, [sp, #12]
 8004610:	2b00      	cmp	r3, #0
 8004612:	bfbb      	ittet	lt
 8004614:	425b      	neglt	r3, r3
 8004616:	f042 0202 	orrlt.w	r2, r2, #2
 800461a:	9307      	strge	r3, [sp, #28]
 800461c:	9307      	strlt	r3, [sp, #28]
 800461e:	bfb8      	it	lt
 8004620:	9204      	strlt	r2, [sp, #16]
 8004622:	7823      	ldrb	r3, [r4, #0]
 8004624:	2b2e      	cmp	r3, #46	@ 0x2e
 8004626:	d10a      	bne.n	800463e <_vfiprintf_r+0x156>
 8004628:	7863      	ldrb	r3, [r4, #1]
 800462a:	2b2a      	cmp	r3, #42	@ 0x2a
 800462c:	d132      	bne.n	8004694 <_vfiprintf_r+0x1ac>
 800462e:	9b03      	ldr	r3, [sp, #12]
 8004630:	1d1a      	adds	r2, r3, #4
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	9203      	str	r2, [sp, #12]
 8004636:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800463a:	3402      	adds	r4, #2
 800463c:	9305      	str	r3, [sp, #20]
 800463e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004714 <_vfiprintf_r+0x22c>
 8004642:	7821      	ldrb	r1, [r4, #0]
 8004644:	2203      	movs	r2, #3
 8004646:	4650      	mov	r0, sl
 8004648:	f7fb fdc2 	bl	80001d0 <memchr>
 800464c:	b138      	cbz	r0, 800465e <_vfiprintf_r+0x176>
 800464e:	9b04      	ldr	r3, [sp, #16]
 8004650:	eba0 000a 	sub.w	r0, r0, sl
 8004654:	2240      	movs	r2, #64	@ 0x40
 8004656:	4082      	lsls	r2, r0
 8004658:	4313      	orrs	r3, r2
 800465a:	3401      	adds	r4, #1
 800465c:	9304      	str	r3, [sp, #16]
 800465e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004662:	4829      	ldr	r0, [pc, #164]	@ (8004708 <_vfiprintf_r+0x220>)
 8004664:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004668:	2206      	movs	r2, #6
 800466a:	f7fb fdb1 	bl	80001d0 <memchr>
 800466e:	2800      	cmp	r0, #0
 8004670:	d03f      	beq.n	80046f2 <_vfiprintf_r+0x20a>
 8004672:	4b26      	ldr	r3, [pc, #152]	@ (800470c <_vfiprintf_r+0x224>)
 8004674:	bb1b      	cbnz	r3, 80046be <_vfiprintf_r+0x1d6>
 8004676:	9b03      	ldr	r3, [sp, #12]
 8004678:	3307      	adds	r3, #7
 800467a:	f023 0307 	bic.w	r3, r3, #7
 800467e:	3308      	adds	r3, #8
 8004680:	9303      	str	r3, [sp, #12]
 8004682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004684:	443b      	add	r3, r7
 8004686:	9309      	str	r3, [sp, #36]	@ 0x24
 8004688:	e76a      	b.n	8004560 <_vfiprintf_r+0x78>
 800468a:	fb0c 3202 	mla	r2, ip, r2, r3
 800468e:	460c      	mov	r4, r1
 8004690:	2001      	movs	r0, #1
 8004692:	e7a8      	b.n	80045e6 <_vfiprintf_r+0xfe>
 8004694:	2300      	movs	r3, #0
 8004696:	3401      	adds	r4, #1
 8004698:	9305      	str	r3, [sp, #20]
 800469a:	4619      	mov	r1, r3
 800469c:	f04f 0c0a 	mov.w	ip, #10
 80046a0:	4620      	mov	r0, r4
 80046a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046a6:	3a30      	subs	r2, #48	@ 0x30
 80046a8:	2a09      	cmp	r2, #9
 80046aa:	d903      	bls.n	80046b4 <_vfiprintf_r+0x1cc>
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d0c6      	beq.n	800463e <_vfiprintf_r+0x156>
 80046b0:	9105      	str	r1, [sp, #20]
 80046b2:	e7c4      	b.n	800463e <_vfiprintf_r+0x156>
 80046b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80046b8:	4604      	mov	r4, r0
 80046ba:	2301      	movs	r3, #1
 80046bc:	e7f0      	b.n	80046a0 <_vfiprintf_r+0x1b8>
 80046be:	ab03      	add	r3, sp, #12
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	462a      	mov	r2, r5
 80046c4:	4b12      	ldr	r3, [pc, #72]	@ (8004710 <_vfiprintf_r+0x228>)
 80046c6:	a904      	add	r1, sp, #16
 80046c8:	4630      	mov	r0, r6
 80046ca:	f3af 8000 	nop.w
 80046ce:	4607      	mov	r7, r0
 80046d0:	1c78      	adds	r0, r7, #1
 80046d2:	d1d6      	bne.n	8004682 <_vfiprintf_r+0x19a>
 80046d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80046d6:	07d9      	lsls	r1, r3, #31
 80046d8:	d405      	bmi.n	80046e6 <_vfiprintf_r+0x1fe>
 80046da:	89ab      	ldrh	r3, [r5, #12]
 80046dc:	059a      	lsls	r2, r3, #22
 80046de:	d402      	bmi.n	80046e6 <_vfiprintf_r+0x1fe>
 80046e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80046e2:	f7ff fddd 	bl	80042a0 <__retarget_lock_release_recursive>
 80046e6:	89ab      	ldrh	r3, [r5, #12]
 80046e8:	065b      	lsls	r3, r3, #25
 80046ea:	f53f af1f 	bmi.w	800452c <_vfiprintf_r+0x44>
 80046ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046f0:	e71e      	b.n	8004530 <_vfiprintf_r+0x48>
 80046f2:	ab03      	add	r3, sp, #12
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	462a      	mov	r2, r5
 80046f8:	4b05      	ldr	r3, [pc, #20]	@ (8004710 <_vfiprintf_r+0x228>)
 80046fa:	a904      	add	r1, sp, #16
 80046fc:	4630      	mov	r0, r6
 80046fe:	f000 f879 	bl	80047f4 <_printf_i>
 8004702:	e7e4      	b.n	80046ce <_vfiprintf_r+0x1e6>
 8004704:	08004e34 	.word	0x08004e34
 8004708:	08004e3e 	.word	0x08004e3e
 800470c:	00000000 	.word	0x00000000
 8004710:	080044c3 	.word	0x080044c3
 8004714:	08004e3a 	.word	0x08004e3a

08004718 <_printf_common>:
 8004718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800471c:	4616      	mov	r6, r2
 800471e:	4698      	mov	r8, r3
 8004720:	688a      	ldr	r2, [r1, #8]
 8004722:	690b      	ldr	r3, [r1, #16]
 8004724:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004728:	4293      	cmp	r3, r2
 800472a:	bfb8      	it	lt
 800472c:	4613      	movlt	r3, r2
 800472e:	6033      	str	r3, [r6, #0]
 8004730:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004734:	4607      	mov	r7, r0
 8004736:	460c      	mov	r4, r1
 8004738:	b10a      	cbz	r2, 800473e <_printf_common+0x26>
 800473a:	3301      	adds	r3, #1
 800473c:	6033      	str	r3, [r6, #0]
 800473e:	6823      	ldr	r3, [r4, #0]
 8004740:	0699      	lsls	r1, r3, #26
 8004742:	bf42      	ittt	mi
 8004744:	6833      	ldrmi	r3, [r6, #0]
 8004746:	3302      	addmi	r3, #2
 8004748:	6033      	strmi	r3, [r6, #0]
 800474a:	6825      	ldr	r5, [r4, #0]
 800474c:	f015 0506 	ands.w	r5, r5, #6
 8004750:	d106      	bne.n	8004760 <_printf_common+0x48>
 8004752:	f104 0a19 	add.w	sl, r4, #25
 8004756:	68e3      	ldr	r3, [r4, #12]
 8004758:	6832      	ldr	r2, [r6, #0]
 800475a:	1a9b      	subs	r3, r3, r2
 800475c:	42ab      	cmp	r3, r5
 800475e:	dc26      	bgt.n	80047ae <_printf_common+0x96>
 8004760:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004764:	6822      	ldr	r2, [r4, #0]
 8004766:	3b00      	subs	r3, #0
 8004768:	bf18      	it	ne
 800476a:	2301      	movne	r3, #1
 800476c:	0692      	lsls	r2, r2, #26
 800476e:	d42b      	bmi.n	80047c8 <_printf_common+0xb0>
 8004770:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004774:	4641      	mov	r1, r8
 8004776:	4638      	mov	r0, r7
 8004778:	47c8      	blx	r9
 800477a:	3001      	adds	r0, #1
 800477c:	d01e      	beq.n	80047bc <_printf_common+0xa4>
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	6922      	ldr	r2, [r4, #16]
 8004782:	f003 0306 	and.w	r3, r3, #6
 8004786:	2b04      	cmp	r3, #4
 8004788:	bf02      	ittt	eq
 800478a:	68e5      	ldreq	r5, [r4, #12]
 800478c:	6833      	ldreq	r3, [r6, #0]
 800478e:	1aed      	subeq	r5, r5, r3
 8004790:	68a3      	ldr	r3, [r4, #8]
 8004792:	bf0c      	ite	eq
 8004794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004798:	2500      	movne	r5, #0
 800479a:	4293      	cmp	r3, r2
 800479c:	bfc4      	itt	gt
 800479e:	1a9b      	subgt	r3, r3, r2
 80047a0:	18ed      	addgt	r5, r5, r3
 80047a2:	2600      	movs	r6, #0
 80047a4:	341a      	adds	r4, #26
 80047a6:	42b5      	cmp	r5, r6
 80047a8:	d11a      	bne.n	80047e0 <_printf_common+0xc8>
 80047aa:	2000      	movs	r0, #0
 80047ac:	e008      	b.n	80047c0 <_printf_common+0xa8>
 80047ae:	2301      	movs	r3, #1
 80047b0:	4652      	mov	r2, sl
 80047b2:	4641      	mov	r1, r8
 80047b4:	4638      	mov	r0, r7
 80047b6:	47c8      	blx	r9
 80047b8:	3001      	adds	r0, #1
 80047ba:	d103      	bne.n	80047c4 <_printf_common+0xac>
 80047bc:	f04f 30ff 	mov.w	r0, #4294967295
 80047c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047c4:	3501      	adds	r5, #1
 80047c6:	e7c6      	b.n	8004756 <_printf_common+0x3e>
 80047c8:	18e1      	adds	r1, r4, r3
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	2030      	movs	r0, #48	@ 0x30
 80047ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80047d2:	4422      	add	r2, r4
 80047d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80047d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80047dc:	3302      	adds	r3, #2
 80047de:	e7c7      	b.n	8004770 <_printf_common+0x58>
 80047e0:	2301      	movs	r3, #1
 80047e2:	4622      	mov	r2, r4
 80047e4:	4641      	mov	r1, r8
 80047e6:	4638      	mov	r0, r7
 80047e8:	47c8      	blx	r9
 80047ea:	3001      	adds	r0, #1
 80047ec:	d0e6      	beq.n	80047bc <_printf_common+0xa4>
 80047ee:	3601      	adds	r6, #1
 80047f0:	e7d9      	b.n	80047a6 <_printf_common+0x8e>
	...

080047f4 <_printf_i>:
 80047f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047f8:	7e0f      	ldrb	r7, [r1, #24]
 80047fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80047fc:	2f78      	cmp	r7, #120	@ 0x78
 80047fe:	4691      	mov	r9, r2
 8004800:	4680      	mov	r8, r0
 8004802:	460c      	mov	r4, r1
 8004804:	469a      	mov	sl, r3
 8004806:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800480a:	d807      	bhi.n	800481c <_printf_i+0x28>
 800480c:	2f62      	cmp	r7, #98	@ 0x62
 800480e:	d80a      	bhi.n	8004826 <_printf_i+0x32>
 8004810:	2f00      	cmp	r7, #0
 8004812:	f000 80d2 	beq.w	80049ba <_printf_i+0x1c6>
 8004816:	2f58      	cmp	r7, #88	@ 0x58
 8004818:	f000 80b9 	beq.w	800498e <_printf_i+0x19a>
 800481c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004820:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004824:	e03a      	b.n	800489c <_printf_i+0xa8>
 8004826:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800482a:	2b15      	cmp	r3, #21
 800482c:	d8f6      	bhi.n	800481c <_printf_i+0x28>
 800482e:	a101      	add	r1, pc, #4	@ (adr r1, 8004834 <_printf_i+0x40>)
 8004830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004834:	0800488d 	.word	0x0800488d
 8004838:	080048a1 	.word	0x080048a1
 800483c:	0800481d 	.word	0x0800481d
 8004840:	0800481d 	.word	0x0800481d
 8004844:	0800481d 	.word	0x0800481d
 8004848:	0800481d 	.word	0x0800481d
 800484c:	080048a1 	.word	0x080048a1
 8004850:	0800481d 	.word	0x0800481d
 8004854:	0800481d 	.word	0x0800481d
 8004858:	0800481d 	.word	0x0800481d
 800485c:	0800481d 	.word	0x0800481d
 8004860:	080049a1 	.word	0x080049a1
 8004864:	080048cb 	.word	0x080048cb
 8004868:	0800495b 	.word	0x0800495b
 800486c:	0800481d 	.word	0x0800481d
 8004870:	0800481d 	.word	0x0800481d
 8004874:	080049c3 	.word	0x080049c3
 8004878:	0800481d 	.word	0x0800481d
 800487c:	080048cb 	.word	0x080048cb
 8004880:	0800481d 	.word	0x0800481d
 8004884:	0800481d 	.word	0x0800481d
 8004888:	08004963 	.word	0x08004963
 800488c:	6833      	ldr	r3, [r6, #0]
 800488e:	1d1a      	adds	r2, r3, #4
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6032      	str	r2, [r6, #0]
 8004894:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004898:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800489c:	2301      	movs	r3, #1
 800489e:	e09d      	b.n	80049dc <_printf_i+0x1e8>
 80048a0:	6833      	ldr	r3, [r6, #0]
 80048a2:	6820      	ldr	r0, [r4, #0]
 80048a4:	1d19      	adds	r1, r3, #4
 80048a6:	6031      	str	r1, [r6, #0]
 80048a8:	0606      	lsls	r6, r0, #24
 80048aa:	d501      	bpl.n	80048b0 <_printf_i+0xbc>
 80048ac:	681d      	ldr	r5, [r3, #0]
 80048ae:	e003      	b.n	80048b8 <_printf_i+0xc4>
 80048b0:	0645      	lsls	r5, r0, #25
 80048b2:	d5fb      	bpl.n	80048ac <_printf_i+0xb8>
 80048b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048b8:	2d00      	cmp	r5, #0
 80048ba:	da03      	bge.n	80048c4 <_printf_i+0xd0>
 80048bc:	232d      	movs	r3, #45	@ 0x2d
 80048be:	426d      	negs	r5, r5
 80048c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048c4:	4859      	ldr	r0, [pc, #356]	@ (8004a2c <_printf_i+0x238>)
 80048c6:	230a      	movs	r3, #10
 80048c8:	e011      	b.n	80048ee <_printf_i+0xfa>
 80048ca:	6821      	ldr	r1, [r4, #0]
 80048cc:	6833      	ldr	r3, [r6, #0]
 80048ce:	0608      	lsls	r0, r1, #24
 80048d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80048d4:	d402      	bmi.n	80048dc <_printf_i+0xe8>
 80048d6:	0649      	lsls	r1, r1, #25
 80048d8:	bf48      	it	mi
 80048da:	b2ad      	uxthmi	r5, r5
 80048dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80048de:	4853      	ldr	r0, [pc, #332]	@ (8004a2c <_printf_i+0x238>)
 80048e0:	6033      	str	r3, [r6, #0]
 80048e2:	bf14      	ite	ne
 80048e4:	230a      	movne	r3, #10
 80048e6:	2308      	moveq	r3, #8
 80048e8:	2100      	movs	r1, #0
 80048ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80048ee:	6866      	ldr	r6, [r4, #4]
 80048f0:	60a6      	str	r6, [r4, #8]
 80048f2:	2e00      	cmp	r6, #0
 80048f4:	bfa2      	ittt	ge
 80048f6:	6821      	ldrge	r1, [r4, #0]
 80048f8:	f021 0104 	bicge.w	r1, r1, #4
 80048fc:	6021      	strge	r1, [r4, #0]
 80048fe:	b90d      	cbnz	r5, 8004904 <_printf_i+0x110>
 8004900:	2e00      	cmp	r6, #0
 8004902:	d04b      	beq.n	800499c <_printf_i+0x1a8>
 8004904:	4616      	mov	r6, r2
 8004906:	fbb5 f1f3 	udiv	r1, r5, r3
 800490a:	fb03 5711 	mls	r7, r3, r1, r5
 800490e:	5dc7      	ldrb	r7, [r0, r7]
 8004910:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004914:	462f      	mov	r7, r5
 8004916:	42bb      	cmp	r3, r7
 8004918:	460d      	mov	r5, r1
 800491a:	d9f4      	bls.n	8004906 <_printf_i+0x112>
 800491c:	2b08      	cmp	r3, #8
 800491e:	d10b      	bne.n	8004938 <_printf_i+0x144>
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	07df      	lsls	r7, r3, #31
 8004924:	d508      	bpl.n	8004938 <_printf_i+0x144>
 8004926:	6923      	ldr	r3, [r4, #16]
 8004928:	6861      	ldr	r1, [r4, #4]
 800492a:	4299      	cmp	r1, r3
 800492c:	bfde      	ittt	le
 800492e:	2330      	movle	r3, #48	@ 0x30
 8004930:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004934:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004938:	1b92      	subs	r2, r2, r6
 800493a:	6122      	str	r2, [r4, #16]
 800493c:	f8cd a000 	str.w	sl, [sp]
 8004940:	464b      	mov	r3, r9
 8004942:	aa03      	add	r2, sp, #12
 8004944:	4621      	mov	r1, r4
 8004946:	4640      	mov	r0, r8
 8004948:	f7ff fee6 	bl	8004718 <_printf_common>
 800494c:	3001      	adds	r0, #1
 800494e:	d14a      	bne.n	80049e6 <_printf_i+0x1f2>
 8004950:	f04f 30ff 	mov.w	r0, #4294967295
 8004954:	b004      	add	sp, #16
 8004956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	f043 0320 	orr.w	r3, r3, #32
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	4833      	ldr	r0, [pc, #204]	@ (8004a30 <_printf_i+0x23c>)
 8004964:	2778      	movs	r7, #120	@ 0x78
 8004966:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	6831      	ldr	r1, [r6, #0]
 800496e:	061f      	lsls	r7, r3, #24
 8004970:	f851 5b04 	ldr.w	r5, [r1], #4
 8004974:	d402      	bmi.n	800497c <_printf_i+0x188>
 8004976:	065f      	lsls	r7, r3, #25
 8004978:	bf48      	it	mi
 800497a:	b2ad      	uxthmi	r5, r5
 800497c:	6031      	str	r1, [r6, #0]
 800497e:	07d9      	lsls	r1, r3, #31
 8004980:	bf44      	itt	mi
 8004982:	f043 0320 	orrmi.w	r3, r3, #32
 8004986:	6023      	strmi	r3, [r4, #0]
 8004988:	b11d      	cbz	r5, 8004992 <_printf_i+0x19e>
 800498a:	2310      	movs	r3, #16
 800498c:	e7ac      	b.n	80048e8 <_printf_i+0xf4>
 800498e:	4827      	ldr	r0, [pc, #156]	@ (8004a2c <_printf_i+0x238>)
 8004990:	e7e9      	b.n	8004966 <_printf_i+0x172>
 8004992:	6823      	ldr	r3, [r4, #0]
 8004994:	f023 0320 	bic.w	r3, r3, #32
 8004998:	6023      	str	r3, [r4, #0]
 800499a:	e7f6      	b.n	800498a <_printf_i+0x196>
 800499c:	4616      	mov	r6, r2
 800499e:	e7bd      	b.n	800491c <_printf_i+0x128>
 80049a0:	6833      	ldr	r3, [r6, #0]
 80049a2:	6825      	ldr	r5, [r4, #0]
 80049a4:	6961      	ldr	r1, [r4, #20]
 80049a6:	1d18      	adds	r0, r3, #4
 80049a8:	6030      	str	r0, [r6, #0]
 80049aa:	062e      	lsls	r6, r5, #24
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	d501      	bpl.n	80049b4 <_printf_i+0x1c0>
 80049b0:	6019      	str	r1, [r3, #0]
 80049b2:	e002      	b.n	80049ba <_printf_i+0x1c6>
 80049b4:	0668      	lsls	r0, r5, #25
 80049b6:	d5fb      	bpl.n	80049b0 <_printf_i+0x1bc>
 80049b8:	8019      	strh	r1, [r3, #0]
 80049ba:	2300      	movs	r3, #0
 80049bc:	6123      	str	r3, [r4, #16]
 80049be:	4616      	mov	r6, r2
 80049c0:	e7bc      	b.n	800493c <_printf_i+0x148>
 80049c2:	6833      	ldr	r3, [r6, #0]
 80049c4:	1d1a      	adds	r2, r3, #4
 80049c6:	6032      	str	r2, [r6, #0]
 80049c8:	681e      	ldr	r6, [r3, #0]
 80049ca:	6862      	ldr	r2, [r4, #4]
 80049cc:	2100      	movs	r1, #0
 80049ce:	4630      	mov	r0, r6
 80049d0:	f7fb fbfe 	bl	80001d0 <memchr>
 80049d4:	b108      	cbz	r0, 80049da <_printf_i+0x1e6>
 80049d6:	1b80      	subs	r0, r0, r6
 80049d8:	6060      	str	r0, [r4, #4]
 80049da:	6863      	ldr	r3, [r4, #4]
 80049dc:	6123      	str	r3, [r4, #16]
 80049de:	2300      	movs	r3, #0
 80049e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049e4:	e7aa      	b.n	800493c <_printf_i+0x148>
 80049e6:	6923      	ldr	r3, [r4, #16]
 80049e8:	4632      	mov	r2, r6
 80049ea:	4649      	mov	r1, r9
 80049ec:	4640      	mov	r0, r8
 80049ee:	47d0      	blx	sl
 80049f0:	3001      	adds	r0, #1
 80049f2:	d0ad      	beq.n	8004950 <_printf_i+0x15c>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	079b      	lsls	r3, r3, #30
 80049f8:	d413      	bmi.n	8004a22 <_printf_i+0x22e>
 80049fa:	68e0      	ldr	r0, [r4, #12]
 80049fc:	9b03      	ldr	r3, [sp, #12]
 80049fe:	4298      	cmp	r0, r3
 8004a00:	bfb8      	it	lt
 8004a02:	4618      	movlt	r0, r3
 8004a04:	e7a6      	b.n	8004954 <_printf_i+0x160>
 8004a06:	2301      	movs	r3, #1
 8004a08:	4632      	mov	r2, r6
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	4640      	mov	r0, r8
 8004a0e:	47d0      	blx	sl
 8004a10:	3001      	adds	r0, #1
 8004a12:	d09d      	beq.n	8004950 <_printf_i+0x15c>
 8004a14:	3501      	adds	r5, #1
 8004a16:	68e3      	ldr	r3, [r4, #12]
 8004a18:	9903      	ldr	r1, [sp, #12]
 8004a1a:	1a5b      	subs	r3, r3, r1
 8004a1c:	42ab      	cmp	r3, r5
 8004a1e:	dcf2      	bgt.n	8004a06 <_printf_i+0x212>
 8004a20:	e7eb      	b.n	80049fa <_printf_i+0x206>
 8004a22:	2500      	movs	r5, #0
 8004a24:	f104 0619 	add.w	r6, r4, #25
 8004a28:	e7f5      	b.n	8004a16 <_printf_i+0x222>
 8004a2a:	bf00      	nop
 8004a2c:	08004e45 	.word	0x08004e45
 8004a30:	08004e56 	.word	0x08004e56

08004a34 <__sflush_r>:
 8004a34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a3c:	0716      	lsls	r6, r2, #28
 8004a3e:	4605      	mov	r5, r0
 8004a40:	460c      	mov	r4, r1
 8004a42:	d454      	bmi.n	8004aee <__sflush_r+0xba>
 8004a44:	684b      	ldr	r3, [r1, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	dc02      	bgt.n	8004a50 <__sflush_r+0x1c>
 8004a4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	dd48      	ble.n	8004ae2 <__sflush_r+0xae>
 8004a50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a52:	2e00      	cmp	r6, #0
 8004a54:	d045      	beq.n	8004ae2 <__sflush_r+0xae>
 8004a56:	2300      	movs	r3, #0
 8004a58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004a5c:	682f      	ldr	r7, [r5, #0]
 8004a5e:	6a21      	ldr	r1, [r4, #32]
 8004a60:	602b      	str	r3, [r5, #0]
 8004a62:	d030      	beq.n	8004ac6 <__sflush_r+0x92>
 8004a64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a66:	89a3      	ldrh	r3, [r4, #12]
 8004a68:	0759      	lsls	r1, r3, #29
 8004a6a:	d505      	bpl.n	8004a78 <__sflush_r+0x44>
 8004a6c:	6863      	ldr	r3, [r4, #4]
 8004a6e:	1ad2      	subs	r2, r2, r3
 8004a70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a72:	b10b      	cbz	r3, 8004a78 <__sflush_r+0x44>
 8004a74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a76:	1ad2      	subs	r2, r2, r3
 8004a78:	2300      	movs	r3, #0
 8004a7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a7c:	6a21      	ldr	r1, [r4, #32]
 8004a7e:	4628      	mov	r0, r5
 8004a80:	47b0      	blx	r6
 8004a82:	1c43      	adds	r3, r0, #1
 8004a84:	89a3      	ldrh	r3, [r4, #12]
 8004a86:	d106      	bne.n	8004a96 <__sflush_r+0x62>
 8004a88:	6829      	ldr	r1, [r5, #0]
 8004a8a:	291d      	cmp	r1, #29
 8004a8c:	d82b      	bhi.n	8004ae6 <__sflush_r+0xb2>
 8004a8e:	4a2a      	ldr	r2, [pc, #168]	@ (8004b38 <__sflush_r+0x104>)
 8004a90:	410a      	asrs	r2, r1
 8004a92:	07d6      	lsls	r6, r2, #31
 8004a94:	d427      	bmi.n	8004ae6 <__sflush_r+0xb2>
 8004a96:	2200      	movs	r2, #0
 8004a98:	6062      	str	r2, [r4, #4]
 8004a9a:	04d9      	lsls	r1, r3, #19
 8004a9c:	6922      	ldr	r2, [r4, #16]
 8004a9e:	6022      	str	r2, [r4, #0]
 8004aa0:	d504      	bpl.n	8004aac <__sflush_r+0x78>
 8004aa2:	1c42      	adds	r2, r0, #1
 8004aa4:	d101      	bne.n	8004aaa <__sflush_r+0x76>
 8004aa6:	682b      	ldr	r3, [r5, #0]
 8004aa8:	b903      	cbnz	r3, 8004aac <__sflush_r+0x78>
 8004aaa:	6560      	str	r0, [r4, #84]	@ 0x54
 8004aac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004aae:	602f      	str	r7, [r5, #0]
 8004ab0:	b1b9      	cbz	r1, 8004ae2 <__sflush_r+0xae>
 8004ab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ab6:	4299      	cmp	r1, r3
 8004ab8:	d002      	beq.n	8004ac0 <__sflush_r+0x8c>
 8004aba:	4628      	mov	r0, r5
 8004abc:	f7ff fbf2 	bl	80042a4 <_free_r>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ac4:	e00d      	b.n	8004ae2 <__sflush_r+0xae>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	4628      	mov	r0, r5
 8004aca:	47b0      	blx	r6
 8004acc:	4602      	mov	r2, r0
 8004ace:	1c50      	adds	r0, r2, #1
 8004ad0:	d1c9      	bne.n	8004a66 <__sflush_r+0x32>
 8004ad2:	682b      	ldr	r3, [r5, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0c6      	beq.n	8004a66 <__sflush_r+0x32>
 8004ad8:	2b1d      	cmp	r3, #29
 8004ada:	d001      	beq.n	8004ae0 <__sflush_r+0xac>
 8004adc:	2b16      	cmp	r3, #22
 8004ade:	d11e      	bne.n	8004b1e <__sflush_r+0xea>
 8004ae0:	602f      	str	r7, [r5, #0]
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	e022      	b.n	8004b2c <__sflush_r+0xf8>
 8004ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004aea:	b21b      	sxth	r3, r3
 8004aec:	e01b      	b.n	8004b26 <__sflush_r+0xf2>
 8004aee:	690f      	ldr	r7, [r1, #16]
 8004af0:	2f00      	cmp	r7, #0
 8004af2:	d0f6      	beq.n	8004ae2 <__sflush_r+0xae>
 8004af4:	0793      	lsls	r3, r2, #30
 8004af6:	680e      	ldr	r6, [r1, #0]
 8004af8:	bf08      	it	eq
 8004afa:	694b      	ldreq	r3, [r1, #20]
 8004afc:	600f      	str	r7, [r1, #0]
 8004afe:	bf18      	it	ne
 8004b00:	2300      	movne	r3, #0
 8004b02:	eba6 0807 	sub.w	r8, r6, r7
 8004b06:	608b      	str	r3, [r1, #8]
 8004b08:	f1b8 0f00 	cmp.w	r8, #0
 8004b0c:	dde9      	ble.n	8004ae2 <__sflush_r+0xae>
 8004b0e:	6a21      	ldr	r1, [r4, #32]
 8004b10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b12:	4643      	mov	r3, r8
 8004b14:	463a      	mov	r2, r7
 8004b16:	4628      	mov	r0, r5
 8004b18:	47b0      	blx	r6
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	dc08      	bgt.n	8004b30 <__sflush_r+0xfc>
 8004b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b26:	81a3      	strh	r3, [r4, #12]
 8004b28:	f04f 30ff 	mov.w	r0, #4294967295
 8004b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b30:	4407      	add	r7, r0
 8004b32:	eba8 0800 	sub.w	r8, r8, r0
 8004b36:	e7e7      	b.n	8004b08 <__sflush_r+0xd4>
 8004b38:	dfbffffe 	.word	0xdfbffffe

08004b3c <_fflush_r>:
 8004b3c:	b538      	push	{r3, r4, r5, lr}
 8004b3e:	690b      	ldr	r3, [r1, #16]
 8004b40:	4605      	mov	r5, r0
 8004b42:	460c      	mov	r4, r1
 8004b44:	b913      	cbnz	r3, 8004b4c <_fflush_r+0x10>
 8004b46:	2500      	movs	r5, #0
 8004b48:	4628      	mov	r0, r5
 8004b4a:	bd38      	pop	{r3, r4, r5, pc}
 8004b4c:	b118      	cbz	r0, 8004b56 <_fflush_r+0x1a>
 8004b4e:	6a03      	ldr	r3, [r0, #32]
 8004b50:	b90b      	cbnz	r3, 8004b56 <_fflush_r+0x1a>
 8004b52:	f7ff fa9f 	bl	8004094 <__sinit>
 8004b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d0f3      	beq.n	8004b46 <_fflush_r+0xa>
 8004b5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b60:	07d0      	lsls	r0, r2, #31
 8004b62:	d404      	bmi.n	8004b6e <_fflush_r+0x32>
 8004b64:	0599      	lsls	r1, r3, #22
 8004b66:	d402      	bmi.n	8004b6e <_fflush_r+0x32>
 8004b68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b6a:	f7ff fb98 	bl	800429e <__retarget_lock_acquire_recursive>
 8004b6e:	4628      	mov	r0, r5
 8004b70:	4621      	mov	r1, r4
 8004b72:	f7ff ff5f 	bl	8004a34 <__sflush_r>
 8004b76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b78:	07da      	lsls	r2, r3, #31
 8004b7a:	4605      	mov	r5, r0
 8004b7c:	d4e4      	bmi.n	8004b48 <_fflush_r+0xc>
 8004b7e:	89a3      	ldrh	r3, [r4, #12]
 8004b80:	059b      	lsls	r3, r3, #22
 8004b82:	d4e1      	bmi.n	8004b48 <_fflush_r+0xc>
 8004b84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b86:	f7ff fb8b 	bl	80042a0 <__retarget_lock_release_recursive>
 8004b8a:	e7dd      	b.n	8004b48 <_fflush_r+0xc>

08004b8c <__swbuf_r>:
 8004b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b8e:	460e      	mov	r6, r1
 8004b90:	4614      	mov	r4, r2
 8004b92:	4605      	mov	r5, r0
 8004b94:	b118      	cbz	r0, 8004b9e <__swbuf_r+0x12>
 8004b96:	6a03      	ldr	r3, [r0, #32]
 8004b98:	b90b      	cbnz	r3, 8004b9e <__swbuf_r+0x12>
 8004b9a:	f7ff fa7b 	bl	8004094 <__sinit>
 8004b9e:	69a3      	ldr	r3, [r4, #24]
 8004ba0:	60a3      	str	r3, [r4, #8]
 8004ba2:	89a3      	ldrh	r3, [r4, #12]
 8004ba4:	071a      	lsls	r2, r3, #28
 8004ba6:	d501      	bpl.n	8004bac <__swbuf_r+0x20>
 8004ba8:	6923      	ldr	r3, [r4, #16]
 8004baa:	b943      	cbnz	r3, 8004bbe <__swbuf_r+0x32>
 8004bac:	4621      	mov	r1, r4
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f000 f82a 	bl	8004c08 <__swsetup_r>
 8004bb4:	b118      	cbz	r0, 8004bbe <__swbuf_r+0x32>
 8004bb6:	f04f 37ff 	mov.w	r7, #4294967295
 8004bba:	4638      	mov	r0, r7
 8004bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	6922      	ldr	r2, [r4, #16]
 8004bc2:	1a98      	subs	r0, r3, r2
 8004bc4:	6963      	ldr	r3, [r4, #20]
 8004bc6:	b2f6      	uxtb	r6, r6
 8004bc8:	4283      	cmp	r3, r0
 8004bca:	4637      	mov	r7, r6
 8004bcc:	dc05      	bgt.n	8004bda <__swbuf_r+0x4e>
 8004bce:	4621      	mov	r1, r4
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f7ff ffb3 	bl	8004b3c <_fflush_r>
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	d1ed      	bne.n	8004bb6 <__swbuf_r+0x2a>
 8004bda:	68a3      	ldr	r3, [r4, #8]
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	60a3      	str	r3, [r4, #8]
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	6022      	str	r2, [r4, #0]
 8004be6:	701e      	strb	r6, [r3, #0]
 8004be8:	6962      	ldr	r2, [r4, #20]
 8004bea:	1c43      	adds	r3, r0, #1
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d004      	beq.n	8004bfa <__swbuf_r+0x6e>
 8004bf0:	89a3      	ldrh	r3, [r4, #12]
 8004bf2:	07db      	lsls	r3, r3, #31
 8004bf4:	d5e1      	bpl.n	8004bba <__swbuf_r+0x2e>
 8004bf6:	2e0a      	cmp	r6, #10
 8004bf8:	d1df      	bne.n	8004bba <__swbuf_r+0x2e>
 8004bfa:	4621      	mov	r1, r4
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	f7ff ff9d 	bl	8004b3c <_fflush_r>
 8004c02:	2800      	cmp	r0, #0
 8004c04:	d0d9      	beq.n	8004bba <__swbuf_r+0x2e>
 8004c06:	e7d6      	b.n	8004bb6 <__swbuf_r+0x2a>

08004c08 <__swsetup_r>:
 8004c08:	b538      	push	{r3, r4, r5, lr}
 8004c0a:	4b29      	ldr	r3, [pc, #164]	@ (8004cb0 <__swsetup_r+0xa8>)
 8004c0c:	4605      	mov	r5, r0
 8004c0e:	6818      	ldr	r0, [r3, #0]
 8004c10:	460c      	mov	r4, r1
 8004c12:	b118      	cbz	r0, 8004c1c <__swsetup_r+0x14>
 8004c14:	6a03      	ldr	r3, [r0, #32]
 8004c16:	b90b      	cbnz	r3, 8004c1c <__swsetup_r+0x14>
 8004c18:	f7ff fa3c 	bl	8004094 <__sinit>
 8004c1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c20:	0719      	lsls	r1, r3, #28
 8004c22:	d422      	bmi.n	8004c6a <__swsetup_r+0x62>
 8004c24:	06da      	lsls	r2, r3, #27
 8004c26:	d407      	bmi.n	8004c38 <__swsetup_r+0x30>
 8004c28:	2209      	movs	r2, #9
 8004c2a:	602a      	str	r2, [r5, #0]
 8004c2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c30:	81a3      	strh	r3, [r4, #12]
 8004c32:	f04f 30ff 	mov.w	r0, #4294967295
 8004c36:	e033      	b.n	8004ca0 <__swsetup_r+0x98>
 8004c38:	0758      	lsls	r0, r3, #29
 8004c3a:	d512      	bpl.n	8004c62 <__swsetup_r+0x5a>
 8004c3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c3e:	b141      	cbz	r1, 8004c52 <__swsetup_r+0x4a>
 8004c40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c44:	4299      	cmp	r1, r3
 8004c46:	d002      	beq.n	8004c4e <__swsetup_r+0x46>
 8004c48:	4628      	mov	r0, r5
 8004c4a:	f7ff fb2b 	bl	80042a4 <_free_r>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c52:	89a3      	ldrh	r3, [r4, #12]
 8004c54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004c58:	81a3      	strh	r3, [r4, #12]
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	6063      	str	r3, [r4, #4]
 8004c5e:	6923      	ldr	r3, [r4, #16]
 8004c60:	6023      	str	r3, [r4, #0]
 8004c62:	89a3      	ldrh	r3, [r4, #12]
 8004c64:	f043 0308 	orr.w	r3, r3, #8
 8004c68:	81a3      	strh	r3, [r4, #12]
 8004c6a:	6923      	ldr	r3, [r4, #16]
 8004c6c:	b94b      	cbnz	r3, 8004c82 <__swsetup_r+0x7a>
 8004c6e:	89a3      	ldrh	r3, [r4, #12]
 8004c70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c78:	d003      	beq.n	8004c82 <__swsetup_r+0x7a>
 8004c7a:	4621      	mov	r1, r4
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	f000 f84f 	bl	8004d20 <__smakebuf_r>
 8004c82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c86:	f013 0201 	ands.w	r2, r3, #1
 8004c8a:	d00a      	beq.n	8004ca2 <__swsetup_r+0x9a>
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	60a2      	str	r2, [r4, #8]
 8004c90:	6962      	ldr	r2, [r4, #20]
 8004c92:	4252      	negs	r2, r2
 8004c94:	61a2      	str	r2, [r4, #24]
 8004c96:	6922      	ldr	r2, [r4, #16]
 8004c98:	b942      	cbnz	r2, 8004cac <__swsetup_r+0xa4>
 8004c9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c9e:	d1c5      	bne.n	8004c2c <__swsetup_r+0x24>
 8004ca0:	bd38      	pop	{r3, r4, r5, pc}
 8004ca2:	0799      	lsls	r1, r3, #30
 8004ca4:	bf58      	it	pl
 8004ca6:	6962      	ldrpl	r2, [r4, #20]
 8004ca8:	60a2      	str	r2, [r4, #8]
 8004caa:	e7f4      	b.n	8004c96 <__swsetup_r+0x8e>
 8004cac:	2000      	movs	r0, #0
 8004cae:	e7f7      	b.n	8004ca0 <__swsetup_r+0x98>
 8004cb0:	20000018 	.word	0x20000018

08004cb4 <_sbrk_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4d06      	ldr	r5, [pc, #24]	@ (8004cd0 <_sbrk_r+0x1c>)
 8004cb8:	2300      	movs	r3, #0
 8004cba:	4604      	mov	r4, r0
 8004cbc:	4608      	mov	r0, r1
 8004cbe:	602b      	str	r3, [r5, #0]
 8004cc0:	f7fb fec4 	bl	8000a4c <_sbrk>
 8004cc4:	1c43      	adds	r3, r0, #1
 8004cc6:	d102      	bne.n	8004cce <_sbrk_r+0x1a>
 8004cc8:	682b      	ldr	r3, [r5, #0]
 8004cca:	b103      	cbz	r3, 8004cce <_sbrk_r+0x1a>
 8004ccc:	6023      	str	r3, [r4, #0]
 8004cce:	bd38      	pop	{r3, r4, r5, pc}
 8004cd0:	200005a8 	.word	0x200005a8

08004cd4 <__swhatbuf_r>:
 8004cd4:	b570      	push	{r4, r5, r6, lr}
 8004cd6:	460c      	mov	r4, r1
 8004cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cdc:	2900      	cmp	r1, #0
 8004cde:	b096      	sub	sp, #88	@ 0x58
 8004ce0:	4615      	mov	r5, r2
 8004ce2:	461e      	mov	r6, r3
 8004ce4:	da0d      	bge.n	8004d02 <__swhatbuf_r+0x2e>
 8004ce6:	89a3      	ldrh	r3, [r4, #12]
 8004ce8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004cec:	f04f 0100 	mov.w	r1, #0
 8004cf0:	bf14      	ite	ne
 8004cf2:	2340      	movne	r3, #64	@ 0x40
 8004cf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004cf8:	2000      	movs	r0, #0
 8004cfa:	6031      	str	r1, [r6, #0]
 8004cfc:	602b      	str	r3, [r5, #0]
 8004cfe:	b016      	add	sp, #88	@ 0x58
 8004d00:	bd70      	pop	{r4, r5, r6, pc}
 8004d02:	466a      	mov	r2, sp
 8004d04:	f000 f848 	bl	8004d98 <_fstat_r>
 8004d08:	2800      	cmp	r0, #0
 8004d0a:	dbec      	blt.n	8004ce6 <__swhatbuf_r+0x12>
 8004d0c:	9901      	ldr	r1, [sp, #4]
 8004d0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004d12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004d16:	4259      	negs	r1, r3
 8004d18:	4159      	adcs	r1, r3
 8004d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d1e:	e7eb      	b.n	8004cf8 <__swhatbuf_r+0x24>

08004d20 <__smakebuf_r>:
 8004d20:	898b      	ldrh	r3, [r1, #12]
 8004d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d24:	079d      	lsls	r5, r3, #30
 8004d26:	4606      	mov	r6, r0
 8004d28:	460c      	mov	r4, r1
 8004d2a:	d507      	bpl.n	8004d3c <__smakebuf_r+0x1c>
 8004d2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004d30:	6023      	str	r3, [r4, #0]
 8004d32:	6123      	str	r3, [r4, #16]
 8004d34:	2301      	movs	r3, #1
 8004d36:	6163      	str	r3, [r4, #20]
 8004d38:	b003      	add	sp, #12
 8004d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d3c:	ab01      	add	r3, sp, #4
 8004d3e:	466a      	mov	r2, sp
 8004d40:	f7ff ffc8 	bl	8004cd4 <__swhatbuf_r>
 8004d44:	9f00      	ldr	r7, [sp, #0]
 8004d46:	4605      	mov	r5, r0
 8004d48:	4639      	mov	r1, r7
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	f7ff fb16 	bl	800437c <_malloc_r>
 8004d50:	b948      	cbnz	r0, 8004d66 <__smakebuf_r+0x46>
 8004d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d56:	059a      	lsls	r2, r3, #22
 8004d58:	d4ee      	bmi.n	8004d38 <__smakebuf_r+0x18>
 8004d5a:	f023 0303 	bic.w	r3, r3, #3
 8004d5e:	f043 0302 	orr.w	r3, r3, #2
 8004d62:	81a3      	strh	r3, [r4, #12]
 8004d64:	e7e2      	b.n	8004d2c <__smakebuf_r+0xc>
 8004d66:	89a3      	ldrh	r3, [r4, #12]
 8004d68:	6020      	str	r0, [r4, #0]
 8004d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d6e:	81a3      	strh	r3, [r4, #12]
 8004d70:	9b01      	ldr	r3, [sp, #4]
 8004d72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004d76:	b15b      	cbz	r3, 8004d90 <__smakebuf_r+0x70>
 8004d78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d7c:	4630      	mov	r0, r6
 8004d7e:	f000 f81d 	bl	8004dbc <_isatty_r>
 8004d82:	b128      	cbz	r0, 8004d90 <__smakebuf_r+0x70>
 8004d84:	89a3      	ldrh	r3, [r4, #12]
 8004d86:	f023 0303 	bic.w	r3, r3, #3
 8004d8a:	f043 0301 	orr.w	r3, r3, #1
 8004d8e:	81a3      	strh	r3, [r4, #12]
 8004d90:	89a3      	ldrh	r3, [r4, #12]
 8004d92:	431d      	orrs	r5, r3
 8004d94:	81a5      	strh	r5, [r4, #12]
 8004d96:	e7cf      	b.n	8004d38 <__smakebuf_r+0x18>

08004d98 <_fstat_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4d07      	ldr	r5, [pc, #28]	@ (8004db8 <_fstat_r+0x20>)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	4604      	mov	r4, r0
 8004da0:	4608      	mov	r0, r1
 8004da2:	4611      	mov	r1, r2
 8004da4:	602b      	str	r3, [r5, #0]
 8004da6:	f7fb fe29 	bl	80009fc <_fstat>
 8004daa:	1c43      	adds	r3, r0, #1
 8004dac:	d102      	bne.n	8004db4 <_fstat_r+0x1c>
 8004dae:	682b      	ldr	r3, [r5, #0]
 8004db0:	b103      	cbz	r3, 8004db4 <_fstat_r+0x1c>
 8004db2:	6023      	str	r3, [r4, #0]
 8004db4:	bd38      	pop	{r3, r4, r5, pc}
 8004db6:	bf00      	nop
 8004db8:	200005a8 	.word	0x200005a8

08004dbc <_isatty_r>:
 8004dbc:	b538      	push	{r3, r4, r5, lr}
 8004dbe:	4d06      	ldr	r5, [pc, #24]	@ (8004dd8 <_isatty_r+0x1c>)
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	4604      	mov	r4, r0
 8004dc4:	4608      	mov	r0, r1
 8004dc6:	602b      	str	r3, [r5, #0]
 8004dc8:	f7fb fe28 	bl	8000a1c <_isatty>
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	d102      	bne.n	8004dd6 <_isatty_r+0x1a>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	b103      	cbz	r3, 8004dd6 <_isatty_r+0x1a>
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	200005a8 	.word	0x200005a8

08004ddc <_init>:
 8004ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dde:	bf00      	nop
 8004de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004de2:	bc08      	pop	{r3}
 8004de4:	469e      	mov	lr, r3
 8004de6:	4770      	bx	lr

08004de8 <_fini>:
 8004de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dea:	bf00      	nop
 8004dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dee:	bc08      	pop	{r3}
 8004df0:	469e      	mov	lr, r3
 8004df2:	4770      	bx	lr
