# Xilinx CORE Generator 6.1i
# User = Sajjad
Initializing default project...
Loading plug-ins...
All runtime messages will be recorded in F:\FPGA_MICRO_BOARD\uart_finalized\coregen.log
# busformat=BusFormatAngleBracketNotRipped
# designflow=VHDL
# expandedprojectpath=F:\FPGA_MICRO_BOARD\uart_finalized
# flowvendor=Foundation_iSE
# formalverification=None
# simulationoutputproducts=VHDL
# xilinxfamily=Virtex2
# outputoption=DesignFlow
# overwritefiles=Default
# simvendor=ModelSim
# expandedprojectpath=F:\FPGA_MICRO_BOARD\uart_finalized
SETPROJECT .
Set current Project to F:\FPGA_MICRO_BOARD\uart_finalized
SET BusFormat = BusFormatAngleBracketNotRipped
SETXIPCPORTHOST 1484
XIPCPJSENDCORES spartan2
