#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cb8260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cb83f0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1cc47d0 .functor NOT 1, L_0x1cee4d0, C4<0>, C4<0>, C4<0>;
L_0x1cee260 .functor XOR 5, L_0x1cee120, L_0x1cee1c0, C4<00000>, C4<00000>;
L_0x1cee3c0 .functor XOR 5, L_0x1cee260, L_0x1cee320, C4<00000>, C4<00000>;
v0x1cebb80_0 .net *"_ivl_10", 4 0, L_0x1cee320;  1 drivers
v0x1cebc80_0 .net *"_ivl_12", 4 0, L_0x1cee3c0;  1 drivers
v0x1cebd60_0 .net *"_ivl_2", 4 0, L_0x1cee080;  1 drivers
v0x1cebe20_0 .net *"_ivl_4", 4 0, L_0x1cee120;  1 drivers
v0x1cebf00_0 .net *"_ivl_6", 4 0, L_0x1cee1c0;  1 drivers
v0x1cec030_0 .net *"_ivl_8", 4 0, L_0x1cee260;  1 drivers
v0x1cec110_0 .var "clk", 0 0;
v0x1cec1b0_0 .net "in", 0 0, v0x1ceac60_0;  1 drivers
v0x1cec250_0 .net "next_state_dut", 3 0, v0x1ceb600_0;  1 drivers
v0x1cec380_0 .net "next_state_ref", 3 0, L_0x1ced880;  1 drivers
v0x1cec420_0 .net "out_dut", 0 0, L_0x1cede60;  1 drivers
v0x1cec4f0_0 .net "out_ref", 0 0, L_0x1cedcc0;  1 drivers
v0x1cec5c0_0 .net "state", 3 0, v0x1ceae00_0;  1 drivers
v0x1cec660_0 .var/2u "stats1", 223 0;
v0x1cec700_0 .var/2u "strobe", 0 0;
v0x1cec7c0_0 .net "tb_match", 0 0, L_0x1cee4d0;  1 drivers
v0x1cec890_0 .net "tb_mismatch", 0 0, L_0x1cc47d0;  1 drivers
L_0x1cee080 .concat [ 1 4 0 0], L_0x1cedcc0, L_0x1ced880;
L_0x1cee120 .concat [ 1 4 0 0], L_0x1cedcc0, L_0x1ced880;
L_0x1cee1c0 .concat [ 1 4 0 0], L_0x1cede60, v0x1ceb600_0;
L_0x1cee320 .concat [ 1 4 0 0], L_0x1cedcc0, L_0x1ced880;
L_0x1cee4d0 .cmp/eeq 5, L_0x1cee080, L_0x1cee3c0;
S_0x1cb8580 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1cb83f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x1cc3b00 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1cc3b40 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1cc3b80 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1cc3bc0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x1ca2f80 .functor OR 1, L_0x1ceca90, L_0x1cecb30, C4<0>, C4<0>;
L_0x1cb8f30 .functor NOT 1, v0x1ceac60_0, C4<0>, C4<0>, C4<0>;
L_0x1cc6900 .functor AND 1, L_0x1ca2f80, L_0x1cb8f30, C4<1>, C4<1>;
L_0x1cecef0 .functor OR 1, L_0x1cecd80, L_0x1cece20, C4<0>, C4<0>;
L_0x1ced210 .functor OR 1, L_0x1cecef0, L_0x1ced060, C4<0>, C4<0>;
L_0x1ced320 .functor AND 1, L_0x1ced210, v0x1ceac60_0, C4<1>, C4<1>;
L_0x1ced5a0 .functor OR 1, L_0x1ced420, L_0x1ced500, C4<0>, C4<0>;
L_0x1ced6b0 .functor NOT 1, v0x1ceac60_0, C4<0>, C4<0>, C4<0>;
L_0x1ced770 .functor AND 1, L_0x1ced5a0, L_0x1ced6b0, C4<1>, C4<1>;
L_0x1cedb50 .functor AND 1, L_0x1cedab0, v0x1ceac60_0, C4<1>, C4<1>;
v0x1cc4940_0 .net *"_ivl_10", 0 0, L_0x1cc6900;  1 drivers
v0x1cc49e0_0 .net *"_ivl_15", 0 0, L_0x1cecd80;  1 drivers
v0x1ca3090_0 .net *"_ivl_17", 0 0, L_0x1cece20;  1 drivers
v0x1ca3160_0 .net *"_ivl_18", 0 0, L_0x1cecef0;  1 drivers
v0x1ce96e0_0 .net *"_ivl_21", 0 0, L_0x1ced060;  1 drivers
v0x1ce9810_0 .net *"_ivl_22", 0 0, L_0x1ced210;  1 drivers
v0x1ce98f0_0 .net *"_ivl_24", 0 0, L_0x1ced320;  1 drivers
v0x1ce99d0_0 .net *"_ivl_29", 0 0, L_0x1ced420;  1 drivers
v0x1ce9ab0_0 .net *"_ivl_3", 0 0, L_0x1ceca90;  1 drivers
v0x1ce9c20_0 .net *"_ivl_31", 0 0, L_0x1ced500;  1 drivers
v0x1ce9d00_0 .net *"_ivl_32", 0 0, L_0x1ced5a0;  1 drivers
v0x1ce9de0_0 .net *"_ivl_34", 0 0, L_0x1ced6b0;  1 drivers
v0x1ce9ec0_0 .net *"_ivl_36", 0 0, L_0x1ced770;  1 drivers
v0x1ce9fa0_0 .net *"_ivl_42", 0 0, L_0x1cedab0;  1 drivers
v0x1cea080_0 .net *"_ivl_43", 0 0, L_0x1cedb50;  1 drivers
v0x1cea160_0 .net *"_ivl_5", 0 0, L_0x1cecb30;  1 drivers
v0x1cea240_0 .net *"_ivl_6", 0 0, L_0x1ca2f80;  1 drivers
v0x1cea430_0 .net *"_ivl_8", 0 0, L_0x1cb8f30;  1 drivers
v0x1cea510_0 .net "in", 0 0, v0x1ceac60_0;  alias, 1 drivers
v0x1cea5d0_0 .net "next_state", 3 0, L_0x1ced880;  alias, 1 drivers
v0x1cea6b0_0 .net "out", 0 0, L_0x1cedcc0;  alias, 1 drivers
v0x1cea770_0 .net "state", 3 0, v0x1ceae00_0;  alias, 1 drivers
L_0x1ceca90 .part v0x1ceae00_0, 0, 1;
L_0x1cecb30 .part v0x1ceae00_0, 2, 1;
L_0x1cecd80 .part v0x1ceae00_0, 0, 1;
L_0x1cece20 .part v0x1ceae00_0, 1, 1;
L_0x1ced060 .part v0x1ceae00_0, 3, 1;
L_0x1ced420 .part v0x1ceae00_0, 1, 1;
L_0x1ced500 .part v0x1ceae00_0, 3, 1;
L_0x1ced880 .concat8 [ 1 1 1 1], L_0x1cc6900, L_0x1ced320, L_0x1ced770, L_0x1cedb50;
L_0x1cedab0 .part v0x1ceae00_0, 2, 1;
L_0x1cedcc0 .part v0x1ceae00_0, 3, 1;
S_0x1cea8d0 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x1cb83f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x1ceaaa0_0 .net "clk", 0 0, v0x1cec110_0;  1 drivers
v0x1ceab80_0 .var/2s "errored1", 31 0;
v0x1ceac60_0 .var "in", 0 0;
v0x1cead60_0 .var/2s "onehot_error", 31 0;
v0x1ceae00_0 .var "state", 3 0;
v0x1ceaf10_0 .net "tb_match", 0 0, L_0x1cee4d0;  alias, 1 drivers
E_0x1cb1b80/0 .event negedge, v0x1ceaaa0_0;
E_0x1cb1b80/1 .event posedge, v0x1ceaaa0_0;
E_0x1cb1b80 .event/or E_0x1cb1b80/0, E_0x1cb1b80/1;
S_0x1ceb060 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1cb83f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x1cede60 .functor AND 1, L_0x1ceddc0, v0x1ceac60_0, C4<1>, C4<1>;
L_0x7fb0e5e39018 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x1ceb320_0 .net/2u *"_ivl_0", 3 0, L_0x7fb0e5e39018;  1 drivers
v0x1ceb420_0 .net *"_ivl_2", 0 0, L_0x1ceddc0;  1 drivers
v0x1ceb4e0_0 .net "in", 0 0, v0x1ceac60_0;  alias, 1 drivers
v0x1ceb600_0 .var "next_state", 3 0;
v0x1ceb6c0_0 .net "out", 0 0, L_0x1cede60;  alias, 1 drivers
v0x1ceb7d0_0 .net "state", 3 0, v0x1ceae00_0;  alias, 1 drivers
E_0x1cb1e40 .event anyedge, v0x1cea770_0, v0x1cea510_0;
L_0x1ceddc0 .cmp/eq 4, v0x1ceae00_0, L_0x7fb0e5e39018;
S_0x1ceb960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1cb83f0;
 .timescale -12 -12;
E_0x1cb1710 .event anyedge, v0x1cec700_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cec700_0;
    %nor/r;
    %assign/vec4 v0x1cec700_0, 0;
    %wait E_0x1cb1710;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cea8d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ceab80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cead60_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1cea8d0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb1b80;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1ceae00_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ceac60_0, 0;
    %load/vec4 v0x1ceaf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cead60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cead60_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ceab80_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb1b80;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1ceae00_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ceac60_0, 0;
    %load/vec4 v0x1ceaf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ceab80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ceab80_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1cead60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x1ceab80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x1cead60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1ceab80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1ceb060;
T_3 ;
    %wait E_0x1cb1e40;
    %load/vec4 v0x1ceb7d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1ceb600_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x1ceb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %store/vec4 v0x1ceb600_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x1ceb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x1ceb600_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x1ceb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x1ceb600_0, 0, 4;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x1ceb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x1ceb600_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1cb83f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cec110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cec700_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cb83f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cec110_0;
    %inv;
    %store/vec4 v0x1cec110_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cb83f0;
T_6 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ceaaa0_0, v0x1cec890_0, v0x1cec1b0_0, v0x1cec5c0_0, v0x1cec380_0, v0x1cec250_0, v0x1cec4f0_0, v0x1cec420_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cb83f0;
T_7 ;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cb83f0;
T_8 ;
    %wait E_0x1cb1b80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cec660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec660_0, 4, 32;
    %load/vec4 v0x1cec7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec660_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cec660_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec660_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cec380_0;
    %load/vec4 v0x1cec380_0;
    %load/vec4 v0x1cec250_0;
    %xor;
    %load/vec4 v0x1cec380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec660_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec660_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1cec4f0_0;
    %load/vec4 v0x1cec4f0_0;
    %load/vec4 v0x1cec420_0;
    %xor;
    %load/vec4 v0x1cec4f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec660_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1cec660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec660_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/fsm3onehot/iter0/response21/top_module.sv";
