
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004067                       # Number of seconds simulated (Second)
simTicks                                   4066985500                       # Number of ticks simulated (Tick)
finalTick                                  5057148500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     41.74                       # Real time elapsed on the host (Second)
hostTickRate                                 97426378                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                     15591306                       # Number of instructions simulated (Count)
simOps                                       16815171                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   373494                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     402811                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          8133971                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15047462                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       15346808                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6276                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               158670                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            302355                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             8128953                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.887919                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.521336                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4352920     53.55%     53.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    619833      7.63%     61.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    581990      7.16%     68.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    435533      5.36%     73.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    429506      5.28%     78.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    574790      7.07%     86.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    549980      6.77%     92.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    310666      3.82%     96.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    273735      3.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               8128953                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4012      0.51%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  97538     12.29%     12.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     12.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 647089     81.56%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     94.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  44787      5.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    11      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       478309      3.12%      3.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       5576705     36.34%     39.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3730      0.02%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1962440     12.79%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      5639385     36.75%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       216062      1.41%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1362080      8.88%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       108097      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       15346808                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.886755                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              793437                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.051700                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 19671417                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5776440                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5703438                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 19950862                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 9429696                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         9252033                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5777574                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     9884362                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          15340101                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1362021                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      6704                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   1                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1470116                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1264481                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       108095                       # Number of stores executed (Count)
system.cpu.numRate                           1.885930                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              44                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            5018                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    13933909                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      14888662                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.583754                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.583754                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.713051                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.713051                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8351833                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3140831                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   24406029                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4975650                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4979214                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  18410737                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         987201                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        108403                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           29                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1273347                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1174278                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3869                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               202856                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3765                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  202694                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999201                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       2                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              58                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               58                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          145595                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3865                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8109595                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.835932                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.143676                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         5402865     66.62%     66.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          408218      5.03%     71.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          592650      7.31%     78.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            7526      0.09%     79.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           47525      0.59%     79.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            5893      0.07%     79.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           22684      0.28%     80.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           60974      0.75%     80.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1561260     19.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8109595                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             13933910                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               14888663                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1083116                       # Number of memory references committed (Count)
system.cpu.commit.loads                        975377                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1253123                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          9231046                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5682157                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       477352      3.21%      3.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5525506     37.11%     40.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         3713      0.02%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     40.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1957696     13.15%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5625984     37.79%     91.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     91.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     91.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       215296      1.45%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       975377      6.55%     99.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       107739      0.72%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14888663                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1561260                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         925668                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            925668                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        925668                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           925668                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       163605                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          163605                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       163605                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         163605                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11954840439                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11954840439                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11954840439                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11954840439                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1089273                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1089273                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1089273                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1089273                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.150197                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.150197                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.150197                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.150197                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 73071.363583                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 73071.363583                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 73071.363583                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 73071.363583                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      3146186                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        72956                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      43.124431                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            0                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       107754                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            107754                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         5554                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          5554                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         5554                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         5554                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       158051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       158051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       158051                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       158051                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  11584708439                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  11584708439                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  11584708439                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  11584708439                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.145098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.145098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.145098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.145098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73297.280239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73297.280239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73297.280239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73297.280239                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 158048                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       925576                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          925576                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        55958                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         55958                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2065101000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2065101000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       981534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       981534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.057011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.057011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 36904.481933                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 36904.481933                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         5554                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         5554                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        50404                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        50404                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1802616000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1802616000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.051352                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.051352                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 35763.352115                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 35763.352115                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data           92                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total             92                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       107647                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       107647                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   9889739439                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   9889739439                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       107739                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       107739                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.999146                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.999146                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 91871.946631                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 91871.946631                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       107647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       107647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   9782092439                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   9782092439                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.999146                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.999146                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 90871.946631                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 90871.946631                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1101570                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             158048                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.969845                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          290                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          732                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            4515140                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           4515140                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   742047                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5137217                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1917801                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                327785                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4103                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               202204                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               15099291                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    31                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1111709                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       14160159                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1273347                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             202696                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7013137                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8214                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   1107657                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1022                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            8128953                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.861753                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.161659                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5642438     69.41%     69.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    71998      0.89%     70.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   515802      6.35%     76.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    54685      0.67%     77.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   132893      1.63%     78.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    60485      0.74%     79.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    58820      0.72%     80.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    55124      0.68%     81.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1536708     18.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              8128953                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.156547                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.740867                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1107602                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1107602                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1107602                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1107602                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           55                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              55                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           55                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             55                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      4752500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      4752500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      4752500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      4752500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1107657                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1107657                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1107657                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1107657                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000050                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000050                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000050                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000050                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 86409.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 86409.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 86409.090909                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 86409.090909                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                44                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           12                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           43                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           43                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           43                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           43                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3446500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3446500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3446500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3446500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80151.162791                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80151.162791                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80151.162791                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80151.162791                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     44                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1107602                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1107602                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           55                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            55                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      4752500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      4752500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1107657                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1107657                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 86409.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 86409.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           43                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           43                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3446500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3446500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80151.162791                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80151.162791                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5473                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 44                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             124.386364                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4430672                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4430672                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4103                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3764588                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    56197                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               15047465                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  326                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   987201                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  108403                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     34256                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     3554                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            112                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3799                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3911                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 14956744                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                14955471                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  11022296                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  19774905                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.838643                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.557388                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                          32                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   11799                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   4                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    646                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  71166                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             975377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             27.407196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            71.462657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 703000     72.07%     72.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                34606      3.55%     75.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                32982      3.38%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                11542      1.18%     80.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                36818      3.77%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                63185      6.48%     90.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4332      0.44%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                15550      1.59%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 4203      0.43%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3241      0.33%     93.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               5989      0.61%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1905      0.20%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4798      0.49%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2450      0.25%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4165      0.43%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2729      0.28%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3074      0.32%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2458      0.25%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2970      0.30%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               5089      0.52%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2439      0.25%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2869      0.29%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1923      0.20%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               2659      0.27%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               2350      0.24%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1759      0.18%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1687      0.17%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1407      0.14%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1491      0.15%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1100      0.11%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            10607      1.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               975377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4103                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   899217                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4170603                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2083982                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                971048                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15076487                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1432                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 813114                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    761                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  85798                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            19071527                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    46060680                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8009108                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 15048660                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              18835561                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   235874                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1945972                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         21579525                       # The number of ROB reads (Count)
system.cpu.rob.writes                        30088010                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 13933909                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14888662                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  35606                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     35607                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 35606                       # number of overall hits (Count)
system.l2.overallHits::total                    35607                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   42                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               122445                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  122487                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  42                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              122445                       # number of overall misses (Count)
system.l2.overallMisses::total                 122487                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3368500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     10961546000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        10964914500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3368500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    10961546000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       10964914500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 43                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             158051                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                158094                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                43                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            158051                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               158094                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.976744                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.774718                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.774773                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.976744                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.774718                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.774773                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80202.380952                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 89522.201805                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    89519.006099                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80202.380952                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 89522.201805                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   89519.006099                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               105412                       # number of writebacks (Count)
system.l2.writebacks::total                    105412                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           122445                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              122487                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          122445                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             122487                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      2938500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   9737116000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     9740054500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2938500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   9737116000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    9740054500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.976744                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.774718                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.774773                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.976744                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.774718                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.774773                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69964.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 79522.365144                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 79519.087740                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69964.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 79522.365144                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 79519.087740                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         122561                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           44                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             44                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3368500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3368500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           43                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             43                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.976744                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.976744                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80202.380952                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80202.380952                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2938500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2938500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.976744                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.976744                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69964.285714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69964.285714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           107647                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              107647                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   9608968500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     9608968500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         107647                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            107647                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 89263.690581                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 89263.690581                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       107647                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          107647                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   8532498500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   8532498500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 79263.690581                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79263.690581                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          35606                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             35606                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        14798                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           14798                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1352577500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1352577500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        50404                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         50404                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.293588                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.293588                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91402.723341                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91402.723341                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        14798                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        14798                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1204617500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1204617500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.293588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.293588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81404.074875                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81404.074875                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           44                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               44                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           44                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       107754                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           107754                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       107754                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       107754                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       298521                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     122561                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.435693                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      54.063104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       226.591108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3815.345788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.013199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.055320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.931481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  350                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  675                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1042                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2029                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2652041                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2652041                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    105411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        42.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    122445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000156858500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6520                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6520                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              318476                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              99084                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      122487                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     105411                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    122487                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   105411                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                122487                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               105411                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   53852                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   50819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   11834                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    5981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   5787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   7241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   7563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   7401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   7414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   7604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   7848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   7730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   7092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   7463                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   7082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.812423                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.887070                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     10.681801                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15           1462     22.42%     22.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          4718     72.36%     94.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           274      4.20%     98.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            36      0.55%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            11      0.17%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             7      0.11%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2      0.03%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            3      0.05%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            3      0.05%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-479            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.167178                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.154956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.664644                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6036     92.58%     92.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              164      2.52%     95.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              110      1.69%     96.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              151      2.32%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               43      0.66%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               15      0.23%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7839168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6746304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1927513142.10488319                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1658797160.69801569                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4066992000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      17845.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      7836480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6746240                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 660931.788421670091                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1926852210.316461563110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1658781424.226862907410                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           42                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       122445                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       105411                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1157000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4677905500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 104718314500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27547.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38204.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    993428.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      7836416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7839168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6746304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6746304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           43                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       122444                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          122487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       105411                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         105411                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         676668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1926836474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1927513142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       676668                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        676668                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1658797161                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1658797161                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1658797161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        676668                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1926836474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3586310303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               122487                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              105410                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         7387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         7170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         7004                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         8240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         8352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         7921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         7328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         6010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         5993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         6077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         6545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         6001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         6912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         6965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         6934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         6112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         6065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         6614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2382431250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             612435000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4679062500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19450.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38200.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              110652                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              94146                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        23098                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   631.404970                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   481.389180                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   363.818132                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1551      6.71%      6.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2709     11.73%     18.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3327     14.40%     32.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1848      8.00%     40.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1548      6.70%     47.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1334      5.78%     53.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1173      5.08%     58.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1238      5.36%     63.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         8370     36.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        23098                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               7839168                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            6746240                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1927.513142                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1658.781424                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   28.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               15.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.96                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        78839880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        41889210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      423287760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     264288600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 320842080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1692800250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    136604160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2958551940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   727.455738                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    334642000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    135720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3597659000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        86136960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        45771495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      451405080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     285951600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 320842080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1728908040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    106197600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3025212855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   743.846482                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    257951750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    135720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3674349250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               14839                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        105411                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             16876                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             107647                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            107647                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          14840                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       367260                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  367260                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     14585408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 14585408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             122487                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   122487    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               122487                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           701755000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          641947750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         244774                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       122287                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              50445                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       213166                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           44                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            67443                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            107647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           107647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             43                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         50404                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          131                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       474147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 474278                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17011328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                17016960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          122561                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6746368                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            280655                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001133                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.033642                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  280337     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     318      0.11%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              280655                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5057148500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          265891000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         237072000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        316186                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       158092                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             317                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000030                       # Number of seconds simulated (Second)
simTicks                                     29993500                       # Number of ticks simulated (Tick)
finalTick                                  5087142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                286983904                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     15601493                       # Number of instructions simulated (Count)
simOps                                       16827309                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                148885531                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  160464946                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            59987                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21148                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      239                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18491                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     60                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9414                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5460                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  89                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               35675                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.518318                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.395867                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29243     81.97%     81.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2229      6.25%     88.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1345      3.77%     91.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       796      2.23%     94.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       682      1.91%     96.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       494      1.38%     97.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       442      1.24%     98.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       218      0.61%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       226      0.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 35675                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      99     18.07%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    262     47.81%     65.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   187     34.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          435      2.35%      2.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11629     62.89%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4280     23.15%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2083     11.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18491                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.308250                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 548                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029636                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72673                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30476                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16879                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     338                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18278                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18133                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4160                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       361                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  69                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6209                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3138                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2049                       # Number of stores executed (Count)
system.cpu.numRate                           0.302282                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             190                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           24312                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10187                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12138                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.888583                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.888583                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.169820                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.169820                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18786                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11954                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2889                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2976                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2270                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4668                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2315                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          556                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          149                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5365                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3812                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               391                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1960                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  245                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1637                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.835204                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     406                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             592                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              574                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9480                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               654                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        33800                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.359497                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.332197                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30102     89.06%     89.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1394      4.12%     93.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             615      1.82%     95.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             317      0.94%     95.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             370      1.09%     97.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             190      0.56%     97.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             129      0.38%     97.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              92      0.27%     98.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             591      1.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        33800                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10200                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12151                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4240                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2675                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2216                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11329                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7785     64.07%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2675     22.01%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12151                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           591                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4593                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4593                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4593                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4593                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          741                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             741                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          741                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            741                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     67303992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     67303992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     67303992                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     67303992                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5334                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5334                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5334                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5334                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.138920                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.138920                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.138920                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.138920                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 90828.599190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 90828.599190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 90828.599190                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 90828.599190                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3226                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           23                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           51                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      63.254902                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           87                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                87                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          403                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           403                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          403                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          403                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     34448499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     34448499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     34448499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     34448499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063367                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063367                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 101918.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 101918.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 101918.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 101918.636095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    343                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3188                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3188                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          655                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           655                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     61508000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     61508000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.170440                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.170440                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 93905.343511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 93905.343511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          339                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          339                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     32511500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     32511500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.082227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.082227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 102884.493671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 102884.493671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       203500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       203500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       101750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       101750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       201500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       201500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       100750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       100750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1405                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1405                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           86                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           86                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5795992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5795992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.057679                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.057679                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 67395.255814                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 67395.255814                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1936999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1936999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 88045.409091                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 88045.409091                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                41688                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1367                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              30.495977                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          831                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21975                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21975                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8605                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22058                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3934                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   397                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    681                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1524                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    92                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23721                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   344                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8434                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23170                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5365                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2061                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23736                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1544                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2369                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      3056                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   219                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              35675                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.745732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.087134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30756     86.21%     86.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      427      1.20%     87.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      489      1.37%     88.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      474      1.33%     90.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      474      1.33%     91.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      543      1.52%     92.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      307      0.86%     93.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      316      0.89%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1889      5.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                35675                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.089436                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.386250                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2748                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2748                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2748                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2748                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          308                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             308                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          308                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            308                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     26241500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     26241500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     26241500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     26241500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3056                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3056                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3056                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3056                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.100785                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.100785                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.100785                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.100785                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 85199.675325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 85199.675325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 85199.675325                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 85199.675325                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          103                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            103                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          245                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               245                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           62                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          246                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          246                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          246                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          246                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     21548000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     21548000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     21548000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     21548000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.080497                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.080497                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.080497                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.080497                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 87593.495935                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 87593.495935                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 87593.495935                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 87593.495935                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    245                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2748                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2748                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          308                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           308                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     26241500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     26241500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.100785                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.100785                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 85199.675325                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 85199.675325                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          246                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          246                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     21548000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     21548000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.080497                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.080497                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 87593.495935                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 87593.495935                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1183412                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                501                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2362.099800                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12469                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12469                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       681                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7318                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      948                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21456                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   96                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4668                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2315                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   239                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        60                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      844                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             90                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          657                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  747                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17655                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17143                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8963                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     15002                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.285779                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597454                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         154                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2021                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    780                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   53                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     42                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             34.467290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            77.417353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2232     83.44%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   15      0.56%     84.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    4      0.15%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    9      0.34%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.15%     84.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.04%     84.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 19      0.71%     85.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 79      2.95%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 17      0.64%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  7      0.26%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 42      1.57%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.37%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.30%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                126      4.71%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 28      1.05%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  7      0.26%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.15%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  7      0.26%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.15%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.11%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.15%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.11%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               41      1.53%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    681                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8876                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9234                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10211                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3977                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2696                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22733                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    546                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1078                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1047                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20816                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30562                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23791                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      242                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11316                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9615                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1762                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54632                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44976                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10187                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12138                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     28                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        30                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    28                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       30                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  218                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  335                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     553                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 218                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 335                       # number of overall misses (Count)
system.l2.overallMisses::total                    553                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        20860500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        33927500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           54788000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       20860500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       33927500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          54788000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                246                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                337                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   583                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               246                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               337                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  583                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.886179                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.994065                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.948542                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.886179                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.994065                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.948542                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 95690.366972                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 101276.119403                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    99074.141049                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 95690.366972                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 101276.119403                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   99074.141049                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  717                       # number of writebacks (Count)
system.l2.writebacks::total                       717                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              218                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              335                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 553                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             218                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             335                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                553                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     18690500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     30557500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       49248000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     18690500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     30557500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      49248000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.886179                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.994065                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.948542                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.886179                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.994065                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.948542                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 85736.238532                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 91216.417910                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 89056.057866                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 85736.238532                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 91216.417910                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 89056.057866                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            744                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              28                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 28                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           218                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              218                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     20860500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     20860500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          246                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            246                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.886179                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.886179                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 95690.366972                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 95690.366972                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          218                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          218                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     18690500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     18690500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.886179                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.886179                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 85736.238532                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 85736.238532                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               20                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  20                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2004500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2004500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.952381                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.952381                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data       100225                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total       100225                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           20                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              20                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1804500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1804500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.952381                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.952381                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        90225                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        90225                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     31923000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     31923000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 101342.857143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 101342.857143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     28753000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     28753000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 91279.365079                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 91279.365079                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          245                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              245                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          245                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          245                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           87                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               87                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           87                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           87                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        29955                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4840                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.189050                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     100.384836                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       104.281965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3891.333199                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.024508                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.025459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.950033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  215                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1360                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  863                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1658                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10136                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10136                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       717.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       217.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       335.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000007217250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1596                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                676                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         552                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        717                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       552                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      717                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   552                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  717                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     281                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      12.953488                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.621423                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.861514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6                 1      2.33%      2.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      2.33%      4.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 3      6.98%     11.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                3      6.98%     18.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                7     16.28%     34.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                3      6.98%     41.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                7     16.28%     58.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                4      9.30%     67.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                6     13.95%     81.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                3      6.98%     88.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                3      6.98%     95.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                1      2.33%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                1      2.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.720930                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.649853                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.666556                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               34     79.07%     79.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      4.65%     83.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      4.65%     88.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      4.65%     93.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      2.33%     95.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      4.65%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   35328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                45888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1177855201.96042466                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1529931485.15511703                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      29987000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      23630.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        46016                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 463033657.292413353920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 714821544.668011426926                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1534199076.466567754745                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          217                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          335                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          717                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9685500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     16469000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    739012000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     44633.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     49161.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1030700.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          35392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        45888                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        45888                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          217                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          336                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             553                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          717                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            717                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      463033657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      716955340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1179988998                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    463033657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     463033657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1529931485                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1529931485                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1529931485                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     463033657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     716955340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2709920483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  552                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 719                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           90                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           83                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           90                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                15804500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           26154500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                28631.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           47381.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 309                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                486                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            55.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           67.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          471                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   172.161359                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   127.056239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   162.626761                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          206     43.74%     43.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          160     33.97%     77.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           54     11.46%     89.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           24      5.10%     94.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            9      1.91%     96.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           10      2.12%     98.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      0.85%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.42%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          471                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 35328                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              46016                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1177.855202                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1534.199076                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   21.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              11.99                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1513680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          800745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1927800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1409400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13380180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       250080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21740445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   724.838548                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       498500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     28455000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1884960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          986700                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2013480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2343780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13449150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       192000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      23328630                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   777.789521                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       388250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     28565250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 534                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           717                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                27                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 20                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                20                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            532                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1853                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        81344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    81344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                555                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      555    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  555                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4293500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2980000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1299                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          744                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                564                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          804                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          245                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              283                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            246                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           316                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          736                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1026                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1762                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        27328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   58688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             744                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     45888                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1330                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1330    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1330                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     29993500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             919000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            367500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            511500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1174                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          588                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
