C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/vid_phy_controller_v2_2_4
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  -l vid_phy_controller_v2_2_4 +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -work vid_phy_controller_v2_2_4 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/vid_phy_controller_v2_2_4/.cxl.verilog.vid_phy_controller_v2_2_4.vid_phy_controller_v2_2_4.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  -l vid_phy_controller_v2_2_4 +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -sv2k12 -work vid_phy_controller_v2_2_4 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/vid_phy_controller_v2_2_4/.cxl.systemverilog.vid_phy_controller_v2_2_4.vid_phy_controller_v2_2_4.nt64.cmf
