######################################################################
##
## Filename: GANDALF_env.fdo
## Created on: Fri Feb 24 15:52:54 ora solare Europa occidentale 2023
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vcom -explicit  -93 "../ipcore/the_spy_fifo.vhd"
vcom -explicit  -93 "../submodules/data_out_manager/ipcore/data_out_main_fifo.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t_tile.vhd"
vcom -explicit  -93 "ipcore_dir/spyfifo_ila.vhd"
vcom -explicit  -93 "ipcore_dir/gbase_top_icon.vhd"
vcom -explicit  -93 "ipcore_dir/prog_ila.vhd"
vcom -explicit  -93 "ipcore_dir/wb_to_ram_ila.vhd"
vcom -explicit  -93 "ipcore_dir/ila_top.vhd"
vcom -explicit  -93 "ipcore_dir/load_si_ila.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/ipcore/binfile_fifo_synth.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/ipcore/binfile_fifo.vhd"
vcom -explicit  -93 "ipcore_dir/gtp_if_ila.vhd"
vcom -explicit  -93 "../submodules/data_out_manager/ipcore/header_fifo.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_dq_iob.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_dqs_iob.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_dm_iob.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_calib.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_usr_wr.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_usr_rd.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_usr_addr_fifo.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_write.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_io.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_init.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_ctl_io.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_usr_top.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_phy_top.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_ctrl.vhd"
vcom -explicit  -93 "../submodules/i2c/rtl/i2c_master_bit_ctrl.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_mem_if_top.vhd"
vcom -explicit  -93 "../submodules/i2c/rtl/i2c_master_byte_ctrl.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_top.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_infrastructure.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_idelay_ctrl.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/ddr2_chipscope.vhd"
vcom -explicit  -93 "../submodules/si_if/rtl/si_phase_shift.vhd"
vcom -explicit  -93 "../submodules/i2c/rtl/si_iic_wrapper.vhd"
vcom -explicit  -93 "../submodules/i2c/rtl/i2c_master_top.vhd"
vcom -explicit  -93 "../submodules/i2c/rtl/gp_iic_wrapper.vhd"
vcom -explicit  -93 "../submodules/amc_if/rtl/ddr_interface_pkg.vhd"
vcom -explicit  -93 "../rtl/top_level_desc.vhd"
vcom -explicit  -93 "../rtl/G_PARAMETERS.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddrii_src/mig_v3_6.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/ipcore/wb_ram_ila.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/single_channel_aurora_xc5vlx30t_tile.vhd"
vcom -explicit  -93 "../submodules/tcs_if/rtl/tcs_decode_MEP.vhd"
vcom -explicit  -93 "../submodules/stat_if/rtl/sys_mon.vhd"
vcom -explicit  -93 "../submodules/si_if/rtl/sweep_ctrl.vhd"
vcom -explicit  -93 "../submodules/si_if/rtl/si_load.vhd"
vcom -explicit  -93 "../submodules/i2c/rtl/si_iic_top.vhd"
vcom -explicit  -93 "../submodules/i2c/rtl/gp_iic_wrapper_wrapper.vhd"
vcom -explicit  -93 "../submodules/data_out_manager/rtl/sdr_slink.vhd"
vcom -explicit  -93 "../submodules/cpld_interface/rtl/clock_pll.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/rtl/arwen_s_iobufs.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t/example_design/mgt_usrclk_source_pll.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t.vhd"
vcom -explicit  -93 "../submodules/amc_if/rtl/data_out_logic_MEPv2.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/wb_ddr_if.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddr_if.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/tranceiver_ila.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/sm_to_ram_ila.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/single_channel_aurora_xc5vlx30t/example_design/mgt_usrclk_source_pll.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/single_channel_aurora_xc5vlx30t.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/selectmap_to_ram_fifo_synth.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/ram_to_gtp_ila.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/ram_to_gtp_fifo_synth.vhd"
vcom -explicit  -93 "../tb/cpld/USB.vhd"
vcom -explicit  -93 "../tb/cpld/scount.vhd"
vcom -explicit  -93 "../tb/cpld/prot.vhd"
vcom -explicit  -93 "../tb/cpld/DISPLAY.vhd"
vcom -explicit  -93 "../tb/cpld/cvmeport.vhd"
vcom -explicit  -93 "../submodules/tcs_if/rtl/Trigger_LED.vhd"
vcom -explicit  -93 "../submodules/tcs_if/rtl/tcs_if_MEP.vhd"
vcom -explicit  -93 "../submodules/tcs_if/rtl/gimli_if.vhd"
vcom -explicit  -93 "../submodules/stat_if/rtl/stat_if.vhd"
vcom -explicit  -93 "../submodules/slink_if/rtl/slink_if.vhd"
vcom -explicit  -93 "../submodules/si_if/rtl/si_if.vhd"
vcom -explicit  -93 "../submodules/gp_if/rtl/gp_if.vhd"
vcom -explicit  -93 "../submodules/data_out_manager/rtl/vxs_interface.vhd"
vcom -explicit  -93 "../submodules/data_out_manager/rtl/data_out_manager_MEP.vhd"
vcom -explicit  -93 "../submodules/cpld_interface/rtl/wb_to_ram.vhd"
vcom -explicit  -93 "../submodules/cpld_interface/rtl/cpld_interface.vhd"
vcom -explicit  -93 "../submodules/base_pll/rtl/base_pll.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/rtl/tranceiver_main.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/rtl/gtp_if.vhd"
vcom -explicit  -93 "../submodules/arwen_prog/rtl/arwen_s_prog.vhd"
vcom -explicit  -93 "../submodules/amc_if/rtl/amc_if_8ch_MEP.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/submodules/ddr_memory/rtl/ddr_memory_controller.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/rtl/tranceiver_main.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/rtl/sm_to_ram.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/rtl/ram_to_gtp_if.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/ipcore/gandalf_mem_tcs_icon.vhd"
vcom -explicit  -93 "../tb/vme_pkg.vhd"
vcom -explicit  -93 "../tb/tb_pkg.vhd"
vcom -explicit  -93 "../tb/ieee_to_string.vhd"
vcom -explicit  -93 "../tb/fifo3.vhd"
vcom -explicit  -93 "../tb/ddr/wiredly.vhd"
vlog -suppress 2902 "../tb/ddr/ddr2_model_c0.v"
vcom -explicit  -93 "../tb/cpld/vmetop2.vhd"
vcom -explicit  -93 "../tb/adc.vhd"
vcom -explicit  -93 "../rtl/gbase_top.vhd"
vlib mem
vcom -explicit  -93 -work mem "../../gandalf_mem_tcs/rtl/gandalf_mem_top.vhd"
vcom -explicit  -93 "../tb/tcs_tx_MEP.vhd"
vcom -explicit  -93 "../tb/signal.vhd"
vcom -explicit  -93 "../tb/gandalf_module.vhd"
vcom -explicit  -93 "../tb/fast_register_pkg.vhd"
vcom -explicit  -93 "../tb/testbench.vhd"
vlog -suppress 2902 "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.GANDALF_env glbl
#
# Source the wave do file
#
do {GANDALF_env_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {GANDALF_env.udo}
#
# Run simulation for this time
#
run 120 us
#
# End
#
