;redcode
;assert 1
	SPL 0, #-404
	CMP -205, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, @0
	SPL 0, <2
	SUB @-127, 100
	SUB #72, @-200
	SUB @127, 108
	CMP -205, @-125
	SUB -207, <-120
	DJN 110, 9
	SUB @-127, 100
	SUB 112, @610
	SPL 0, <2
	SUB @-127, 100
	SUB @-127, 100
	SUB #72, @-201
	SUB -207, <-120
	SLT 270, 61
	CMP -207, <-120
	SUB #72, @-201
	SUB @-127, 100
	SUB @-127, 100
	SPL 300, 90
	SUB @-127, 100
	SUB @-127, 100
	SLT @0, @2
	SUB #5, 0
	SUB @-127, 100
	ADD @-127, 100
	SUB @-127, 100
	DJN 110, 9
	SUB @-127, 100
	SLT @0, @2
	JMZ 110, 9
	JMZ 110, 9
	JMZ 110, 9
	ADD #-270, <1
	SUB @127, 106
	SUB @127, 106
	SUB -207, <-120
	ADD @-127, 100
	ADD @-127, 100
	DJN @11, 0
	SUB -207, <-120
	SUB @-127, 100
	ADD @127, 106
	SUB @-127, 100
	CMP @-127, 101
	CMP @-127, 100
	ADD 270, 61
	SUB 120, 0
