<stg><name>runQueue</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="26">
<or_exp><and_exp><literal name="full_assign_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="5">
<condition id="25">
<or_exp><and_exp><literal name="full_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="3">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="32">
<or_exp><and_exp><literal name="empty_assign_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="7">
<condition id="31">
<or_exp><and_exp><literal name="empty_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="5">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="7" to="8">
<condition id="38">
<or_exp><and_exp><literal name="full_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="9">
<condition id="37">
<or_exp><and_exp><literal name="full_assign_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="7">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="9" to="2">
<condition id="43">
<or_exp><and_exp><literal name="empty_assign_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="9" to="10">
<condition id="44">
<or_exp><and_exp><literal name="empty_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="9">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="64">
<![CDATA[
:0  %last = alloca i32, align 4

]]></node>
<StgValue><ssdm name="last"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

]]></node>
<StgValue><ssdm name="full_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

]]></node>
<StgValue><ssdm name="empty_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

]]></node>
<StgValue><ssdm name="priorityIn_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="64">
<![CDATA[
:11  %empty_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="empty_assign"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="64">
<![CDATA[
:12  %full_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="full_assign"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  store volatile i1 %empty_read, i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  store volatile i1 %full_read, i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="4">
<![CDATA[
:22  %last_1 = zext i4 %priorityIn_V_read to i32

]]></node>
<StgValue><ssdm name="last_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  store i32 0, i32* %last, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.loopexit:0  %j = phi i14 [ 0, %0 ], [ %j_1, %.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit:1  %result = phi i1 [ true, %0 ], [ %result_3, %.preheader ]

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:2  %exitcond = icmp eq i14 %j, -6384

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:4  %j_1 = add i14 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond, label %5, label %.preheader124

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="1">
<![CDATA[
:0  ret i1 %result

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader124:0  %val_assign = phi i32 [ %i, %1 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1">
<![CDATA[
.preheader124:1  %full_assign_load = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="full_assign_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader124:2  %i = add nsw i32 %val_assign, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader124:3  br i1 %full_assign_load, label %.preheader123, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="full_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="full_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="4" op_0_bw="32">
<![CDATA[
:1  %tmp = trunc i32 %val_assign to i4

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="full_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader124

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader123:0  %op2_assign = phi i32 [ %i_1, %2 ], [ 0, %.preheader124 ]

]]></node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader123:1  %result_1 = phi i1 [ %result_1_s, %2 ], [ %result, %.preheader124 ]

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1">
<![CDATA[
.preheader123:2  %empty_assign_load = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader123:3  %i_1 = add nsw i32 %op2_assign, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader123:4  br i1 %empty_assign_load, label %.preheader122, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="empty_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="empty_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3 = icmp eq i32 %last_1, %op2_assign

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="empty_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %result_1_s = and i1 %tmp_3, %result_1

]]></node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader122:0  %i_2 = phi i32 [ %i_3, %3 ], [ 0, %.preheader123 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1">
<![CDATA[
.preheader122:1  %full_assign_load_1 = load volatile i1* %full_assign, align 1

]]></node>
<StgValue><ssdm name="full_assign_load_1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader122:2  %i_3 = add nsw i32 %i_2, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader122:3  br i1 %full_assign_load_1, label %.preheader, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="full_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="full_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sext i32 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="full_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="random_priorities_addr"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="full_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="9" op_0_bw="8">
<![CDATA[
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

]]></node>
<StgValue><ssdm name="random_priorities_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="9" op_0_bw="8">
<![CDATA[
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

]]></node>
<StgValue><ssdm name="random_priorities_load"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="4" op_0_bw="9">
<![CDATA[
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader122

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader:0  %result_3 = phi i1 [ %p_result_3, %4 ], [ %result_1, %.preheader122 ]

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1">
<![CDATA[
.preheader:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

]]></node>
<StgValue><ssdm name="empty_assign_load_1"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %empty_assign_load_1, label %.loopexit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="empty_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32">
<![CDATA[
:0  %last_load = load i32* %last, align 4

]]></node>
<StgValue><ssdm name="last_load"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="empty_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="empty_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ult = icmp ult i32 %last_1, %last_load

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="empty_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %rev4 = xor i1 %ult, true

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="empty_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %p_result_3 = and i1 %rev4, %result_3

]]></node>
<StgValue><ssdm name="p_result_3"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="empty_assign_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %last_1, i32* %last, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="104" name="priorityOut_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="priorityOut_V"/></StgValue>
</port>
<port id="105" name="priorityIn_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="priorityIn_V"/></StgValue>
</port>
<port id="106" name="cmdOut_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="cmdOut_V"/></StgValue>
</port>
<port id="107" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="108" name="full" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="full"/></StgValue>
</port>
<port id="109" name="random_priorities" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="stg_110" to="last" fromId="110" toId="11">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="112" toId="12">
</dataflow>
<dataflow id="114" from="priorityOut_V" to="stg_12" fromId="104" toId="12">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecBitsMap" to="stg_13" fromId="112" toId="13">
</dataflow>
<dataflow id="116" from="priorityIn_V" to="stg_13" fromId="105" toId="13">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecBitsMap" to="stg_14" fromId="112" toId="14">
</dataflow>
<dataflow id="118" from="cmdOut_V" to="stg_14" fromId="106" toId="14">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecBitsMap" to="stg_15" fromId="112" toId="15">
</dataflow>
<dataflow id="120" from="empty" to="stg_15" fromId="107" toId="15">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecBitsMap" to="stg_16" fromId="112" toId="16">
</dataflow>
<dataflow id="122" from="full" to="stg_16" fromId="108" toId="16">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecBitsMap" to="stg_17" fromId="112" toId="17">
</dataflow>
<dataflow id="125" from="stg_124" to="stg_17" fromId="124" toId="17">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecTopModule" to="stg_18" fromId="126" toId="18">
</dataflow>
<dataflow id="129" from="str" to="stg_18" fromId="128" toId="18">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.ap_none.i1" to="full_read" fromId="130" toId="19">
</dataflow>
<dataflow id="132" from="full" to="full_read" fromId="108" toId="19">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_none.i1" to="empty_read" fromId="130" toId="20">
</dataflow>
<dataflow id="134" from="empty" to="empty_read" fromId="107" toId="20">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.ap_none.i4" to="priorityIn_V_read" fromId="135" toId="21">
</dataflow>
<dataflow id="137" from="priorityIn_V" to="priorityIn_V_read" fromId="105" toId="21">
</dataflow>
<dataflow id="138" from="stg_110" to="empty_assign" fromId="110" toId="22">
</dataflow>
<dataflow id="139" from="stg_110" to="full_assign" fromId="110" toId="23">
</dataflow>
<dataflow id="140" from="empty_read" to="stg_24" fromId="20" toId="24">
</dataflow>
<dataflow id="141" from="empty_assign" to="stg_24" fromId="22" toId="24">
</dataflow>
<dataflow id="142" from="full_read" to="stg_25" fromId="19" toId="25">
</dataflow>
<dataflow id="143" from="full_assign" to="stg_25" fromId="23" toId="25">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecWire" to="stg_26" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="full" to="stg_26" fromId="108" toId="26">
</dataflow>
<dataflow id="148" from="p_str" to="stg_26" fromId="147" toId="26">
</dataflow>
<dataflow id="150" from="stg_149" to="stg_26" fromId="149" toId="26">
</dataflow>
<dataflow id="151" from="stg_149" to="stg_26" fromId="149" toId="26">
</dataflow>
<dataflow id="152" from="stg_149" to="stg_26" fromId="149" toId="26">
</dataflow>
<dataflow id="153" from="stg_149" to="stg_26" fromId="149" toId="26">
</dataflow>
<dataflow id="155" from="p_str1" to="stg_26" fromId="154" toId="26">
</dataflow>
<dataflow id="156" from="p_str1" to="stg_26" fromId="154" toId="26">
</dataflow>
<dataflow id="157" from="p_str1" to="stg_26" fromId="154" toId="26">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecWire" to="stg_27" fromId="144" toId="27">
</dataflow>
<dataflow id="159" from="empty" to="stg_27" fromId="107" toId="27">
</dataflow>
<dataflow id="160" from="p_str" to="stg_27" fromId="147" toId="27">
</dataflow>
<dataflow id="161" from="stg_149" to="stg_27" fromId="149" toId="27">
</dataflow>
<dataflow id="162" from="stg_149" to="stg_27" fromId="149" toId="27">
</dataflow>
<dataflow id="163" from="stg_149" to="stg_27" fromId="149" toId="27">
</dataflow>
<dataflow id="164" from="stg_149" to="stg_27" fromId="149" toId="27">
</dataflow>
<dataflow id="165" from="p_str1" to="stg_27" fromId="154" toId="27">
</dataflow>
<dataflow id="166" from="p_str1" to="stg_27" fromId="154" toId="27">
</dataflow>
<dataflow id="167" from="p_str1" to="stg_27" fromId="154" toId="27">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecWire" to="stg_28" fromId="144" toId="28">
</dataflow>
<dataflow id="169" from="cmdOut_V" to="stg_28" fromId="106" toId="28">
</dataflow>
<dataflow id="170" from="p_str" to="stg_28" fromId="147" toId="28">
</dataflow>
<dataflow id="171" from="stg_149" to="stg_28" fromId="149" toId="28">
</dataflow>
<dataflow id="172" from="stg_149" to="stg_28" fromId="149" toId="28">
</dataflow>
<dataflow id="173" from="stg_149" to="stg_28" fromId="149" toId="28">
</dataflow>
<dataflow id="174" from="stg_149" to="stg_28" fromId="149" toId="28">
</dataflow>
<dataflow id="175" from="p_str1" to="stg_28" fromId="154" toId="28">
</dataflow>
<dataflow id="176" from="p_str1" to="stg_28" fromId="154" toId="28">
</dataflow>
<dataflow id="177" from="p_str1" to="stg_28" fromId="154" toId="28">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecWire" to="stg_29" fromId="144" toId="29">
</dataflow>
<dataflow id="179" from="priorityIn_V" to="stg_29" fromId="105" toId="29">
</dataflow>
<dataflow id="180" from="p_str" to="stg_29" fromId="147" toId="29">
</dataflow>
<dataflow id="181" from="stg_149" to="stg_29" fromId="149" toId="29">
</dataflow>
<dataflow id="182" from="stg_149" to="stg_29" fromId="149" toId="29">
</dataflow>
<dataflow id="183" from="stg_149" to="stg_29" fromId="149" toId="29">
</dataflow>
<dataflow id="184" from="stg_149" to="stg_29" fromId="149" toId="29">
</dataflow>
<dataflow id="185" from="p_str1" to="stg_29" fromId="154" toId="29">
</dataflow>
<dataflow id="186" from="p_str1" to="stg_29" fromId="154" toId="29">
</dataflow>
<dataflow id="187" from="p_str1" to="stg_29" fromId="154" toId="29">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecWire" to="stg_30" fromId="144" toId="30">
</dataflow>
<dataflow id="189" from="priorityOut_V" to="stg_30" fromId="104" toId="30">
</dataflow>
<dataflow id="190" from="p_str" to="stg_30" fromId="147" toId="30">
</dataflow>
<dataflow id="191" from="stg_149" to="stg_30" fromId="149" toId="30">
</dataflow>
<dataflow id="192" from="stg_149" to="stg_30" fromId="149" toId="30">
</dataflow>
<dataflow id="193" from="stg_149" to="stg_30" fromId="149" toId="30">
</dataflow>
<dataflow id="194" from="stg_149" to="stg_30" fromId="149" toId="30">
</dataflow>
<dataflow id="195" from="p_str1" to="stg_30" fromId="154" toId="30">
</dataflow>
<dataflow id="196" from="p_str1" to="stg_30" fromId="154" toId="30">
</dataflow>
<dataflow id="197" from="p_str1" to="stg_30" fromId="154" toId="30">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecWire" to="stg_31" fromId="144" toId="31">
</dataflow>
<dataflow id="199" from="stg_149" to="stg_31" fromId="149" toId="31">
</dataflow>
<dataflow id="201" from="p_str2" to="stg_31" fromId="200" toId="31">
</dataflow>
<dataflow id="202" from="stg_149" to="stg_31" fromId="149" toId="31">
</dataflow>
<dataflow id="203" from="stg_149" to="stg_31" fromId="149" toId="31">
</dataflow>
<dataflow id="204" from="stg_149" to="stg_31" fromId="149" toId="31">
</dataflow>
<dataflow id="205" from="stg_149" to="stg_31" fromId="149" toId="31">
</dataflow>
<dataflow id="206" from="p_str1" to="stg_31" fromId="154" toId="31">
</dataflow>
<dataflow id="207" from="p_str1" to="stg_31" fromId="154" toId="31">
</dataflow>
<dataflow id="208" from="p_str1" to="stg_31" fromId="154" toId="31">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecIFCore" to="stg_32" fromId="209" toId="32">
</dataflow>
<dataflow id="211" from="stg_149" to="stg_32" fromId="149" toId="32">
</dataflow>
<dataflow id="212" from="p_str1" to="stg_32" fromId="154" toId="32">
</dataflow>
<dataflow id="214" from="p_str3" to="stg_32" fromId="213" toId="32">
</dataflow>
<dataflow id="215" from="p_str1" to="stg_32" fromId="154" toId="32">
</dataflow>
<dataflow id="216" from="p_str1" to="stg_32" fromId="154" toId="32">
</dataflow>
<dataflow id="217" from="p_str1" to="stg_32" fromId="154" toId="32">
</dataflow>
<dataflow id="218" from="p_str1" to="stg_32" fromId="154" toId="32">
</dataflow>
<dataflow id="219" from="priorityIn_V_read" to="last_1" fromId="21" toId="33">
</dataflow>
<dataflow id="220" from="stg_149" to="stg_34" fromId="149" toId="34">
</dataflow>
<dataflow id="221" from="last" to="stg_34" fromId="11" toId="34">
</dataflow>
<dataflow id="223" from="stg_222" to="j" fromId="222" toId="36">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="stg_35" to="j" fromId="35" toId="36">
</dataflow>
<dataflow id="225" from="j_1" to="j" fromId="40" toId="36">
<BackEdge/>
<condition id="59">
<or_exp><and_exp><literal name="empty_assign_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="stg_77" to="j" fromId="77" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="228" from="stg_227" to="result" fromId="227" toId="37">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="stg_35" to="result" fromId="35" toId="37">
</dataflow>
<dataflow id="230" from="result_3" to="result" fromId="75" toId="37">
<BackEdge/>
<condition id="61">
<or_exp><and_exp><literal name="empty_assign_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="stg_77" to="result" fromId="77" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="232" from="j" to="exitcond" fromId="36" toId="38">
</dataflow>
<dataflow id="234" from="stg_233" to="exitcond" fromId="233" toId="38">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="235" toId="39">
</dataflow>
<dataflow id="238" from="stg_237" to="empty_2" fromId="237" toId="39">
</dataflow>
<dataflow id="239" from="stg_237" to="empty_2" fromId="237" toId="39">
</dataflow>
<dataflow id="240" from="stg_237" to="empty_2" fromId="237" toId="39">
</dataflow>
<dataflow id="241" from="j" to="j_1" fromId="36" toId="40">
</dataflow>
<dataflow id="243" from="stg_242" to="j_1" fromId="242" toId="40">
</dataflow>
<dataflow id="244" from="exitcond" to="stg_41" fromId="38" toId="41">
</dataflow>
<dataflow id="245" from="result" to="stg_42" fromId="37" toId="42">
</dataflow>
<dataflow id="246" from="i" to="val_assign" fromId="45" toId="43">
<BackEdge/>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="stg_51" to="val_assign" fromId="51" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="248" from="stg_149" to="val_assign" fromId="149" toId="43">
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="stg_41" to="val_assign" fromId="41" toId="43">
</dataflow>
<dataflow id="250" from="full_assign" to="full_assign_load" fromId="23" toId="44">
</dataflow>
<dataflow id="251" from="val_assign" to="i" fromId="43" toId="45">
</dataflow>
<dataflow id="253" from="stg_252" to="i" fromId="252" toId="45">
</dataflow>
<dataflow id="254" from="full_assign_load" to="stg_46" fromId="44" toId="46">
</dataflow>
<dataflow id="256" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_47" fromId="255" toId="47">
</dataflow>
<dataflow id="257" from="cmdOut_V" to="stg_47" fromId="106" toId="47">
</dataflow>
<dataflow id="259" from="stg_258" to="stg_47" fromId="258" toId="47">
</dataflow>
<dataflow id="260" from="val_assign" to="tmp" fromId="43" toId="48">
</dataflow>
<dataflow id="262" from="_ssdm_op_Write.ap_none.volatile.i4P" to="stg_49" fromId="261" toId="49">
</dataflow>
<dataflow id="263" from="priorityOut_V" to="stg_49" fromId="104" toId="49">
</dataflow>
<dataflow id="264" from="tmp" to="stg_49" fromId="48" toId="49">
</dataflow>
<dataflow id="265" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_50" fromId="255" toId="50">
</dataflow>
<dataflow id="266" from="cmdOut_V" to="stg_50" fromId="106" toId="50">
</dataflow>
<dataflow id="268" from="stg_267" to="stg_50" fromId="267" toId="50">
</dataflow>
<dataflow id="269" from="i_1" to="op2_assign" fromId="55" toId="52">
<BackEdge/>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="stg_61" to="op2_assign" fromId="61" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="271" from="stg_149" to="op2_assign" fromId="149" toId="52">
<condition id="65">
<or_exp><and_exp><literal name="full_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="stg_46" to="op2_assign" fromId="46" toId="52">
</dataflow>
<dataflow id="273" from="result_1_s" to="result_1" fromId="59" toId="53">
<BackEdge/>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="stg_61" to="result_1" fromId="61" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="275" from="result" to="result_1" fromId="37" toId="53">
<condition id="67">
<or_exp><and_exp><literal name="full_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="stg_46" to="result_1" fromId="46" toId="53">
</dataflow>
<dataflow id="277" from="empty_assign" to="empty_assign_load" fromId="22" toId="54">
</dataflow>
<dataflow id="278" from="op2_assign" to="i_1" fromId="52" toId="55">
</dataflow>
<dataflow id="279" from="stg_252" to="i_1" fromId="252" toId="55">
</dataflow>
<dataflow id="280" from="empty_assign_load" to="stg_56" fromId="54" toId="56">
</dataflow>
<dataflow id="281" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_57" fromId="255" toId="57">
</dataflow>
<dataflow id="282" from="cmdOut_V" to="stg_57" fromId="106" toId="57">
</dataflow>
<dataflow id="284" from="stg_283" to="stg_57" fromId="283" toId="57">
</dataflow>
<dataflow id="285" from="last_1" to="tmp_3" fromId="33" toId="58">
</dataflow>
<dataflow id="286" from="op2_assign" to="tmp_3" fromId="52" toId="58">
</dataflow>
<dataflow id="287" from="tmp_3" to="result_1_s" fromId="58" toId="59">
</dataflow>
<dataflow id="288" from="result_1" to="result_1_s" fromId="53" toId="59">
</dataflow>
<dataflow id="289" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_60" fromId="255" toId="60">
</dataflow>
<dataflow id="290" from="cmdOut_V" to="stg_60" fromId="106" toId="60">
</dataflow>
<dataflow id="291" from="stg_267" to="stg_60" fromId="267" toId="60">
</dataflow>
<dataflow id="292" from="i_3" to="i_2" fromId="64" toId="62">
<BackEdge/>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="293" from="stg_74" to="i_2" fromId="74" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="294" from="stg_149" to="i_2" fromId="149" toId="62">
<condition id="69">
<or_exp><and_exp><literal name="empty_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="295" from="stg_56" to="i_2" fromId="56" toId="62">
</dataflow>
<dataflow id="296" from="full_assign" to="full_assign_load_1" fromId="23" toId="63">
</dataflow>
<dataflow id="297" from="i_2" to="i_3" fromId="62" toId="64">
</dataflow>
<dataflow id="298" from="stg_252" to="i_3" fromId="252" toId="64">
</dataflow>
<dataflow id="299" from="full_assign_load_1" to="stg_65" fromId="63" toId="65">
</dataflow>
<dataflow id="300" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_66" fromId="255" toId="66">
</dataflow>
<dataflow id="301" from="cmdOut_V" to="stg_66" fromId="106" toId="66">
</dataflow>
<dataflow id="302" from="stg_258" to="stg_66" fromId="258" toId="66">
</dataflow>
<dataflow id="303" from="i_2" to="tmp_5" fromId="62" toId="67">
</dataflow>
<dataflow id="304" from="random_priorities" to="random_priorities_addr" fromId="109" toId="68">
</dataflow>
<dataflow id="306" from="stg_305" to="random_priorities_addr" fromId="305" toId="68">
</dataflow>
<dataflow id="307" from="tmp_5" to="random_priorities_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="308" from="random_priorities_addr" to="random_priorities_load" fromId="68" toId="69">
</dataflow>
<dataflow id="309" from="random_priorities_addr" to="random_priorities_load" fromId="68" toId="70">
</dataflow>
<dataflow id="310" from="random_priorities_load" to="tmp_1" fromId="70" toId="71">
</dataflow>
<dataflow id="311" from="_ssdm_op_Write.ap_none.volatile.i4P" to="stg_72" fromId="261" toId="72">
</dataflow>
<dataflow id="312" from="priorityOut_V" to="stg_72" fromId="104" toId="72">
</dataflow>
<dataflow id="313" from="tmp_1" to="stg_72" fromId="71" toId="72">
</dataflow>
<dataflow id="314" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_73" fromId="255" toId="73">
</dataflow>
<dataflow id="315" from="cmdOut_V" to="stg_73" fromId="106" toId="73">
</dataflow>
<dataflow id="316" from="stg_267" to="stg_73" fromId="267" toId="73">
</dataflow>
<dataflow id="317" from="p_result_3" to="result_3" fromId="82" toId="75">
<BackEdge/>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="318" from="stg_85" to="result_3" fromId="85" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="319" from="result_1" to="result_3" fromId="53" toId="75">
<condition id="71">
<or_exp><and_exp><literal name="full_assign_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="320" from="stg_65" to="result_3" fromId="65" toId="75">
</dataflow>
<dataflow id="321" from="empty_assign" to="empty_assign_load_1" fromId="22" toId="76">
</dataflow>
<dataflow id="322" from="empty_assign_load_1" to="stg_77" fromId="76" toId="77">
</dataflow>
<dataflow id="323" from="last" to="last_load" fromId="11" toId="78">
</dataflow>
<dataflow id="324" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_79" fromId="255" toId="79">
</dataflow>
<dataflow id="325" from="cmdOut_V" to="stg_79" fromId="106" toId="79">
</dataflow>
<dataflow id="326" from="stg_283" to="stg_79" fromId="283" toId="79">
</dataflow>
<dataflow id="327" from="last_1" to="ult" fromId="33" toId="80">
</dataflow>
<dataflow id="328" from="last_load" to="ult" fromId="78" toId="80">
</dataflow>
<dataflow id="329" from="ult" to="rev4" fromId="80" toId="81">
</dataflow>
<dataflow id="330" from="stg_227" to="rev4" fromId="227" toId="81">
</dataflow>
<dataflow id="331" from="rev4" to="p_result_3" fromId="81" toId="82">
</dataflow>
<dataflow id="332" from="result_3" to="p_result_3" fromId="75" toId="82">
</dataflow>
<dataflow id="333" from="last_1" to="stg_83" fromId="33" toId="83">
</dataflow>
<dataflow id="334" from="last" to="stg_83" fromId="11" toId="83">
</dataflow>
<dataflow id="335" from="_ssdm_op_Write.ap_none.volatile.i2P" to="stg_84" fromId="255" toId="84">
</dataflow>
<dataflow id="336" from="cmdOut_V" to="stg_84" fromId="106" toId="84">
</dataflow>
<dataflow id="337" from="stg_267" to="stg_84" fromId="267" toId="84">
</dataflow>
<dataflow id="338" from="exitcond" to="stg_2" fromId="38" toId="2">
</dataflow>
<dataflow id="339" from="full_assign_load" to="stg_3" fromId="44" toId="3">
</dataflow>
<dataflow id="340" from="empty_assign_load" to="stg_5" fromId="54" toId="5">
</dataflow>
<dataflow id="341" from="full_assign_load_1" to="stg_7" fromId="63" toId="7">
</dataflow>
<dataflow id="342" from="empty_assign_load_1" to="stg_9" fromId="76" toId="9">
</dataflow>
</dataflows>


</stg>
