--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -e 3 -s 2 -n
3 -xml I2C.twx I2C.ncd -o I2C.twr I2C.pcf -ucf I2C.ucf

Design file:              I2C.ncd
Physical constraint file: I2C.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_in<0>  |    1.861(R)|      SLOW  |   -0.570(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<1>  |    2.297(R)|      SLOW  |   -0.819(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<2>  |    2.224(R)|      SLOW  |   -0.884(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<3>  |    2.225(R)|      SLOW  |   -0.788(R)|      FAST  |clk_BUFGP         |   0.000|
rd_input    |    4.804(R)|      SLOW  |   -1.454(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |    4.911(R)|      SLOW  |   -0.714(R)|      FAST  |clk_BUFGP         |   0.000|
sda         |    3.766(R)|      SLOW  |   -1.017(R)|      FAST  |clk_BUFGP         |   0.000|
wr_input    |    5.270(R)|      SLOW  |   -0.890(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
en<0>       |         9.712(R)|      SLOW  |         4.040(R)|      FAST  |clk_BUFGP         |   0.000|
en<1>       |        10.569(R)|      SLOW  |         4.515(R)|      FAST  |clk_BUFGP         |   0.000|
scl         |         9.468(R)|      SLOW  |         3.899(R)|      FAST  |clk_BUFGP         |   0.000|
sda         |        10.309(R)|      SLOW  |         3.766(R)|      FAST  |clk_BUFGP         |   0.000|
seg_data<0> |        12.353(R)|      SLOW  |         4.240(R)|      FAST  |clk_BUFGP         |   0.000|
seg_data<1> |        12.006(R)|      SLOW  |         4.117(R)|      FAST  |clk_BUFGP         |   0.000|
seg_data<2> |        12.214(R)|      SLOW  |         4.520(R)|      FAST  |clk_BUFGP         |   0.000|
seg_data<3> |        12.596(R)|      SLOW  |         4.356(R)|      FAST  |clk_BUFGP         |   0.000|
seg_data<4> |        13.529(R)|      SLOW  |         5.295(R)|      FAST  |clk_BUFGP         |   0.000|
seg_data<5> |        13.794(R)|      SLOW  |         5.479(R)|      FAST  |clk_BUFGP         |   0.000|
seg_data<6> |        13.912(R)|      SLOW  |         5.624(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.849|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 07 21:02:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



