#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2CM_I2C_FF */
I2CM_I2C_FF__ADR EQU CYREG_I2C_ADR
I2CM_I2C_FF__CFG EQU CYREG_I2C_CFG
I2CM_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CM_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CM_I2C_FF__CSR EQU CYREG_I2C_CSR
I2CM_I2C_FF__D EQU CYREG_I2C_D
I2CM_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2CM_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CM_I2C_FF__PM_ACT_MSK EQU 0x04
I2CM_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CM_I2C_FF__PM_STBY_MSK EQU 0x04
I2CM_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2CM_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2CM_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2CM_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2CM_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2CM_I2C_IRQ */
I2CM_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CM_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CM_I2C_IRQ__INTC_MASK EQU 0x8000
I2CM_I2C_IRQ__INTC_NUMBER EQU 15
I2CM_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CM_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2CM_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CM_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED_1 */
LED_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_1__0__MASK EQU 0x02
LED_1__0__PC EQU CYREG_PRT2_PC1
LED_1__0__PORT EQU 2
LED_1__0__SHIFT EQU 1
LED_1__AG EQU CYREG_PRT2_AG
LED_1__AMUX EQU CYREG_PRT2_AMUX
LED_1__BIE EQU CYREG_PRT2_BIE
LED_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_1__BYP EQU CYREG_PRT2_BYP
LED_1__CTL EQU CYREG_PRT2_CTL
LED_1__DM0 EQU CYREG_PRT2_DM0
LED_1__DM1 EQU CYREG_PRT2_DM1
LED_1__DM2 EQU CYREG_PRT2_DM2
LED_1__DR EQU CYREG_PRT2_DR
LED_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_1__MASK EQU 0x02
LED_1__PORT EQU 2
LED_1__PRT EQU CYREG_PRT2_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_1__PS EQU CYREG_PRT2_PS
LED_1__SHIFT EQU 1
LED_1__SLW EQU CYREG_PRT2_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT2_PC0
SCL_1__0__PORT EQU 2
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT2_AG
SCL_1__AMUX EQU CYREG_PRT2_AMUX
SCL_1__BIE EQU CYREG_PRT2_BIE
SCL_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCL_1__BYP EQU CYREG_PRT2_BYP
SCL_1__CTL EQU CYREG_PRT2_CTL
SCL_1__DM0 EQU CYREG_PRT2_DM0
SCL_1__DM1 EQU CYREG_PRT2_DM1
SCL_1__DM2 EQU CYREG_PRT2_DM2
SCL_1__DR EQU CYREG_PRT2_DR
SCL_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 2
SCL_1__PRT EQU CYREG_PRT2_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCL_1__PS EQU CYREG_PRT2_PS
SCL_1__SHIFT EQU 0
SCL_1__SLW EQU CYREG_PRT2_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SDA_1__0__MASK EQU 0x08
SDA_1__0__PC EQU CYREG_PRT2_PC3
SDA_1__0__PORT EQU 2
SDA_1__0__SHIFT EQU 3
SDA_1__AG EQU CYREG_PRT2_AG
SDA_1__AMUX EQU CYREG_PRT2_AMUX
SDA_1__BIE EQU CYREG_PRT2_BIE
SDA_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SDA_1__BYP EQU CYREG_PRT2_BYP
SDA_1__CTL EQU CYREG_PRT2_CTL
SDA_1__DM0 EQU CYREG_PRT2_DM0
SDA_1__DM1 EQU CYREG_PRT2_DM1
SDA_1__DM2 EQU CYREG_PRT2_DM2
SDA_1__DR EQU CYREG_PRT2_DR
SDA_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SDA_1__MASK EQU 0x08
SDA_1__PORT EQU 2
SDA_1__PRT EQU CYREG_PRT2_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SDA_1__PS EQU CYREG_PRT2_PS
SDA_1__SHIFT EQU 3
SDA_1__SLW EQU CYREG_PRT2_SLW

/* UART_1_arb_int */
UART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_arb_int__INTC_MASK EQU 0x400000
UART_1_arb_int__INTC_NUMBER EQU 22
UART_1_arb_int__INTC_PRIOR_NUM EQU 7
UART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
UART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_bus_reset */
UART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_bus_reset__INTC_MASK EQU 0x800000
UART_1_bus_reset__INTC_NUMBER EQU 23
UART_1_bus_reset__INTC_PRIOR_NUM EQU 7
UART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
UART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_Dm */
UART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
UART_1_Dm__0__MASK EQU 0x80
UART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
UART_1_Dm__0__PORT EQU 15
UART_1_Dm__0__SHIFT EQU 7
UART_1_Dm__AG EQU CYREG_PRT15_AG
UART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
UART_1_Dm__BIE EQU CYREG_PRT15_BIE
UART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_1_Dm__BYP EQU CYREG_PRT15_BYP
UART_1_Dm__CTL EQU CYREG_PRT15_CTL
UART_1_Dm__DM0 EQU CYREG_PRT15_DM0
UART_1_Dm__DM1 EQU CYREG_PRT15_DM1
UART_1_Dm__DM2 EQU CYREG_PRT15_DM2
UART_1_Dm__DR EQU CYREG_PRT15_DR
UART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_1_Dm__MASK EQU 0x80
UART_1_Dm__PORT EQU 15
UART_1_Dm__PRT EQU CYREG_PRT15_PRT
UART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_1_Dm__PS EQU CYREG_PRT15_PS
UART_1_Dm__SHIFT EQU 7
UART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* UART_1_Dp */
UART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
UART_1_Dp__0__MASK EQU 0x40
UART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
UART_1_Dp__0__PORT EQU 15
UART_1_Dp__0__SHIFT EQU 6
UART_1_Dp__AG EQU CYREG_PRT15_AG
UART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
UART_1_Dp__BIE EQU CYREG_PRT15_BIE
UART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_1_Dp__BYP EQU CYREG_PRT15_BYP
UART_1_Dp__CTL EQU CYREG_PRT15_CTL
UART_1_Dp__DM0 EQU CYREG_PRT15_DM0
UART_1_Dp__DM1 EQU CYREG_PRT15_DM1
UART_1_Dp__DM2 EQU CYREG_PRT15_DM2
UART_1_Dp__DR EQU CYREG_PRT15_DR
UART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
UART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_1_Dp__MASK EQU 0x40
UART_1_Dp__PORT EQU 15
UART_1_Dp__PRT EQU CYREG_PRT15_PRT
UART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_1_Dp__PS EQU CYREG_PRT15_PS
UART_1_Dp__SHIFT EQU 6
UART_1_Dp__SLW EQU CYREG_PRT15_SLW
UART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* UART_1_dp_int */
UART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_dp_int__INTC_MASK EQU 0x1000
UART_1_dp_int__INTC_NUMBER EQU 12
UART_1_dp_int__INTC_PRIOR_NUM EQU 7
UART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
UART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_ep_0 */
UART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_ep_0__INTC_MASK EQU 0x1000000
UART_1_ep_0__INTC_NUMBER EQU 24
UART_1_ep_0__INTC_PRIOR_NUM EQU 7
UART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
UART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_ep_1 */
UART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_ep_1__INTC_MASK EQU 0x02
UART_1_ep_1__INTC_NUMBER EQU 1
UART_1_ep_1__INTC_PRIOR_NUM EQU 7
UART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_ep_2 */
UART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_ep_2__INTC_MASK EQU 0x04
UART_1_ep_2__INTC_NUMBER EQU 2
UART_1_ep_2__INTC_PRIOR_NUM EQU 7
UART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_ep_3 */
UART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_ep_3__INTC_MASK EQU 0x08
UART_1_ep_3__INTC_NUMBER EQU 3
UART_1_ep_3__INTC_PRIOR_NUM EQU 7
UART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_sof_int */
UART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_sof_int__INTC_MASK EQU 0x200000
UART_1_sof_int__INTC_NUMBER EQU 21
UART_1_sof_int__INTC_PRIOR_NUM EQU 7
UART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
UART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_USB */
UART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
UART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
UART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
UART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
UART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
UART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
UART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
UART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
UART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
UART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
UART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
UART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
UART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
UART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
UART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
UART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
UART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
UART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
UART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
UART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
UART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
UART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
UART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
UART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
UART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
UART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
UART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
UART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
UART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
UART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
UART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
UART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
UART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
UART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
UART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
UART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
UART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
UART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
UART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
UART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
UART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
UART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
UART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
UART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
UART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
UART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
UART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
UART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
UART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
UART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
UART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
UART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
UART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
UART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
UART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
UART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
UART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
UART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
UART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
UART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
UART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
UART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
UART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
UART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
UART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
UART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
UART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
UART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
UART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
UART_1_USB__CR0 EQU CYREG_USB_CR0
UART_1_USB__CR1 EQU CYREG_USB_CR1
UART_1_USB__CWA EQU CYREG_USB_CWA
UART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
UART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
UART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
UART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
UART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
UART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
UART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
UART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
UART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
UART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
UART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
UART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
UART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
UART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
UART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
UART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
UART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
UART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
UART_1_USB__PM_ACT_MSK EQU 0x01
UART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
UART_1_USB__PM_STBY_MSK EQU 0x01
UART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
UART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
UART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
UART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
UART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
UART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
UART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
UART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
UART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
UART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
UART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
UART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
UART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
UART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
UART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
UART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
UART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
UART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
UART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
UART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
UART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
UART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
UART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
UART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
UART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
UART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
UART_1_USB__SOF0 EQU CYREG_USB_SOF0
UART_1_USB__SOF1 EQU CYREG_USB_SOF1
UART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
UART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
UART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* CapSense_CSD_BufCH0 */
CapSense_CSD_BufCH0__CFG0 EQU CYREG_CAPSR_CFG0
CapSense_CSD_BufCH0__CFG1 EQU CYREG_CAPSR_CFG1
CapSense_CSD_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_CSD_BufCH0__PM_ACT_MSK EQU 0x20
CapSense_CSD_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_CSD_BufCH0__PM_STBY_MSK EQU 0x20

/* CapSense_CSD_ClockGen */
CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
CapSense_CSD_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
CapSense_CSD_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_CSD_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
CapSense_CSD_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
CapSense_CSD_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_CSD_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
CapSense_CSD_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
CapSense_CSD_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_CSD_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
CapSense_CSD_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
CapSense_CSD_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_CSD_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_CSD_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB09_CTL
CapSense_CSD_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CapSense_CSD_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB09_CTL
CapSense_CSD_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CapSense_CSD_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_CSD_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_CSD_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB09_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB10_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB09_A0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB09_A1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB09_D0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB09_D1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB09_F0
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB09_F1
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* CapSense_CSD_CmodCH0 */
CapSense_CSD_CmodCH0__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
CapSense_CSD_CmodCH0__0__MASK EQU 0x10
CapSense_CSD_CmodCH0__0__PC EQU CYREG_PRT1_PC4
CapSense_CSD_CmodCH0__0__PORT EQU 1
CapSense_CSD_CmodCH0__0__SHIFT EQU 4
CapSense_CSD_CmodCH0__AG EQU CYREG_PRT1_AG
CapSense_CSD_CmodCH0__AMUX EQU CYREG_PRT1_AMUX
CapSense_CSD_CmodCH0__BIE EQU CYREG_PRT1_BIE
CapSense_CSD_CmodCH0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CapSense_CSD_CmodCH0__BYP EQU CYREG_PRT1_BYP
CapSense_CSD_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU1_INTTYPE4
CapSense_CSD_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CSD_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT1_PC4
CapSense_CSD_CmodCH0__Cmod_CH0__PORT EQU 1
CapSense_CSD_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CSD_CmodCH0__CTL EQU CYREG_PRT1_CTL
CapSense_CSD_CmodCH0__DM0 EQU CYREG_PRT1_DM0
CapSense_CSD_CmodCH0__DM1 EQU CYREG_PRT1_DM1
CapSense_CSD_CmodCH0__DM2 EQU CYREG_PRT1_DM2
CapSense_CSD_CmodCH0__DR EQU CYREG_PRT1_DR
CapSense_CSD_CmodCH0__INP_DIS EQU CYREG_PRT1_INP_DIS
CapSense_CSD_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CapSense_CSD_CmodCH0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CapSense_CSD_CmodCH0__LCD_EN EQU CYREG_PRT1_LCD_EN
CapSense_CSD_CmodCH0__MASK EQU 0x10
CapSense_CSD_CmodCH0__PORT EQU 1
CapSense_CSD_CmodCH0__PRT EQU CYREG_PRT1_PRT
CapSense_CSD_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CapSense_CSD_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CapSense_CSD_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CapSense_CSD_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CapSense_CSD_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CapSense_CSD_CmodCH0__PS EQU CYREG_PRT1_PS
CapSense_CSD_CmodCH0__SHIFT EQU 4
CapSense_CSD_CmodCH0__SLW EQU CYREG_PRT1_SLW

/* CapSense_CSD_CompCH0_ctComp */
CapSense_CSD_CompCH0_ctComp__CLK EQU CYREG_CMP1_CLK
CapSense_CSD_CompCH0_ctComp__CMP_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__CMP_NUMBER EQU 1
CapSense_CSD_CompCH0_ctComp__CR EQU CYREG_CMP1_CR
CapSense_CSD_CompCH0_ctComp__LUT__CR EQU CYREG_LUT1_CR
CapSense_CSD_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CSD_CompCH0_ctComp__LUT__MSK_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__LUT__MSK_SHIFT EQU 1
CapSense_CSD_CompCH0_ctComp__LUT__MX EQU CYREG_LUT1_MX
CapSense_CSD_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CSD_CompCH0_ctComp__LUT__SR_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__LUT__SR_SHIFT EQU 1
CapSense_CSD_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CSD_CompCH0_ctComp__PM_ACT_MSK EQU 0x02
CapSense_CSD_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CSD_CompCH0_ctComp__PM_STBY_MSK EQU 0x02
CapSense_CSD_CompCH0_ctComp__SW0 EQU CYREG_CMP1_SW0
CapSense_CSD_CompCH0_ctComp__SW2 EQU CYREG_CMP1_SW2
CapSense_CSD_CompCH0_ctComp__SW3 EQU CYREG_CMP1_SW3
CapSense_CSD_CompCH0_ctComp__SW4 EQU CYREG_CMP1_SW4
CapSense_CSD_CompCH0_ctComp__SW6 EQU CYREG_CMP1_SW6
CapSense_CSD_CompCH0_ctComp__TR0 EQU CYREG_CMP1_TR0
CapSense_CSD_CompCH0_ctComp__TR1 EQU CYREG_CMP1_TR1
CapSense_CSD_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CapSense_CSD_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CapSense_CSD_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
CapSense_CSD_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
CapSense_CSD_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CSD_CompCH0_ctComp__WRK_MASK EQU 0x02
CapSense_CSD_CompCH0_ctComp__WRK_SHIFT EQU 1

/* CapSense_CSD_IdacCH0_viDAC8 */
CapSense_CSD_IdacCH0_viDAC8__CR0 EQU CYREG_DAC0_CR0
CapSense_CSD_IdacCH0_viDAC8__CR1 EQU CYREG_DAC0_CR1
CapSense_CSD_IdacCH0_viDAC8__D EQU CYREG_DAC0_D
CapSense_CSD_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_CSD_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x01
CapSense_CSD_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_CSD_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x01
CapSense_CSD_IdacCH0_viDAC8__STROBE EQU CYREG_DAC0_STROBE
CapSense_CSD_IdacCH0_viDAC8__SW0 EQU CYREG_DAC0_SW0
CapSense_CSD_IdacCH0_viDAC8__SW2 EQU CYREG_DAC0_SW2
CapSense_CSD_IdacCH0_viDAC8__SW3 EQU CYREG_DAC0_SW3
CapSense_CSD_IdacCH0_viDAC8__SW4 EQU CYREG_DAC0_SW4
CapSense_CSD_IdacCH0_viDAC8__TR EQU CYREG_DAC0_TR
CapSense_CSD_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_CSD_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_CSD_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_CSD_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_CSD_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_CSD_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_CSD_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_CSD_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_CSD_IdacCH0_viDAC8__TST EQU CYREG_DAC0_TST

/* CapSense_CSD_IntClock */
CapSense_CSD_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_CSD_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_CSD_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_CSD_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_CSD_IntClock__INDEX EQU 0x00
CapSense_CSD_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_CSD_IntClock__PM_ACT_MSK EQU 0x01
CapSense_CSD_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_CSD_IntClock__PM_STBY_MSK EQU 0x01

/* CapSense_CSD_IsrCH0 */
CapSense_CSD_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_CSD_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_CSD_IsrCH0__INTC_MASK EQU 0x01
CapSense_CSD_IsrCH0__INTC_NUMBER EQU 0
CapSense_CSD_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_CSD_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CapSense_CSD_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_CSD_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CapSense_CSD_MeasureCH0 */
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB13_A0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB13_A1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB13_D0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB13_D1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB13_F0
CapSense_CSD_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB13_F1
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_CSD_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_CSD_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_CSD_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_CSD_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB12_F1

/* CapSense_CSD_PortCH0 */
CapSense_CSD_PortCH0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
CapSense_CSD_PortCH0__0__MASK EQU 0x01
CapSense_CSD_PortCH0__0__PC EQU CYREG_PRT3_PC0
CapSense_CSD_PortCH0__0__PORT EQU 3
CapSense_CSD_PortCH0__0__SHIFT EQU 0
CapSense_CSD_PortCH0__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
CapSense_CSD_PortCH0__1__MASK EQU 0x02
CapSense_CSD_PortCH0__1__PC EQU CYREG_PRT3_PC1
CapSense_CSD_PortCH0__1__PORT EQU 3
CapSense_CSD_PortCH0__1__SHIFT EQU 1
CapSense_CSD_PortCH0__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
CapSense_CSD_PortCH0__2__MASK EQU 0x04
CapSense_CSD_PortCH0__2__PC EQU CYREG_PRT3_PC2
CapSense_CSD_PortCH0__2__PORT EQU 3
CapSense_CSD_PortCH0__2__SHIFT EQU 2
CapSense_CSD_PortCH0__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
CapSense_CSD_PortCH0__3__MASK EQU 0x08
CapSense_CSD_PortCH0__3__PC EQU CYREG_PRT3_PC3
CapSense_CSD_PortCH0__3__PORT EQU 3
CapSense_CSD_PortCH0__3__SHIFT EQU 3
CapSense_CSD_PortCH0__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
CapSense_CSD_PortCH0__4__MASK EQU 0x10
CapSense_CSD_PortCH0__4__PC EQU CYREG_PRT3_PC4
CapSense_CSD_PortCH0__4__PORT EQU 3
CapSense_CSD_PortCH0__4__SHIFT EQU 4
CapSense_CSD_PortCH0__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
CapSense_CSD_PortCH0__5__MASK EQU 0x20
CapSense_CSD_PortCH0__5__PC EQU CYREG_PRT3_PC5
CapSense_CSD_PortCH0__5__PORT EQU 3
CapSense_CSD_PortCH0__5__SHIFT EQU 5
CapSense_CSD_PortCH0__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
CapSense_CSD_PortCH0__6__MASK EQU 0x40
CapSense_CSD_PortCH0__6__PC EQU CYREG_PRT3_PC6
CapSense_CSD_PortCH0__6__PORT EQU 3
CapSense_CSD_PortCH0__6__SHIFT EQU 6
CapSense_CSD_PortCH0__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
CapSense_CSD_PortCH0__7__MASK EQU 0x80
CapSense_CSD_PortCH0__7__PC EQU CYREG_PRT3_PC7
CapSense_CSD_PortCH0__7__PORT EQU 3
CapSense_CSD_PortCH0__7__SHIFT EQU 7
CapSense_CSD_PortCH0__AG EQU CYREG_PRT3_AG
CapSense_CSD_PortCH0__AMUX EQU CYREG_PRT3_AMUX
CapSense_CSD_PortCH0__BIE EQU CYREG_PRT3_BIE
CapSense_CSD_PortCH0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_CSD_PortCH0__BYP EQU CYREG_PRT3_BYP
CapSense_CSD_PortCH0__CTL EQU CYREG_PRT3_CTL
CapSense_CSD_PortCH0__DM0 EQU CYREG_PRT3_DM0
CapSense_CSD_PortCH0__DM1 EQU CYREG_PRT3_DM1
CapSense_CSD_PortCH0__DM2 EQU CYREG_PRT3_DM2
CapSense_CSD_PortCH0__DR EQU CYREG_PRT3_DR
CapSense_CSD_PortCH0__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_CSD_PortCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CapSense_CSD_PortCH0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_CSD_PortCH0__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__INTTYPE EQU CYREG_PICU3_INTTYPE0
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT3_PC0
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__INTTYPE EQU CYREG_PICU3_INTTYPE1
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT3_PC1
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__INTTYPE EQU CYREG_PICU3_INTTYPE2
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT3_PC2
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__INTTYPE EQU CYREG_PICU3_INTTYPE3
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT3_PC3
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__INTTYPE EQU CYREG_PICU3_INTTYPE4
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT3_PC4
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_CSD_PortCH0__LinearSlider0_e5__LS__INTTYPE EQU CYREG_PICU3_INTTYPE5
CapSense_CSD_PortCH0__LinearSlider0_e5__LS__MASK EQU 0x20
CapSense_CSD_PortCH0__LinearSlider0_e5__LS__PC EQU CYREG_PRT3_PC5
CapSense_CSD_PortCH0__LinearSlider0_e5__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e5__LS__SHIFT EQU 5
CapSense_CSD_PortCH0__LinearSlider0_e6__LS__INTTYPE EQU CYREG_PICU3_INTTYPE6
CapSense_CSD_PortCH0__LinearSlider0_e6__LS__MASK EQU 0x40
CapSense_CSD_PortCH0__LinearSlider0_e6__LS__PC EQU CYREG_PRT3_PC6
CapSense_CSD_PortCH0__LinearSlider0_e6__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e6__LS__SHIFT EQU 6
CapSense_CSD_PortCH0__LinearSlider0_e7__LS__INTTYPE EQU CYREG_PICU3_INTTYPE7
CapSense_CSD_PortCH0__LinearSlider0_e7__LS__MASK EQU 0x80
CapSense_CSD_PortCH0__LinearSlider0_e7__LS__PC EQU CYREG_PRT3_PC7
CapSense_CSD_PortCH0__LinearSlider0_e7__LS__PORT EQU 3
CapSense_CSD_PortCH0__LinearSlider0_e7__LS__SHIFT EQU 7
CapSense_CSD_PortCH0__PORT EQU 3
CapSense_CSD_PortCH0__PRT EQU CYREG_PRT3_PRT
CapSense_CSD_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_CSD_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_CSD_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_CSD_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_CSD_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_CSD_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_CSD_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_CSD_PortCH0__PS EQU CYREG_PRT3_PS
CapSense_CSD_PortCH0__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
