
****** PlanAhead v14.3 (64-bit)
  **** Build 209282 by xbuild on Thu Oct 18 20:50:53 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/FistState/Projects/FIFObuffer/fifo4/pa.fromNcd.tcl
# create_project -name fifo4 -dir "C:/FistState/Projects/FIFObuffer/fifo4/planAhead_run_3" -part xc3s200ft256-4
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 396.543 ; gain = 62.223
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/FistState/Projects/FIFObuffer/fifo4/fifo.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/FistState/Projects/FIFObuffer/fifo4} }
# set_property target_constrs_file "s2.ucf" [current_fileset -constrset]
Adding file 'C:/FistState/Projects/FIFObuffer/fifo4/s2.ucf' to fileset 'constrs_1'
# add_files [list {s2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-4
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Maddsub_statefull_share0000_lut<2 : 0>
   on block fifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 78484 kilobytes

Parsing EDIF File [./planAhead_run_3/fifo4.data/cache/fifo_ngc_8da331f.edif]
Finished Parsing EDIF File [./planAhead_run_3/fifo4.data/cache/fifo_ngc_8da331f.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/FistState/Projects/FIFObuffer/fifo4/s2.ucf]
Finished Parsing UCF File [C:/FistState/Projects/FIFObuffer/fifo4/s2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances
  RAM16X1D => RAM16X1D (HD_WSGEN, HD_RAM16_F, HD_RAM16_G): 8 instances
  SRL16 => SRL16 (HD_SRL16, HD_WSGEN): 2 instances

Phase 0 | Netlist Checksum: b1e03c4b
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 496.707 ; gain = 100.164
# read_xdl -file "C:/FistState/Projects/FIFObuffer/fifo4/fifo.ncd"
Release 14.3 - xdl P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\14.3\ISE_DS\ISE\.
   "fifo" is an NCD, version 3.2, device xc3s200, package ft256, speed -4
Successfully converted design 'C:\FistState\Projects\FIFObuffer\fifo4\fifo.ncd' to 'C:\FistState\Projects\FIFObuffer\fifo4\fifo.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/FistState/Projects/FIFObuffer/fifo4/fifo.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/FistState/Projects/FIFObuffer/fifo4/fifo.ncd
INFO: [Designutils 20-671] Placed 329 instances
read_xdl: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 496.707 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "C:/FistState/Projects/FIFObuffer/fifo4/fifo.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/FistState/Projects/FIFObuffer/fifo4/fifo.twx\": $eInfo"
# }
