// Seed: 2207494413
module module_0 (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wand id_11,
    output supply1 id_12,
    output tri1 id_13,
    input uwire id_14,
    input wand id_15,
    input tri1 id_16
);
  wor id_18 = id_16 == 1;
  wire id_19;
  supply1 id_20 = id_18;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    output uwire id_3,
    input supply1 id_4,
    output wor id_5,
    output tri1 id_6,
    input tri id_7,
    output wor id_8,
    output supply1 id_9,
    output tri0 id_10
);
  module_0(
      id_0,
      id_7,
      id_2,
      id_7,
      id_7,
      id_2,
      id_4,
      id_8,
      id_3,
      id_0,
      id_1,
      id_0,
      id_6,
      id_3,
      id_4,
      id_4,
      id_7
  );
  wor id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_12 = (1);
  wire id_21;
endmodule
