>Dmel_RG2
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG3
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG5
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG9
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG18N
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG19
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG22
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG24
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG25
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG28
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG32N
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG34
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG36
CCGTGATCTTTCTCCCCGGGGCTCG
>Dmel_RG38N
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD03
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD06
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD105
CCGTGATTTTTCTCCCCGGGGCTCG
>Dsim_MD106
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD146
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD15
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD197
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD199
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD201
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD221
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD224
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD225
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD233
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD235
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD238
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD243
CCGTGATTTTTCTCCCCGGGGCTCG
>Dsim_MD251
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD255
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD63
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD72
CCGTGATCTTTCTCCCCGGGGCTCG
>Dsim_MD73
CCGTGATCTTTCTCCCCGGGGCTCG
>Dyak_528_13400
CCGTGATCTTTCTCCCCGGGGCTCG
>Dere_528_13400
CCGTGATCTTTCTCCCCGGGGCTCG
