// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ReadAddr_address0,
        ReadAddr_ce0,
        ReadAddr_q0,
        sub_ln300,
        DataRAM_address0,
        DataRAM_ce0,
        DataRAM_we0,
        DataRAM_d0,
        DataRAM_1_address0,
        DataRAM_1_ce0,
        DataRAM_1_we0,
        DataRAM_1_d0,
        DataRAM_2_address0,
        DataRAM_2_ce0,
        DataRAM_2_we0,
        DataRAM_2_d0,
        DataRAM_3_address0,
        DataRAM_3_ce0,
        DataRAM_3_we0,
        DataRAM_3_d0,
        DataRAM_4_address0,
        DataRAM_4_ce0,
        DataRAM_4_we0,
        DataRAM_4_d0,
        DataRAM_5_address0,
        DataRAM_5_ce0,
        DataRAM_5_we0,
        DataRAM_5_d0,
        DataRAM_6_address0,
        DataRAM_6_ce0,
        DataRAM_6_we0,
        DataRAM_6_d0,
        DataRAM_7_address0,
        DataRAM_7_ce0,
        DataRAM_7_we0,
        DataRAM_7_d0,
        tmp_263,
        OutputIndex_address0,
        OutputIndex_ce0,
        OutputIndex_q0,
        NTTData_address0,
        NTTData_ce0,
        NTTData_q0,
        NTTData_1_address0,
        NTTData_1_ce0,
        NTTData_1_q0,
        NTTData_2_address0,
        NTTData_2_ce0,
        NTTData_2_q0,
        NTTData_3_address0,
        NTTData_3_ce0,
        NTTData_3_q0,
        select_ln291_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] ReadAddr_address0;
output   ReadAddr_ce0;
input  [9:0] ReadAddr_q0;
input  [40:0] sub_ln300;
output  [12:0] DataRAM_address0;
output   DataRAM_ce0;
output   DataRAM_we0;
output  [31:0] DataRAM_d0;
output  [12:0] DataRAM_1_address0;
output   DataRAM_1_ce0;
output   DataRAM_1_we0;
output  [31:0] DataRAM_1_d0;
output  [12:0] DataRAM_2_address0;
output   DataRAM_2_ce0;
output   DataRAM_2_we0;
output  [31:0] DataRAM_2_d0;
output  [12:0] DataRAM_3_address0;
output   DataRAM_3_ce0;
output   DataRAM_3_we0;
output  [31:0] DataRAM_3_d0;
output  [12:0] DataRAM_4_address0;
output   DataRAM_4_ce0;
output   DataRAM_4_we0;
output  [31:0] DataRAM_4_d0;
output  [12:0] DataRAM_5_address0;
output   DataRAM_5_ce0;
output   DataRAM_5_we0;
output  [31:0] DataRAM_5_d0;
output  [12:0] DataRAM_6_address0;
output   DataRAM_6_ce0;
output   DataRAM_6_we0;
output  [31:0] DataRAM_6_d0;
output  [12:0] DataRAM_7_address0;
output   DataRAM_7_ce0;
output   DataRAM_7_we0;
output  [31:0] DataRAM_7_d0;
input  [9:0] tmp_263;
output  [5:0] OutputIndex_address0;
output   OutputIndex_ce0;
input  [5:0] OutputIndex_q0;
output  [3:0] NTTData_address0;
output   NTTData_ce0;
input  [31:0] NTTData_q0;
output  [3:0] NTTData_1_address0;
output   NTTData_1_ce0;
input  [31:0] NTTData_1_q0;
output  [3:0] NTTData_2_address0;
output   NTTData_2_ce0;
input  [31:0] NTTData_2_q0;
output  [3:0] NTTData_3_address0;
output   NTTData_3_ce0;
input  [31:0] NTTData_3_q0;
input  [0:0] select_ln291_1;

reg ap_idle;
reg ReadAddr_ce0;
reg[12:0] DataRAM_address0;
reg DataRAM_ce0;
reg DataRAM_we0;
reg[12:0] DataRAM_1_address0;
reg DataRAM_1_ce0;
reg DataRAM_1_we0;
reg[12:0] DataRAM_2_address0;
reg DataRAM_2_ce0;
reg DataRAM_2_we0;
reg[12:0] DataRAM_3_address0;
reg DataRAM_3_ce0;
reg DataRAM_3_we0;
reg[12:0] DataRAM_4_address0;
reg DataRAM_4_ce0;
reg DataRAM_4_we0;
reg[12:0] DataRAM_5_address0;
reg DataRAM_5_ce0;
reg DataRAM_5_we0;
reg[12:0] DataRAM_6_address0;
reg DataRAM_6_ce0;
reg DataRAM_6_we0;
reg[12:0] DataRAM_7_address0;
reg DataRAM_7_ce0;
reg DataRAM_7_we0;
reg OutputIndex_ce0;
reg NTTData_ce0;
reg NTTData_1_ce0;
reg NTTData_2_ce0;
reg NTTData_3_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln342_fu_374_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] select_ln291_1_read_reg_493;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] trunc_ln345_fu_362_p1;
reg   [9:0] trunc_ln345_reg_502;
wire   [63:0] l_11_cast90_fu_386_p1;
reg   [63:0] l_11_cast90_reg_511;
wire   [2:0] empty_fu_391_p1;
reg   [2:0] empty_reg_516;
reg   [2:0] empty_reg_516_pp0_iter1_reg;
reg   [2:0] empty_reg_516_pp0_iter2_reg;
reg   [2:0] trunc_ln_reg_522;
reg   [2:0] trunc_ln_reg_522_pp0_iter1_reg;
reg   [2:0] trunc_ln_reg_522_pp0_iter2_reg;
wire   [1:0] trunc_ln347_fu_410_p1;
reg   [1:0] trunc_ln347_reg_531;
wire   [31:0] tmp_17_fu_432_p6;
reg   [31:0] tmp_17_reg_561;
wire   [9:0] add_ln345_fu_445_p2;
reg   [9:0] add_ln345_reg_573;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln347_fu_424_p1;
wire   [63:0] zext_ln347_2_fu_456_p1;
wire   [63:0] zext_ln345_fu_474_p1;
reg   [6:0] l_fu_94;
wire   [6:0] add_ln342_fu_380_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_l_8;
wire   [3:0] lshr_ln9_fu_414_p4;
wire   [12:0] tmp_s_fu_450_p3;
wire   [12:0] tmp_55_fu_468_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_423;
reg    ap_condition_426;
reg    ap_condition_429;
reg    ap_condition_432;
reg    ap_condition_435;
reg    ap_condition_438;
reg    ap_condition_441;
reg    ap_condition_444;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Crypto1_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U245(
    .din0(NTTData_q0),
    .din1(NTTData_1_q0),
    .din2(NTTData_2_q0),
    .din3(NTTData_3_q0),
    .din4(trunc_ln347_reg_531),
    .dout(tmp_17_fu_432_p6)
);

Crypto1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln342_fu_374_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            l_fu_94 <= add_ln342_fu_380_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            l_fu_94 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln291_1_read_reg_493 == 1'd1))) begin
        add_ln345_reg_573 <= add_ln345_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_reg_516_pp0_iter1_reg <= empty_reg_516;
        trunc_ln345_reg_502 <= trunc_ln345_fu_362_p1;
        trunc_ln347_reg_531 <= trunc_ln347_fu_410_p1;
        trunc_ln_reg_522_pp0_iter1_reg <= trunc_ln_reg_522;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln342_fu_374_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_516 <= empty_fu_391_p1;
        l_11_cast90_reg_511[6 : 0] <= l_11_cast90_fu_386_p1[6 : 0];
        trunc_ln_reg_522 <= {{ap_sig_allocacmp_l_8[5:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        empty_reg_516_pp0_iter2_reg <= empty_reg_516_pp0_iter1_reg;
        tmp_17_reg_561 <= tmp_17_fu_432_p6;
        trunc_ln_reg_522_pp0_iter2_reg <= trunc_ln_reg_522_pp0_iter1_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_423)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_1_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_1_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_1_address0 = 'bx;
        end
    end else begin
        DataRAM_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd1) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd1) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_1_ce0 = 1'b1;
    end else begin
        DataRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd1) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd1) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_1_we0 = 1'b1;
    end else begin
        DataRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_426)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_2_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_2_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_2_address0 = 'bx;
        end
    end else begin
        DataRAM_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd2) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd2) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_2_ce0 = 1'b1;
    end else begin
        DataRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd2) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd2) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_2_we0 = 1'b1;
    end else begin
        DataRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_429)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_3_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_3_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_3_address0 = 'bx;
        end
    end else begin
        DataRAM_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd3) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd3) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_3_ce0 = 1'b1;
    end else begin
        DataRAM_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd3) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd3) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_3_we0 = 1'b1;
    end else begin
        DataRAM_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_432)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_4_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_4_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_4_address0 = 'bx;
        end
    end else begin
        DataRAM_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd4) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd4) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_4_ce0 = 1'b1;
    end else begin
        DataRAM_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd4) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd4) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_4_we0 = 1'b1;
    end else begin
        DataRAM_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_435)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_5_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_5_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_5_address0 = 'bx;
        end
    end else begin
        DataRAM_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd5) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd5) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_5_ce0 = 1'b1;
    end else begin
        DataRAM_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd5) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd5) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_5_we0 = 1'b1;
    end else begin
        DataRAM_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_438)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_6_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_6_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_6_address0 = 'bx;
        end
    end else begin
        DataRAM_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd6) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd6) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_6_ce0 = 1'b1;
    end else begin
        DataRAM_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd6) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd6) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_6_we0 = 1'b1;
    end else begin
        DataRAM_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_441)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_7_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_7_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_7_address0 = 'bx;
        end
    end else begin
        DataRAM_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd7) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd7) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_7_ce0 = 1'b1;
    end else begin
        DataRAM_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd7) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd7) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_7_we0 = 1'b1;
    end else begin
        DataRAM_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_444)) begin
        if ((select_ln291_1_read_reg_493 == 1'd1)) begin
            DataRAM_address0 = zext_ln345_fu_474_p1;
        end else if ((select_ln291_1_read_reg_493 == 1'd0)) begin
            DataRAM_address0 = zext_ln347_2_fu_456_p1;
        end else begin
            DataRAM_address0 = 'bx;
        end
    end else begin
        DataRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd0) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd0) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_ce0 = 1'b1;
    end else begin
        DataRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd0) & (select_ln291_1_read_reg_493 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd0) & (select_ln291_1_read_reg_493 == 1'd1)))) begin
        DataRAM_we0 = 1'b1;
    end else begin
        DataRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_ce0 = 1'b1;
    end else begin
        NTTData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_ce0 = 1'b1;
    end else begin
        NTTData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_ce0 = 1'b1;
    end else begin
        NTTData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_ce0 = 1'b1;
    end else begin
        NTTData_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        OutputIndex_ce0 = 1'b1;
    end else begin
        OutputIndex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ReadAddr_ce0 = 1'b1;
    end else begin
        ReadAddr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln342_fu_374_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_l_8 = 7'd0;
    end else begin
        ap_sig_allocacmp_l_8 = l_fu_94;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataRAM_1_d0 = tmp_17_reg_561;

assign DataRAM_2_d0 = tmp_17_reg_561;

assign DataRAM_3_d0 = tmp_17_reg_561;

assign DataRAM_4_d0 = tmp_17_reg_561;

assign DataRAM_5_d0 = tmp_17_reg_561;

assign DataRAM_6_d0 = tmp_17_reg_561;

assign DataRAM_7_d0 = tmp_17_reg_561;

assign DataRAM_d0 = tmp_17_reg_561;

assign NTTData_1_address0 = zext_ln347_fu_424_p1;

assign NTTData_2_address0 = zext_ln347_fu_424_p1;

assign NTTData_3_address0 = zext_ln347_fu_424_p1;

assign NTTData_address0 = zext_ln347_fu_424_p1;

assign OutputIndex_address0 = l_11_cast90_fu_386_p1;

assign ReadAddr_address0 = l_11_cast90_reg_511;

assign add_ln342_fu_380_p2 = (ap_sig_allocacmp_l_8 + 7'd1);

assign add_ln345_fu_445_p2 = (trunc_ln345_reg_502 + ReadAddr_q0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_423 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd1));
end

always @ (*) begin
    ap_condition_426 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd2));
end

always @ (*) begin
    ap_condition_429 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd3));
end

always @ (*) begin
    ap_condition_432 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd4));
end

always @ (*) begin
    ap_condition_435 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd5));
end

always @ (*) begin
    ap_condition_438 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd6));
end

always @ (*) begin
    ap_condition_441 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd7));
end

always @ (*) begin
    ap_condition_444 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln_reg_522_pp0_iter2_reg == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_fu_391_p1 = ap_sig_allocacmp_l_8[2:0];

assign icmp_ln342_fu_374_p2 = ((ap_sig_allocacmp_l_8 == 7'd64) ? 1'b1 : 1'b0);

assign l_11_cast90_fu_386_p1 = ap_sig_allocacmp_l_8;

assign lshr_ln9_fu_414_p4 = {{OutputIndex_q0[5:2]}};

assign select_ln291_1_read_reg_493 = select_ln291_1;

assign tmp_55_fu_468_p3 = {{add_ln345_reg_573}, {empty_reg_516_pp0_iter2_reg}};

assign tmp_s_fu_450_p3 = {{tmp_263}, {empty_reg_516_pp0_iter2_reg}};

assign trunc_ln345_fu_362_p1 = sub_ln300[9:0];

assign trunc_ln347_fu_410_p1 = OutputIndex_q0[1:0];

assign zext_ln345_fu_474_p1 = tmp_55_fu_468_p3;

assign zext_ln347_2_fu_456_p1 = tmp_s_fu_450_p3;

assign zext_ln347_fu_424_p1 = lshr_ln9_fu_414_p4;

always @ (posedge ap_clk) begin
    l_11_cast90_reg_511[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6
