==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 239.918 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx1' (code_generated.cpp:178:70)
WARNING: [HLS 207-5292] unused parameter 'vx2' (code_generated.cpp:178:87)
WARNING: [HLS 207-5292] unused parameter 'vy_1' (code_generated.cpp:178:104)
WARNING: [HLS 207-5292] unused parameter 'vy_2' (code_generated.cpp:178:122)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:178:140)
WARNING: [HLS 207-5292] unused parameter 'vx1' (code_generated.cpp:204:70)
WARNING: [HLS 207-5292] unused parameter 'vx2' (code_generated.cpp:204:87)
WARNING: [HLS 207-5292] unused parameter 'vy_1' (code_generated.cpp:204:104)
WARNING: [HLS 207-5292] unused parameter 'vy_2' (code_generated.cpp:204:122)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:204:140)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.26 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.02 seconds; current allocated memory: 243.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 2,318 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,736 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,660 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,088 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,528 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,321,155 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,222 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,224 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,716 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,040 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,650 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,635 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,635 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,635 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,698 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,879 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:211:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:212:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:186:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:188:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_4' (code_generated.cpp:211:20) in function 'task1' completely with a factor of 400 (code_generated.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_5' (code_generated.cpp:212:35) in function 'task1' completely with a factor of 2 (code_generated.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_4' (code_generated.cpp:186:20) in function 'task0' completely with a factor of 2 (code_generated.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_5' (code_generated.cpp:188:39) in function 'task0' completely with a factor of 400 (code_generated.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_x1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_A(float (*) [400], hls::vector<float, 16ul>*)' (code_generated.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_y_1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_x2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_y_2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_x1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_x2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:153:0)
INFO: [HLS 214-248] Applying array_partition to 'x2': Complete partitioning on dimension 1. (code_generated.cpp:237:8)
INFO: [HLS 214-248] Applying array_partition to 'x1': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:238:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:239:11)
INFO: [HLS 214-248] Applying array_partition to 'y_2': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:240:11)
INFO: [HLS 214-248] Applying array_partition to 'y_1': Complete partitioning on dimension 1. (code_generated.cpp:241:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vx1' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx2' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy_1' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy_2' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_x1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 10000 and bit width 512 in loop 'VITIS_LOOP_37_1'(code_generated.cpp:37:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_62_1'(code_generated.cpp:62:19) has been inferred on bundle 'kernel_y_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:62:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) has been inferred on bundle 'kernel_x2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_108_1'(code_generated.cpp:108:20) has been inferred on bundle 'kernel_y_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:108:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_131_1'(code_generated.cpp:131:20) has been inferred on bundle 'kernel_x1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:131:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_155_1'(code_generated.cpp:155:20) has been inferred on bundle 'kernel_x2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:155:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 25.22 seconds. CPU system time: 0.91 seconds. Elapsed time: 55.71 seconds; current allocated memory: 250.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.76 seconds; current allocated memory: 267.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.62 seconds; current allocated memory: 293.887 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 26.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 26.57 seconds; current allocated memory: 338.398 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_1'(code_generated.cpp:37:19) and 'VITIS_LOOP_38_2'(code_generated.cpp:38:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (code_generated.cpp:37:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 30.02 seconds. CPU system time: 0.11 seconds. Elapsed time: 31.3 seconds; current allocated memory: 607.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x1_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.6 seconds; current allocated memory: 611.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.84 seconds; current allocated memory: 611.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 611.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 612.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.25 seconds; current allocated memory: 640.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 640.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 640.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 640.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_1_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 640.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 640.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 640.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 640.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 640.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 640.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 640.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 640.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_2_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 642.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 642.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 642.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 643.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2807, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.58 seconds; current allocated memory: 685.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.52 seconds. CPU system time: 0.08 seconds. Elapsed time: 25.54 seconds; current allocated memory: 756.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0_Pipeline_VITIS_LOOP_198_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_198_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.33 seconds; current allocated memory: 759.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.38 seconds; current allocated memory: 759.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 761.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 765.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_3'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add28_s', code_generated.cpp:215) and 'fadd' operation 32 bit ('add', code_generated.cpp:215).
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add28_s', code_generated.cpp:215) and 'fadd' operation 32 bit ('add', code_generated.cpp:215).
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add28_s', code_generated.cpp:215) and 'fadd' operation 32 bit ('add', code_generated.cpp:215).
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add28_s', code_generated.cpp:215) and 'fadd' operation 32 bit ('add', code_generated.cpp:215).
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add28_s', code_generated.cpp:215) and 'fadd' operation 32 bit ('add', code_generated.cpp:215).
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add28_s', code_generated.cpp:215) and 'fadd' operation 32 bit ('add', code_generated.cpp:215).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 26, loop 'VITIS_LOOP_209_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72.54 seconds. CPU system time: 0.1 seconds. Elapsed time: 74.22 seconds; current allocated memory: 854.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.67 seconds; current allocated memory: 854.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.7 seconds; current allocated memory: 854.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 4.55 seconds; current allocated memory: 854.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 854.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 854.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x2_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.02 seconds; current allocated memory: 854.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.68 seconds; current allocated memory: 854.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 854.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 5.06 seconds; current allocated memory: 854.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.03 seconds; current allocated memory: 869.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.61 seconds; current allocated memory: 869.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x1_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x1_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x1_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.16 seconds; current allocated memory: 869.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.23 seconds; current allocated memory: 871.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' is 32000 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.59 seconds; current allocated memory: 887.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 33600 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.89 seconds; current allocated memory: 937.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_1_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_1_Pipeline_VITIS_LOOP_62_1' pipeline 'VITIS_LOOP_62_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_y_1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_1_Pipeline_VITIS_LOOP_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.18 seconds; current allocated memory: 946.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.96 seconds; current allocated memory: 961.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x2_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x2_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.59 seconds; current allocated memory: 968.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.04 seconds; current allocated memory: 983.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_2_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_2_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_2_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.48 seconds; current allocated memory: 988.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.42 seconds; current allocated memory: 991.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0_Pipeline_VITIS_LOOP_184_3' is 35826835 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 54.45 seconds. CPU system time: 2.05 seconds. Elapsed time: 63.02 seconds; current allocated memory: 3.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0_Pipeline_VITIS_LOOP_198_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0_Pipeline_VITIS_LOOP_198_6' pipeline 'VITIS_LOOP_198_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0_Pipeline_VITIS_LOOP_198_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 41.87 seconds. CPU system time: 0.96 seconds. Elapsed time: 44.04 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25616_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25620_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25624_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25628_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25632_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25636_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25640_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25644_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25648_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25652_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25656_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25660_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25664_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25668_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25672_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25676_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25680_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25684_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25688_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25692_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25696_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25700_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25704_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25708_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25712_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25716_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25720_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25724_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25728_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25732_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25736_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25740_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25744_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25748_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25752_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25756_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25760_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25764_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25768_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25772_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25776_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25780_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25784_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25788_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25792_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25796_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25800_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25804_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25808_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25812_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25816_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25820_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25824_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25828_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25832_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25836_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25840_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25844_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 7393 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 58 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 58 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_task0_x1_red_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.12 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_209_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 25664 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 58 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 58 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.79 seconds. CPU system time: 0.2 seconds. Elapsed time: 15.91 seconds; current allocated memory: 3.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_x1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.25 seconds. Elapsed time: 12.34 seconds; current allocated memory: 3.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x2_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_x2_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_9_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x2_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.77 seconds; current allocated memory: 3.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.34 seconds; current allocated memory: 3.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vx1', 'vx2', 'vy_1', 'vy_2', 'vA' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 15380 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 58 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 58 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_x1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_y_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.66 seconds. CPU system time: 0.22 seconds. Elapsed time: 38.34 seconds; current allocated memory: 4.005 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.17 seconds. CPU system time: 0.92 seconds. Elapsed time: 22.09 seconds; current allocated memory: 4.037 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.25 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.47 seconds; current allocated memory: 4.082 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 358.41 seconds. CPU system time: 7.45 seconds. Elapsed time: 701.39 seconds; current allocated memory: 3.848 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 39.51 seconds. CPU system time: 2.99 seconds. Elapsed time: 65.29 seconds; current allocated memory: 10.090 MB.
INFO: [HLS 200-1510] Running: close_project 
