

================================================================
== Vitis HLS Report for 'nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2'
================================================================
* Date:           Sun Dec 17 06:36:48 2023

* Version:        2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        nms
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262216|   262216|  0.874 ms|  0.874 ms|  262216|  262216|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_32_2  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 75 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_03077 = alloca i32 1"   --->   Operation 76 'alloca' 'p_03077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%value_nms_3 = alloca i32 1"   --->   Operation 77 'alloca' 'value_nms_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%grad_nms = alloca i32 1"   --->   Operation 78 'alloca' 'grad_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_030_285 = alloca i32 1"   --->   Operation 79 'alloca' 'p_030_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%xi = alloca i32 1"   --->   Operation 80 'alloca' 'xi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%yi = alloca i32 1"   --->   Operation 81 'alloca' 'yi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 82 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_030_17379 = alloca i32 1"   --->   Operation 83 'alloca' 'p_030_17379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%value_nms = alloca i32 1"   --->   Operation 84 'alloca' 'value_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_030_2_187 = alloca i32 1"   --->   Operation 85 'alloca' 'p_030_2_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_value"   --->   Operation 86 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_grad"   --->   Operation 87 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 88 'read' 'out_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln31"   --->   Operation 89 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i58 %sext_ln31_read"   --->   Operation 90 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_r_read" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 93 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (2.43ns)   --->   "%p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem1_addr, i32 262144" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 94 'writereq' 'p_wr_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %p_030_2_187"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %value_nms"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %p_030_17379"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %yi"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %xi"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %p_030_285"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %grad_nms"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %value_nms_3"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %p_03077"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 107 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.71ns)   --->   "%icmp_ln31 = icmp_eq  i19 %indvar_flatten_load, i19 262144" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 108 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.80ns)   --->   "%add_ln31 = add i19 %indvar_flatten_load, i19 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 109 'add' 'add_ln31' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc157, void %for.end159.exitStub" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 110 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%xi_load = load i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 111 'load' 'xi_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.60ns)   --->   "%icmp_ln32 = icmp_eq  i10 %xi_load, i10 512" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 112 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.30ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i10 0, i10 %xi_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 113 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i10 %select_ln31" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 114 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.63ns)   --->   "%icmp_ln45 = icmp_eq  i5 %trunc_ln32, i5 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 115 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln31)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.72ns)   --->   "%add_ln32 = add i10 %select_ln31, i10 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 116 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln32 = store i19 %add_ln31, i19 %indvar_flatten" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 117 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_2 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln32 = store i10 %add_ln32, i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 118 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln31_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 119 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i10 %select_ln31" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 120 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%line_buf_value_addr = getelementptr i24 %line_buf_value, i64 0, i64 %zext_ln32_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 121 'getelementptr' 'line_buf_value_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%line_buf_grad_addr = getelementptr i24 %line_buf_grad, i64 0, i64 %zext_ln32_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 122 'getelementptr' 'line_buf_grad_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (1.19ns)   --->   "%line_buf_value_load = load i9 %line_buf_value_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 123 'load' 'line_buf_value_load' <Predicate = (!icmp_ln31)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 124 [2/2] (1.19ns)   --->   "%line_buf_grad_load = load i9 %line_buf_grad_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 124 'load' 'line_buf_grad_load' <Predicate = (!icmp_ln31)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 125 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 125 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln31 & icmp_ln45)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i10 %select_ln31" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 126 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i9 %trunc_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 127 'zext' 'zext_ln90' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.71ns)   --->   "%add_ln90 = add i10 %zext_ln90, i10 1020" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 128 'add' 'add_ln90' <Predicate = (!icmp_ln31)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.60ns)   --->   "%icmp_ln90 = icmp_ugt  i10 %add_ln90, i10 504" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 129 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln31)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.39>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%yi_1 = load i10 %yi"   --->   Operation 130 'load' 'yi_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_030_17379_load = load i8 %p_030_17379"   --->   Operation 131 'load' 'p_030_17379_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%value_nms_4 = load i8 %value_nms"   --->   Operation 132 'load' 'value_nms_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_030_2_187_load = load i8 %p_030_2_187"   --->   Operation 133 'load' 'p_030_2_187_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi_1, i32 2, i32 9"   --->   Operation 136 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.58ns)   --->   "%icmp = icmp_eq  i8 %tmp, i8 0"   --->   Operation 137 'icmp' 'icmp' <Predicate = (!icmp_ln32)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.60ns)   --->   "%cmp142_not = icmp_ugt  i10 %yi_1, i10 508"   --->   Operation 138 'icmp' 'cmp142_not' <Predicate = (!icmp_ln32)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.12ns)   --->   "%or_ln90 = or i1 %icmp, i1 %cmp142_not" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 139 'or' 'or_ln90' <Predicate = (!icmp_ln32)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%shiftreg_load = load i496 %shiftreg" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 140 'load' 'shiftreg_load' <Predicate = (!icmp_ln31 & !icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_32_2_str"   --->   Operation 141 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 142 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.55ns)   --->   "%select_ln31_1 = select i1 %icmp_ln32, i496 0, i496 %shiftreg_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 143 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.72ns)   --->   "%add_ln31_1 = add i10 %yi_1, i10 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 144 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.30ns)   --->   "%select_ln31_2 = select i1 %icmp_ln32, i10 %add_ln31_1, i10 %yi_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 145 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln31_1, i32 2, i32 9" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 146 'partselect' 'tmp_1' <Predicate = (!icmp_ln31 & icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.58ns)   --->   "%icmp6 = icmp_eq  i8 %tmp_1, i8 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 147 'icmp' 'icmp6' <Predicate = (!icmp_ln31 & icmp_ln32)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.60ns)   --->   "%cmp142_not_mid1 = icmp_ugt  i10 %add_ln31_1, i10 508" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 148 'icmp' 'cmp142_not_mid1' <Predicate = (!icmp_ln31 & icmp_ln32)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_3)   --->   "%or_ln90_2 = or i1 %icmp6, i1 %cmp142_not_mid1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 149 'or' 'or_ln90_2' <Predicate = (!icmp_ln31 & icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln31_3 = select i1 %icmp_ln32, i1 %or_ln90_2, i1 %or_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31]   --->   Operation 150 'select' 'select_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i496 %select_ln31_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 151 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:33]   --->   Operation 152 'specpipeline' 'specpipeline_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 153 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (1.19ns)   --->   "%line_buf_value_load = load i9 %line_buf_value_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 154 'load' 'line_buf_value_load' <Predicate = (!icmp_ln31)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_value_load, i32 8, i32 15" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 155 'partselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 156 [1/2] (1.19ns)   --->   "%line_buf_grad_load = load i9 %line_buf_grad_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 156 'load' 'line_buf_grad_load' <Predicate = (!icmp_ln31)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_value_load, i32 16, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 157 'partselect' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_grad_load, i32 16, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42]   --->   Operation 158 'partselect' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.38ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc56.split._crit_edge_ifconv, void" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 159 'br' 'br_ln45' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 160 [1/1] (0.38ns)   --->   "%br_ln45 = br void %for.inc56.split._crit_edge_ifconv" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 160 'br' 'br_ln45' <Predicate = (!icmp_ln31 & icmp_ln45)> <Delay = 0.38>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln32, void %for.inc157" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 161 'phi' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%p_03077_load = load i8 %p_03077" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:69]   --->   Operation 162 'load' 'p_03077_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%grad_nms_load = load i8 %grad_nms" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 163 'load' 'grad_nms_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%p_030_285_load = load i8 %p_030_285" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:83]   --->   Operation 164 'load' 'p_030_285_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty, i32 16, i32 511" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 165 'partselect' 'trunc_ln45_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i512 %empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 166 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %empty, i32 8, i32 15" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 167 'partselect' 'trunc_ln45_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_value_load, i32 8, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 168 'partselect' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln45, i16 %tmp_3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 169 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (1.19ns)   --->   "%store_ln45 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_value_addr, i24 %tmp_s, i3 7" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 170 'store' 'store_ln45' <Predicate = (!icmp_ln31)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_grad_load, i32 8, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 171 'partselect' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln45_2, i16 %tmp_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 172 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.19ns)   --->   "%store_ln45 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_grad_addr, i24 %tmp_5, i3 7" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45]   --->   Operation 173 'store' 'store_ln45' <Predicate = (!icmp_ln31)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_4 : Operation 174 [1/1] (0.58ns)   --->   "%icmp_ln63 = icmp_ult  i8 %value_nms_4, i8 %tmp_6" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:63]   --->   Operation 174 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.58ns)   --->   "%icmp_ln69 = icmp_ugt  i8 %p_03077_load, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:69]   --->   Operation 175 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.58ns)   --->   "%icmp_ln70 = icmp_ult  i8 %value_nms_4, i8 %trunc_ln45" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:70]   --->   Operation 176 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.58ns)   --->   "%icmp_ln76 = icmp_ugt  i8 %tmp_2, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:76]   --->   Operation 177 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.58ns)   --->   "%icmp_ln77 = icmp_ult  i8 %value_nms_4, i8 %p_030_2_187_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:77]   --->   Operation 178 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.58ns)   --->   "%icmp_ln83 = icmp_ugt  i8 %p_030_285_load, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:83]   --->   Operation 179 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.58ns)   --->   "%icmp_ln61 = icmp_eq  i8 %grad_nms_load, i8 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 180 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.58ns)   --->   "%icmp_ln61_1 = icmp_eq  i8 %grad_nms_load, i8 45" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 181 'icmp' 'icmp_ln61_1' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.58ns)   --->   "%icmp_ln61_2 = icmp_eq  i8 %grad_nms_load, i8 90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 182 'icmp' 'icmp_ln61_2' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.58ns)   --->   "%icmp_ln61_3 = icmp_eq  i8 %grad_nms_load, i8 135" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 183 'icmp' 'icmp_ln61_3' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %trunc_ln45, i8 %p_030_2_187" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 184 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 185 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %tmp_6, i8 %value_nms" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 185 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 186 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %tmp_2, i8 %p_030_17379" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 186 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 187 [1/1] (0.38ns)   --->   "%store_ln32 = store i10 %select_ln31_2, i10 %yi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 187 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 188 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %p_030_2_187_load, i8 %p_030_285" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 188 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 189 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %tmp_7, i8 %grad_nms" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 189 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 190 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %p_030_17379_load, i8 %p_03077" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 190 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_4 : Operation 191 [1/1] (0.38ns)   --->   "%store_ln32 = store i496 %trunc_ln45_3, i496 %shiftreg" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 191 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.09>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%value_nms_3_load = load i8 %value_nms_3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62]   --->   Operation 192 'load' 'value_nms_3_load' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2 & !icmp_ln61_1 & icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.58ns)   --->   "%icmp_ln62 = icmp_ugt  i8 %value_nms_3_load, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62]   --->   Operation 193 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2 & !icmp_ln61_1 & icmp_ln61)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%or_ln62 = or i1 %icmp_ln62, i1 %icmp_ln63" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62]   --->   Operation 194 'or' 'or_ln62' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2 & !icmp_ln61_1 & icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%select_ln62 = select i1 %or_ln62, i8 0, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62]   --->   Operation 195 'select' 'select_ln62' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2 & !icmp_ln61_1 & icmp_ln61)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%or_ln69 = or i1 %icmp_ln69, i1 %icmp_ln70" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:69]   --->   Operation 196 'or' 'or_ln69' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2 & icmp_ln61_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%select_ln69 = select i1 %or_ln69, i8 0, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:69]   --->   Operation 197 'select' 'select_ln69' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2 & icmp_ln61_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_2)   --->   "%or_ln76 = or i1 %icmp_ln76, i1 %icmp_ln77" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:76]   --->   Operation 198 'or' 'or_ln76' <Predicate = (!icmp_ln61_3 & icmp_ln61_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_2)   --->   "%select_ln76 = select i1 %or_ln76, i8 0, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:76]   --->   Operation 199 'select' 'select_ln76' <Predicate = (!icmp_ln61_3 & icmp_ln61_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node value_nms_5)   --->   "%or_ln83 = or i1 %icmp_ln83, i1 %icmp_ln76" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:83]   --->   Operation 200 'or' 'or_ln83' <Predicate = (icmp_ln61_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node value_nms_5)   --->   "%select_ln83 = select i1 %or_ln83, i8 0, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:83]   --->   Operation 201 'select' 'select_ln83' <Predicate = (icmp_ln61_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61 = select i1 %icmp_ln61, i8 %select_ln62, i8 %value_nms_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 202 'select' 'select_ln61' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2 & !icmp_ln61_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_1 = select i1 %icmp_ln61_1, i8 %select_ln69, i8 %select_ln61" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 203 'select' 'select_ln61_1' <Predicate = (!icmp_ln61_3 & !icmp_ln61_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln61_2 = select i1 %icmp_ln61_2, i8 %select_ln76, i8 %select_ln61_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 204 'select' 'select_ln61_2' <Predicate = (!icmp_ln61_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.30ns) (out node of the LUT)   --->   "%value_nms_5 = select i1 %icmp_ln61_3, i8 %select_ln83, i8 %select_ln61_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61]   --->   Operation 205 'select' 'value_nms_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node value_nms_6)   --->   "%or_ln90_1 = or i1 %select_ln31_3, i1 %icmp_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 206 'or' 'or_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.30ns) (out node of the LUT)   --->   "%value_nms_6 = select i1 %or_ln90_1, i8 0, i8 %value_nms_5" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90]   --->   Operation 207 'select' 'value_nms_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %value_nms_4, i8 %value_nms_3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 208 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 209 [1/1] (2.43ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem1_addr, i8 %value_nms_6, i1 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 209 'write' 'write_ln92' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc56" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32]   --->   Operation 210 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.43>
ST_7 : Operation 211 [68/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 211 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 2.43>
ST_8 : Operation 212 [67/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 212 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 213 [66/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 213 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 214 [65/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 214 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 2.43>
ST_11 : Operation 215 [64/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 215 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 2.43>
ST_12 : Operation 216 [63/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 216 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 2.43>
ST_13 : Operation 217 [62/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 217 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 2.43>
ST_14 : Operation 218 [61/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 218 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.43>
ST_15 : Operation 219 [60/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 219 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.43>
ST_16 : Operation 220 [59/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 220 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.43>
ST_17 : Operation 221 [58/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 221 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.43>
ST_18 : Operation 222 [57/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 222 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.43>
ST_19 : Operation 223 [56/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 223 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.43>
ST_20 : Operation 224 [55/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 224 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.43>
ST_21 : Operation 225 [54/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 225 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 2.43>
ST_22 : Operation 226 [53/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 226 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 2.43>
ST_23 : Operation 227 [52/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 227 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 2.43>
ST_24 : Operation 228 [51/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 228 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 2.43>
ST_25 : Operation 229 [50/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 229 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 2.43>
ST_26 : Operation 230 [49/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 230 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 2.43>
ST_27 : Operation 231 [48/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 231 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 2.43>
ST_28 : Operation 232 [47/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 232 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 2.43>
ST_29 : Operation 233 [46/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 233 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 2.43>
ST_30 : Operation 234 [45/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 234 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 2.43>
ST_31 : Operation 235 [44/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 235 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 2.43>
ST_32 : Operation 236 [43/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 236 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 2.43>
ST_33 : Operation 237 [42/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 237 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 31> <Delay = 2.43>
ST_34 : Operation 238 [41/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 238 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 32> <Delay = 2.43>
ST_35 : Operation 239 [40/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 239 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 33> <Delay = 2.43>
ST_36 : Operation 240 [39/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 240 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 34> <Delay = 2.43>
ST_37 : Operation 241 [38/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 241 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 35> <Delay = 2.43>
ST_38 : Operation 242 [37/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 242 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 36> <Delay = 2.43>
ST_39 : Operation 243 [36/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 243 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 37> <Delay = 2.43>
ST_40 : Operation 244 [35/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 244 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 38> <Delay = 2.43>
ST_41 : Operation 245 [34/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 245 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 39> <Delay = 2.43>
ST_42 : Operation 246 [33/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 246 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 40> <Delay = 2.43>
ST_43 : Operation 247 [32/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 247 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 41> <Delay = 2.43>
ST_44 : Operation 248 [31/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 248 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 42> <Delay = 2.43>
ST_45 : Operation 249 [30/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 249 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 43> <Delay = 2.43>
ST_46 : Operation 250 [29/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 250 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 44> <Delay = 2.43>
ST_47 : Operation 251 [28/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 251 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 45> <Delay = 2.43>
ST_48 : Operation 252 [27/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 252 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 46> <Delay = 2.43>
ST_49 : Operation 253 [26/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 253 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 47> <Delay = 2.43>
ST_50 : Operation 254 [25/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 254 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 48> <Delay = 2.43>
ST_51 : Operation 255 [24/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 255 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 49> <Delay = 2.43>
ST_52 : Operation 256 [23/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 256 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 50> <Delay = 2.43>
ST_53 : Operation 257 [22/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 257 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 51> <Delay = 2.43>
ST_54 : Operation 258 [21/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 258 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 52> <Delay = 2.43>
ST_55 : Operation 259 [20/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 259 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 53> <Delay = 2.43>
ST_56 : Operation 260 [19/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 260 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 54> <Delay = 2.43>
ST_57 : Operation 261 [18/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 261 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 55> <Delay = 2.43>
ST_58 : Operation 262 [17/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 262 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 56> <Delay = 2.43>
ST_59 : Operation 263 [16/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 263 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 57> <Delay = 2.43>
ST_60 : Operation 264 [15/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 264 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 58> <Delay = 2.43>
ST_61 : Operation 265 [14/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 265 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 59> <Delay = 2.43>
ST_62 : Operation 266 [13/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 266 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 60> <Delay = 2.43>
ST_63 : Operation 267 [12/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 267 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 61> <Delay = 2.43>
ST_64 : Operation 268 [11/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 268 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 62> <Delay = 2.43>
ST_65 : Operation 269 [10/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 269 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 63> <Delay = 2.43>
ST_66 : Operation 270 [9/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 270 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 64> <Delay = 2.43>
ST_67 : Operation 271 [8/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 271 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 65> <Delay = 2.43>
ST_68 : Operation 272 [7/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 272 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 66> <Delay = 2.43>
ST_69 : Operation 273 [6/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 273 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 67> <Delay = 2.43>
ST_70 : Operation 274 [5/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 274 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 68> <Delay = 2.43>
ST_71 : Operation 275 [4/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 275 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 69> <Delay = 2.43>
ST_72 : Operation 276 [3/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 276 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 70> <Delay = 2.43>
ST_73 : Operation 277 [2/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 277 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 71> <Delay = 2.43>
ST_74 : Operation 278 [1/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92]   --->   Operation 278 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 279 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read operation ('out_r_read') on port 'out_r' [20]  (0 ns)
	'getelementptr' operation ('gmem1_addr', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [25]  (0 ns)
	bus request operation ('p_wr_req', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [26]  (2.43 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'load' operation ('xi_load', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32) on local variable 'xi' [57]  (0 ns)
	'icmp' operation ('icmp_ln32', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32) [60]  (0.605 ns)
	'select' operation ('select_ln31', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31) [61]  (0.303 ns)
	'add' operation ('add_ln32', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32) [132]  (0.725 ns)
	'store' operation ('store_ln32', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32) of variable 'add_ln32', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32 on local variable 'xi' [138]  (0.387 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31) [47]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45) on port 'gmem0' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45) [85]  (2.43 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	'load' operation ('line_buf_value_load', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:42) on array 'line_buf_value' [77]  (1.2 ns)
	'store' operation ('store_ln45', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:45) of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf_value' [98]  (1.2 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'load' operation ('value_nms_3_load', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62) on local variable 'value_nms' [90]  (0 ns)
	'icmp' operation ('icmp_ln62', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62) [102]  (0.581 ns)
	'or' operation ('or_ln62', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62) [104]  (0 ns)
	'select' operation ('select_ln62', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:62) [105]  (0 ns)
	'select' operation ('select_ln61', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61) [118]  (0.303 ns)
	'select' operation ('select_ln61_1', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61) [120]  (0.303 ns)
	'select' operation ('select_ln61_2', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61) [122]  (0.303 ns)
	'select' operation ('value_nms', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:61) [124]  (0.303 ns)
	'select' operation ('value_nms', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:90) [130]  (0.303 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln92', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [131]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:92) [146]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
