MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 4
  DestDataType: 4
  ComputeDataType: 4
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: true
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: true
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 64
  LSPA: 8
  LSPB: 16
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 4]
  ThreadTile0: 8
  ThreadTile1: 4
  ThreadTileA: 8
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT128x64x16_SN_GRVW4_K1_LRVW4_TT8_4_VW4_WG16_16_1_WGM8
  SolutionIndex: 0
  key: [8, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 64
  LSPA: 8
  LSPB: 16
  LVCA: 32
  LVCB: 16
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 4]
  ThreadTile0: 8
  ThreadTile1: 4
  ThreadTileA: 8
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT128x64x16_SN_GRVW4_K1_LRVW4_TT8_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 1
  key: [8, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 64
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 4]
  ThreadTile0: 8
  ThreadTile1: 4
  ThreadTileA: 8
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT128x64x16_SN_GRVW2_K1_LRVW2_TT8_4_VW2_WG16_16_1_WGM1
  SolutionIndex: 2
  key: [8, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 64
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [8, 4]
  ThreadTile0: 8
  ThreadTile1: 4
  ThreadTileA: 8
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT128x64x16_SN_GRVW2_K1_LRVW2_TT8_4_VW2_WG16_16_1_WGM8
  SolutionIndex: 3
  key: [8, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM8
  SolutionIndex: 4
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM1
  SolutionIndex: 5
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 1792
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 256
  LdsOffsetA: 0
  LdsOffsetA_Blk: 1024
  LdsOffsetB: 512
  LdsOffsetB_Blk: 1536
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x16_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM1
  SolutionIndex: 6
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 7
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM8
  SolutionIndex: 8
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM8
  SolutionIndex: 9
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 10
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 32
  LVCB: 8
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 6656
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 2]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x16x32_SN_GRVW2_K1_LRVW2_TT4_2_VW2_WG16_8_1_WGM1
  SolutionIndex: 11
  key: [4, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 32
  LVCB: 8
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 6656
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 2]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x16x32_SN_GRVW2_K1_LRVW2_TT4_2_VW2_WG16_8_1_WGM8
  SolutionIndex: 12
  key: [4, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 32
  LVCB: 8
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3328
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 256
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 1
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 2]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x16x16_SN_GRVW2_K1_LRVW2_TT4_2_VW2_WG16_8_1_WGM1
  SolutionIndex: 13
  key: [4, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM1
  SolutionIndex: 14
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM8
  SolutionIndex: 15
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x32x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_8_1_WGM8
  SolutionIndex: 16
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x32x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_8_1_WGM1
  SolutionIndex: 17
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x32x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_8_1_WGM8
  SolutionIndex: 18
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 2048
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 1024
  LdsOffsetB: 512
  LdsOffsetB_Blk: 1536
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 8
  SubGroupA: 8
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [8, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG8_8_1_WGM8
  SolutionIndex: 19
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: V3
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x32x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_8_1_WGM1
  SolutionIndex: 20
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.5}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.0625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.5}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616, ws: 0.5}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 0.25}
  trees:
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 4, threshold: 0.7895833551883698, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 4, threshold: 0.7708333134651184, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2498.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 614.0, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 607.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 3911.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3029.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 3528.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8286111056804657, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 4, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 673.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 932.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3516.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1758.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 0
  - tree:
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 4, threshold: 0.7895833551883698, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 4, threshold: 0.7708333134651184, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2498.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 614.0, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 3911.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 607.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3029.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 3528.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8286111056804657, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 4, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 673.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 3780.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 833.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.967782735824585, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3518.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 1
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 4, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9197916686534882, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8299999833106995, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 954.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3516.0, nextIdxLTE: 6, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 932.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1758.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 2
  - tree:
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 4, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9197916686534882, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.966796875, nextIdxLTE: 5, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 3350.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 779.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 3887.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3836.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3645.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 966.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3518.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9644345343112946, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9638671875, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 3363.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9965659379959106, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 3883.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 6, threshold: 2.75, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.25, nextIdxLTE: 2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 2030.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9091666638851166, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 4
  - tree:
    - {featureIdx: 6, threshold: 2.75, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.25, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2030.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3342.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 3455.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9091666638851166, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 5
  - tree:
    - {featureIdx: 6, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1078.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9236111342906952, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 674.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.6958333253860474, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 541.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 2782.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 572.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.8416666686534882, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9571428596973419, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 6
  - tree:
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 857.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 187.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 843.0, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 231.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2473.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7763888835906982, nextIdxLTE: 7, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9263392686843872, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 2441.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.890625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1323.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.9892857074737549, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.762499988079071, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 496.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9375, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9613095223903656, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9576822817325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9234375059604645, nextIdxLTE: 18, nextIdxGT: 44}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 19, nextIdxGT: 40}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8607638776302338, nextIdxLTE: 21, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.955078125, nextIdxLTE: 22, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 759.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 24, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 296.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 1728.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 409.0, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3204.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9225852191448212, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.923701286315918, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 1384.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 1551.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 10, threshold: 0.828125, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 1885.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8041666448116302, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 471.0, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9754971563816071, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9724392294883728, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9177083373069763, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9593063294887543, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9084821343421936, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 42, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 641.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 49, nextIdxGT: 56}
    - {featureIdx: 5, threshold: 0.9518229067325592, nextIdxLTE: 50, nextIdxGT: 54}
    - {featureIdx: 10, threshold: 0.9604166448116302, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 498.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.935546875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1935.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2213.0, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1197.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 781.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 846.0, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 5, threshold: 0.9607886970043182, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 7
  - tree:
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 988.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 3278.0, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.606249988079071, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 10, threshold: 0.6749999821186066, nextIdxLTE: 6, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 838.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2116.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 2530.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 2649.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8038194477558136, nextIdxLTE: 11, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9263392686843872, nextIdxLTE: 12, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 1497.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8653273582458496, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7458333373069763, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1102.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3627.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 756.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 404.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 306.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 10, threshold: 0.6875, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9937500059604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 736.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9234375059604645, nextIdxLTE: 26, nextIdxGT: 44}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 27, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9548420310020447, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8607638776302338, nextIdxLTE: 29, nextIdxGT: 39}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 31, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.8888888955116272, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 967.5, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 10, threshold: 0.8263888657093048, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3199.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.925595223903656, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 1885.0, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.828125, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3174.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9177083373069763, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9084821343421936, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 42, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 641.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 49, nextIdxGT: 56}
    - {featureIdx: 5, threshold: 0.9518229067325592, nextIdxLTE: 50, nextIdxGT: 54}
    - {featureIdx: 10, threshold: 0.9604166448116302, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 5, threshold: 0.936328113079071, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 543.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1935.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2213.0, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1197.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 781.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2526.0, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9607886970043182, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 8
  - tree:
    - {featureIdx: 1, threshold: 131.0, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 4054.0, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.765625, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 26}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 221.0, nextIdxLTE: 6, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 2767.0, nextIdxLTE: 7, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 182.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 215.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 195.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1553.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.5187499821186066, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 156.0, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 3248.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 142.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 4003.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1057.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3177.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 205.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3436.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 957.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 3648.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1038.0, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1003.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 587.0, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 563.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 27, nextIdxGT: 74}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 28, nextIdxGT: 71}
    - {featureIdx: 10, threshold: 0.9177083373069763, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8145833313465118, nextIdxLTE: 30, nextIdxGT: 47}
    - {featureIdx: 5, threshold: 0.919921875, nextIdxLTE: 31, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 2518.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8936941921710968, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 452.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2496.0, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 391.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8683035671710968, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 38, nextIdxGT: 45}
    - {featureIdx: 10, threshold: 0.7680555582046509, nextIdxLTE: 39, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 373.0, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9604166448116302, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.7194444239139557, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3982.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2221.0, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 3619.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1935.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 2686.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 48, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 758.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 5, threshold: 0.9145833551883698, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8486111164093018, nextIdxLTE: 51, nextIdxGT: 52}
    - {featureIdx: 5, threshold: 0.8965773582458496, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 884.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9311868846416473, nextIdxLTE: 54, nextIdxGT: 58}
    - {featureIdx: 10, threshold: 0.8645833432674408, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1895.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3485.0, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 3721.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3201.0, nextIdxLTE: 59, nextIdxGT: 69}
    - {featureIdx: 1, threshold: 547.0, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 747.5, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 5, threshold: 0.9375, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 1671.5, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 679.0, nextIdxLTE: 64, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 2659.0, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 5, threshold: 0.971875011920929, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 779.0, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1151.0, nextIdxLTE: 68, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.98046875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9896763265132904, nextIdxLTE: -2, nextIdxGT: 70}
    - {featureIdx: 0, threshold: 3934.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 591.0, nextIdxLTE: 72, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9416666626930237, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 0, threshold: 2880.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9084821343421936, nextIdxLTE: 75, nextIdxGT: 79}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 830.0, nextIdxLTE: 78, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 741.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 80, nextIdxGT: 84}
    - {featureIdx: 2, threshold: 795.0, nextIdxLTE: 81, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 701.0, nextIdxLTE: 82, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9587053656578064, nextIdxLTE: -2, nextIdxGT: 83}
    - {featureIdx: 10, threshold: 0.9354166686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9203124940395355, nextIdxLTE: 85, nextIdxGT: 87}
    - {featureIdx: 10, threshold: 0.9119047522544861, nextIdxLTE: 86, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3228.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: -1, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 1263.5, nextIdxLTE: 89, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9814453125, nextIdxLTE: 90, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 970.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 9
  - tree:
    - {featureIdx: 10, threshold: 0.7739583253860474, nextIdxLTE: 1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.819531261920929, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 656.0, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 10, threshold: 0.7124999761581421, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 157.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.913281261920929, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9596354067325592, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2607.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 3449.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3162.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.6416666805744171, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 236.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 363.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1666.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 5.5, nextIdxLTE: 16, nextIdxGT: 59}
    - {featureIdx: 10, threshold: 0.9177083373069763, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 4.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 415.0, nextIdxLTE: 19, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9005208313465118, nextIdxLTE: 20, nextIdxGT: 29}
    - {featureIdx: 10, threshold: 0.8347222208976746, nextIdxLTE: 21, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 672.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 615.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 2121.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1642.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2756.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.8727678656578064, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 330.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 31, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 628.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9114583432674408, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1128.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3496.0, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 10, threshold: 0.8333333432674408, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 1083.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 786.0, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 306.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8614583313465118, nextIdxLTE: 41, nextIdxGT: 56}
    - {featureIdx: 1, threshold: 693.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 3.5, nextIdxLTE: 43, nextIdxGT: 48}
    - {featureIdx: 5, threshold: 0.8984375, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 964.0, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 573.5, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 2064.0, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 432.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9414682388305664, nextIdxLTE: 49, nextIdxGT: 52}
    - {featureIdx: 5, threshold: 0.9012586772441864, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 653.0, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 2274.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8145833313465118, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1856.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 759.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 748.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2519.0, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 949.5, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9215278029441833, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9084821343421936, nextIdxLTE: 60, nextIdxGT: 64}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 830.0, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3769.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 6.5, nextIdxLTE: 65, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 795.0, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 677.0, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 1, threshold: 909.0, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 0, threshold: 2788.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1257.5, nextIdxLTE: 70, nextIdxGT: 75}
    - {featureIdx: 10, threshold: 0.9175926148891449, nextIdxLTE: 71, nextIdxGT: 73}
    - {featureIdx: 5, threshold: 0.9644345343112946, nextIdxLTE: -2, nextIdxGT: 72}
    - {featureIdx: 2, threshold: 779.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3999.0, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 0, threshold: 4028.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 7.5, nextIdxLTE: 76, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9238095283508301, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 10
  - tree:
    - {featureIdx: 11, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 1.25, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 12, threshold: 0.9177083373069763, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 12, threshold: 0.7388888895511627, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 601.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 570.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 1.75, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 11
  - tree:
    - {featureIdx: 11, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 1.25, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 12, threshold: 0.9177083373069763, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 12, threshold: 0.7388888895511627, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 620.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 570.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 1.75, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 12
  - tree:
    - {featureIdx: 11, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 1.25, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 991.0, nextIdxLTE: 3, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 131.0, nextIdxLTE: 4, nextIdxGT: 10}
    - {featureIdx: 12, threshold: 0.8409722447395325, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 3655.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 12, threshold: 0.7472222447395325, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 735.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 909.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 85.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 195.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 153.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 155.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2786.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 13
  - tree:
    - {featureIdx: 13, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 33.0, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 3596.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 1275.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.9180555641651154, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8020833432674408, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 13, threshold: 2.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 804.5, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 48.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1115.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 36.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.7708333134651184, nextIdxLTE: 12, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 59.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8359375, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 13, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 14, threshold: 0.8888888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 14
  - tree:
    - {featureIdx: 13, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 14, threshold: 0.9416666626930237, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 1092.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.9180555641651154, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.7395833432674408, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 922.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2743.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 840.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 13, threshold: 2.5, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 15, threshold: 0.921875, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 1172.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.859375, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 14, threshold: 0.8888888955116272, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.7597222030162811, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 15
  - tree:
    - {featureIdx: 16, threshold: 4.75, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 1.25, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 17, threshold: 0.9624999761581421, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 15, threshold: 0.9104166626930237, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2751.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 4.25, nextIdxLTE: 6, nextIdxGT: 82}
    - {featureIdx: 1, threshold: 257.0, nextIdxLTE: 7, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 830.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 1504.5, nextIdxLTE: 9, nextIdxGT: 20}
    - {featureIdx: 17, threshold: 0.7097222208976746, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 3436.0, nextIdxLTE: 11, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1153.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1135.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7753472328186035, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 15, threshold: 0.9151785671710968, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.9430555403232574, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 3173.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3784.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 16, threshold: 2.25, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9866071343421936, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3997.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 164.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2607.0, nextIdxLTE: 23, nextIdxGT: 45}
    - {featureIdx: 16, threshold: 3.75, nextIdxLTE: 24, nextIdxGT: 41}
    - {featureIdx: 17, threshold: 0.9243055582046509, nextIdxLTE: 25, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 383.0, nextIdxLTE: 26, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 1022.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 322.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 351.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 2.75, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 513.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 2112.0, nextIdxLTE: 32, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 659.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 694.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.9436507821083069, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 718.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 597.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 3.25, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 2.75, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 2.25, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2285.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 765.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2284.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 15, threshold: 0.9715909063816071, nextIdxLTE: 44, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9621888697147369, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3418.0, nextIdxLTE: 46, nextIdxGT: 67}
    - {featureIdx: 17, threshold: 0.8577777743339539, nextIdxLTE: 47, nextIdxGT: 49}
    - {featureIdx: 17, threshold: 0.8435416519641876, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2729.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9932383298873901, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9928513169288635, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9903273582458496, nextIdxLTE: 52, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 2.25, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 17, threshold: 0.9093749821186066, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2666.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.924702376127243, nextIdxLTE: 56, nextIdxGT: 62}
    - {featureIdx: 1, threshold: 544.0, nextIdxLTE: 57, nextIdxGT: 60}
    - {featureIdx: 17, threshold: 0.8755952417850494, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9456407725811005, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 3303.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.9052083194255829, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1775.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 2.75, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 16, threshold: 3.75, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 3.25, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 17, threshold: 0.9910714328289032, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 2922.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3533.0, nextIdxLTE: 68, nextIdxGT: 73}
    - {featureIdx: 15, threshold: 0.9201388955116272, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 1559.0, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 2, threshold: 1817.5, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1643.5, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1583.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 453.0, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 418.0, nextIdxLTE: 75, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 329.0, nextIdxLTE: 76, nextIdxGT: 78}
    - {featureIdx: 1, threshold: 291.0, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1633.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9154762029647827, nextIdxLTE: -2, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 1329.0, nextIdxLTE: -2, nextIdxGT: 80}
    - {featureIdx: 15, threshold: 0.9573863446712494, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3970.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.9175926148891449, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 16
  - tree:
    - {featureIdx: 16, threshold: 4.75, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 1.75, nextIdxLTE: 2, nextIdxGT: 9}
    - {featureIdx: 16, threshold: 1.25, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 987.0, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7638888955116272, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 774.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 978.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.8489583432674408, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.8541666567325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 4.25, nextIdxLTE: 10, nextIdxGT: 73}
    - {featureIdx: 1, threshold: 225.0, nextIdxLTE: 11, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 4044.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2111.0, nextIdxLTE: 13, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1791.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 753.5, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 15, threshold: 0.9520089328289032, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9389880895614624, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8008333444595337, nextIdxLTE: 18, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 674.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 509.0, nextIdxLTE: 20, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 2661.0, nextIdxLTE: 21, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 460.0, nextIdxLTE: 22, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 379.0, nextIdxLTE: 23, nextIdxGT: 26}
    - {featureIdx: 17, threshold: 0.9197916686534882, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 700.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2530.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2539.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 15, threshold: 0.9793955981731415, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2166.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 2618.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3202.0, nextIdxLTE: 31, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 2857.0, nextIdxLTE: 32, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 316.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 379.0, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 442.0, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2690.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2977.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 3000.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 493.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3049.0, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3033.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3533.0, nextIdxLTE: 42, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 324.0, nextIdxLTE: 43, nextIdxGT: 44}
    - {featureIdx: 1, threshold: 255.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3465.0, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 387.0, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 449.0, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 15, threshold: 0.9799479246139526, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 453.0, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 418.0, nextIdxLTE: 50, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 341.0, nextIdxLTE: 51, nextIdxGT: 56}
    - {featureIdx: 1, threshold: 291.0, nextIdxLTE: 52, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 1633.5, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 17, threshold: 0.8849999904632568, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 329.0, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 1764.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 415.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 17, threshold: 0.9363095164299011, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3970.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 2.75, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 3073.0, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.9674851298332214, nextIdxLTE: 62, nextIdxGT: 72}
    - {featureIdx: 0, threshold: 2248.0, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 17, threshold: 0.9436507821083069, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2305.0, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 3042.0, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9154762029647827, nextIdxLTE: 67, nextIdxGT: 71}
    - {featureIdx: 2, threshold: 1215.0, nextIdxLTE: 68, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9928513169288635, nextIdxLTE: 69, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 610.0, nextIdxLTE: -2, nextIdxGT: 70}
    - {featureIdx: 0, threshold: 2570.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9326636791229248, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 3.25, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9175926148891449, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 17
  - tree:
    - {featureIdx: 16, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 1.25, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 17, threshold: 0.9208333492279053, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 15, threshold: 0.9427083432674408, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1812.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9177083373069763, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 3184.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 15, threshold: 0.99609375, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7097222208976746, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 3212.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1977.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 1.75, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 18
  - tree:
    - {featureIdx: 18, threshold: 2.125, nextIdxLTE: 1, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 119.0, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 18, threshold: 1.125, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 1977.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2282.0, nextIdxLTE: 5, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 981.0, nextIdxLTE: 6, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 2164.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 2242.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.8742559552192688, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 15, threshold: 0.9624398946762085, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8824404776096344, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 1.625, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 338.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 1.125, nextIdxLTE: 14, nextIdxGT: 18}
    - {featureIdx: 15, threshold: 0.9104166626930237, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 14, threshold: 0.8583333194255829, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 18, threshold: 0.875, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 15, threshold: 0.971875011920929, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 1.625, nextIdxLTE: 19, nextIdxGT: 27}
    - {featureIdx: 18, threshold: 1.375, nextIdxLTE: 20, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 3218.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 879.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 15, threshold: 0.9322916567325592, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 15, threshold: 0.8736979067325592, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9910714328289032, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1005.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 986.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.8755952417850494, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 15, threshold: 0.996874988079071, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 185.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 14, threshold: 0.8940476179122925, nextIdxLTE: 31, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 2359.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1706.0, nextIdxLTE: 33, nextIdxGT: 44}
    - {featureIdx: 14, threshold: 0.921875, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 15, threshold: 0.9868055582046509, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9704861044883728, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 556.0, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 321.0, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.932812511920929, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 245.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 3055.0, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.921875, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 1004.0, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 15, threshold: 0.9281249940395355, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2032.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.9041666686534882, nextIdxLTE: -2, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 2979.0, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 1.875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 2.875, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9924172759056091, nextIdxLTE: 50, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 3564.0, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 320.0, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 15, threshold: 0.96875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2244.0, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 510.0, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 2.375, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 3445.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 1342.0, nextIdxLTE: 58, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 944.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 19
  - tree:
    - {featureIdx: 16, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 1.25, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 17, threshold: 0.9624999761581421, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 15, threshold: 0.9364583492279053, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1689.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9152777791023254, nextIdxLTE: 6, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 152.0, nextIdxLTE: 7, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 3407.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 778.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 1977.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.844097226858139, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 3859.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 184.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 229.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 840.0, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 263.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1362.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 1649.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 3334.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 1.75, nextIdxLTE: 20, nextIdxGT: 23}
    - {featureIdx: 17, threshold: 0.9638888835906982, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2668.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 197.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9177083373069763, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1954.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 20
  region:
  - type: SizeInRange
    index: 0
    value: {min: 2048, max: 4096}
  - type: SizeInRange
    index: 1
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 3
    value: {min: 512, max: 2048}
