{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663524826174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663524826174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:13:46 2022 " "Processing started: Sun Sep 18 21:13:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663524826174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524826174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524826174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663524826424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663524826424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sifo_lab_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sifo_lab_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIFO_Lab_2 " "Found entity 1: SIFO_Lab_2" {  } { { "SIFO_Lab_2.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/SIFO_Lab_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1_mn.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_1_mn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_1_mn " "Found entity 1: Block_1_mn" {  } { { "Block_1_mn.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_1_mn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_2_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_2_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_2_D " "Found entity 1: Block_2_D" {  } { { "Block_2_D.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_2_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER1 " "Found entity 1: LPM_COUNTER1" {  } { { "LPM_COUNTER1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE1 " "Found entity 1: LPM_COMPARE1" {  } { { "LPM_COMPARE1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE4 " "Found entity 1: LPM_COMPARE4" {  } { { "LPM_COMPARE4.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decoder_4in16.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decoder_4in16.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_DECODER_4in16 " "Found entity 1: LPM_DECODER_4in16" {  } { { "LPM_DECODER_4in16.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_DECODER_4in16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_3_16sig.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_3_16sig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_3_16sig " "Found entity 1: Block_3_16sig" {  } { { "Block_3_16sig.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_3_16sig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_dop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_dop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_dop " "Found entity 1: Block_dop" {  } { { "Block_dop.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_dop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER8 " "Found entity 1: LPM_COUNTER8" {  } { { "LPM_COUNTER8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE8 " "Found entity 1: LPM_COMPARE8" {  } { { "LPM_COMPARE8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "Register_8_verilog.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/Register_8_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_3_16sig " "Elaborating entity \"Block_3_16sig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663524832728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODER_4in16 LPM_DECODER_4in16:DECODER " "Elaborating entity \"LPM_DECODER_4in16\" for hierarchy \"LPM_DECODER_4in16:DECODER\"" {  } { { "Block_3_16sig.bdf" "DECODER" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_3_16sig.bdf" { { 168 584 712 472 "DECODER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\"" {  } { { "LPM_DECODER_4in16.v" "LPM_DECODE_component" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_DECODER_4in16.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\"" {  } { { "LPM_DECODER_4in16.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_DECODER_4in16.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524832755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524832755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524832755 ""}  } { { "LPM_DECODER_4in16.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_DECODER_4in16.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663524832755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cff " "Found entity 1: decode_cff" {  } { { "db/decode_cff.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/decode_cff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cff LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\|decode_cff:auto_generated " "Elaborating entity \"decode_cff\" for hierarchy \"LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\|decode_cff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/fpga/quartus/21.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER1 LPM_COUNTER1:inst " "Elaborating entity \"LPM_COUNTER1\" for hierarchy \"LPM_COUNTER1:inst\"" {  } { { "Block_3_16sig.bdf" "inst" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_3_16sig.bdf" { { 240 400 544 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER1.v" "LPM_COUNTER_component" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524832831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524832831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524832831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524832831 ""}  } { { "LPM_COUNTER1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663524832831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jlh " "Found entity 1: cntr_jlh" {  } { { "db/cntr_jlh.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/cntr_jlh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524832875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524832875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jlh LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated " "Elaborating entity \"cntr_jlh\" for hierarchy \"LPM_COUNTER1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/fpga/quartus/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524832876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663524833022 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663524833022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663524833022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663524833022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663524833078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 21:13:53 2022 " "Processing ended: Sun Sep 18 21:13:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663524833078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663524833078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663524833078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524833078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1663524835081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663524835081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:13:54 2022 " "Processing started: Sun Sep 18 21:13:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663524835081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1663524835081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1663524835081 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1663524835164 ""}
{ "Info" "0" "" "Project  = SIFO_Lab_2" {  } {  } 0 0 "Project  = SIFO_Lab_2" 0 0 "Fitter" 0 0 1663524835164 ""}
{ "Info" "0" "" "Revision = SIFO_Lab_2" {  } {  } 0 0 "Revision = SIFO_Lab_2" 0 0 "Fitter" 0 0 1663524835164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1663524835197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1663524835197 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SIFO_Lab_2 EPM2210F324I5 " "Selected device EPM2210F324I5 for design \"SIFO_Lab_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1663524835199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663524835233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663524835233 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1663524835265 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1663524835267 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F324C5 " "Device EPM2210F324C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663524835333 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F324A5 " "Device EPM2210F324A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663524835333 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1663524835333 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1663524835361 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663524835381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 CLK port " "Ignored filter at SDC1.sdc(1): CLK could not be matched with a port" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1663524835382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at SDC1.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 -waveform \{0 10\} \[get_ports CLK\] " "create_clock -period 20 -waveform \{0 10\} \[get_ports CLK\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524835382 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1663524835382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 2 D0\|clk pin " "Ignored filter at SDC1.sdc(2): D0\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 2 D0\|q pin " "Ignored filter at SDC1.sdc(2): D0\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 2 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div2 -source \[get_pins D0\|clk\] -divide_by 2 \[get_pins D0\|q\] " "create_generated_clock -name CLK_div2 -source \[get_pins D0\|clk\] -divide_by 2 \[get_pins D0\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524835383 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 2 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(2): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 3 D1\|clk pin " "Ignored filter at SDC1.sdc(3): D1\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 3 D1\|q pin " "Ignored filter at SDC1.sdc(3): D1\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div4 -source \[get_pins D1\|clk\] -divide_by 2 \[get_pins D1\|q\] " "create_generated_clock -name CLK_div4 -source \[get_pins D1\|clk\] -divide_by 2 \[get_pins D1\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524835383 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(3): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1663524835383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 D2\|clk pin " "Ignored filter at SDC1.sdc(4): D2\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1663524835384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 D2\|q pin " "Ignored filter at SDC1.sdc(4): D2\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1663524835384 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div8 -source \[get_pins D2\|clk\] -divide_by 2 \[get_pins D2\|q\] " "create_generated_clock -name CLK_div8 -source \[get_pins D2\|clk\] -divide_by 2 \[get_pins D2\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524835384 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1663524835384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1663524835384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1663524835386 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1663524835387 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1663524835387 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663524835387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663524835387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        CLK_D " "   1.000        CLK_D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663524835387 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1663524835387 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663524835388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663524835388 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1663524835398 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK_D Global clock in PIN J6 " "Automatically promoted some destinations of signal \"CLK_D\" to use Global clock in PIN J6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\|decode_cff:auto_generated\|w_anode101w\[1\] " "Destination \"LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\|decode_cff:auto_generated\|w_anode101w\[1\]\" may be non-global or may not use global clock" {  } { { "db/decode_cff.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/decode_cff.tdf" 34 13 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1663524835399 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\|decode_cff:auto_generated\|w_anode3w\[1\] " "Destination \"LPM_DECODER_4in16:DECODER\|lpm_decode:LPM_DECODE_component\|decode_cff:auto_generated\|w_anode3w\[1\]\" may be non-global or may not use global clock" {  } { { "db/decode_cff.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/decode_cff.tdf" 46 11 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1663524835399 ""}  } { { "Block_3_16sig.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_3_16sig.bdf" { { 320 176 344 336 "CLK_D" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1663524835399 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1663524835400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1663524835400 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1663524835411 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1663524835422 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1663524835422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1663524835422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1663524835422 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1663524835423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1663524835423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1663524835423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 67 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663524835423 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663524835423 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663524835423 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 66 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1663524835423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1663524835423 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1663524835423 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663524835432 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1663524835434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1663524835565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663524835604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1663524835606 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1663524835994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663524835994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1663524836014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } { { "loc" "" { Generic "D:/FPGA/Projects/SIFO_Lab_2.1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} { { 12 { 0 ""} 11 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1663524836113 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1663524836113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1663524836166 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1663524836166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663524836167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1663524836173 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663524836183 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1663524836218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Projects/SIFO_Lab_2.1/output_files/SIFO_Lab_2.fit.smsg " "Generated suppressed messages file D:/FPGA/Projects/SIFO_Lab_2.1/output_files/SIFO_Lab_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1663524836246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5907 " "Peak virtual memory: 5907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663524836262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 21:13:56 2022 " "Processing ended: Sun Sep 18 21:13:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663524836262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663524836262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663524836262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663524836262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1663524837212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663524837213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:13:57 2022 " "Processing started: Sun Sep 18 21:13:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663524837213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1663524837213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1663524837213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1663524837408 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1663524837454 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1663524837458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663524837570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 21:13:57 2022 " "Processing ended: Sun Sep 18 21:13:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663524837570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663524837570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663524837570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1663524837570 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1663524838192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1663524838691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663524838692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:13:58 2022 " "Processing started: Sun Sep 18 21:13:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663524838692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1663524838692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_sta SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1663524838692 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1663524838779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1663524838867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1663524838867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663524838900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663524838901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1663524838950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1663524838983 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1663524839004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 CLK port " "Ignored filter at SDC1.sdc(1): CLK could not be matched with a port" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at SDC1.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 -waveform \{0 10\} \[get_ports CLK\] " "create_clock -period 20 -waveform \{0 10\} \[get_ports CLK\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524839005 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 2 D0\|clk pin " "Ignored filter at SDC1.sdc(2): D0\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 2 D0\|q pin " "Ignored filter at SDC1.sdc(2): D0\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839005 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 2 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div2 -source \[get_pins D0\|clk\] -divide_by 2 \[get_pins D0\|q\] " "create_generated_clock -name CLK_div2 -source \[get_pins D0\|clk\] -divide_by 2 \[get_pins D0\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524839005 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 2 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(2): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 3 D1\|clk pin " "Ignored filter at SDC1.sdc(3): D1\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 3 D1\|q pin " "Ignored filter at SDC1.sdc(3): D1\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div4 -source \[get_pins D1\|clk\] -divide_by 2 \[get_pins D1\|q\] " "create_generated_clock -name CLK_div4 -source \[get_pins D1\|clk\] -divide_by 2 \[get_pins D1\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524839006 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(3): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 D2\|clk pin " "Ignored filter at SDC1.sdc(4): D2\|clk could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 D2\|q pin " "Ignored filter at SDC1.sdc(4): D2\|q could not be matched with a pin" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name CLK_div8 -source \[get_pins D2\|clk\] -divide_by 2 \[get_pins D2\|q\] " "create_generated_clock -name CLK_div8 -source \[get_pins D2\|clk\] -divide_by 2 \[get_pins D2\|q\]" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1663524839006 ""}  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument -source is an empty collection" {  } { { "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1663524839006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1663524839008 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_D CLK_D " "create_clock -period 1.000 -name CLK_D CLK_D" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1663524839008 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663524839008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1663524839009 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1663524839016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663524839016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.754 " "Worst-case setup slack is -2.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.754              -9.554 CLK_D  " "   -2.754              -9.554 CLK_D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663524839017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.639 " "Worst-case hold slack is 1.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 CLK_D  " "    1.639               0.000 CLK_D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663524839019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663524839021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663524839022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK_D  " "   -2.289              -2.289 CLK_D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663524839024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663524839024 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1663524839028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663524839033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663524839033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663524839050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 21:13:59 2022 " "Processing ended: Sun Sep 18 21:13:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663524839050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663524839050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663524839050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1663524839050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1663524839992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663524839992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:13:59 2022 " "Processing started: Sun Sep 18 21:13:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663524839992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1663524839992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1663524839993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1663524840276 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SIFO_Lab_2.vo D:/FPGA/Projects/SIFO_Lab_2.1/simulation/modelsim/ simulation " "Generated file SIFO_Lab_2.vo in folder \"D:/FPGA/Projects/SIFO_Lab_2.1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1663524840310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663524840323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 21:14:00 2022 " "Processing ended: Sun Sep 18 21:14:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663524840323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663524840323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663524840323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1663524840323 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1663524840930 ""}
