Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Final_Data_Path.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Final_Data_Path.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Final_Data_Path"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Final_Data_Path
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Decoder3b8.vf" in library work
Compiling verilog file "add1b.vf" in library work
Module <Decoder3b8> compiled
Compiling verilog file "Or16b2.vf" in library work
Module <add1b> compiled
Compiling verilog file "Interrupt_Register.vf" in library work
Module <Or16b2> compiled
Module <Decoder3b8_MUSER_Interrupt_Register> compiled
Compiling verilog file "buf16b.vf" in library work
Module <Interrupt_Register> compiled
Compiling verilog file "alu1b.vf" in library work
Module <buf16b> compiled
Module <M2_1_MXILINX_alu1b> compiled
Module <M2_1E_MXILINX_alu1b> compiled
Module <M4_1E_MXILINX_alu1b> compiled
Module <add1b_MUSER_alu1b> compiled
Compiling verilog file "xor4b2.vf" in library work
Module <alu1b> compiled
Compiling verilog file "STATE_CONTROL_UNIT_2.v" in library work
Module <xor4b2> compiled
Compiling verilog file "Old_and_New_Interrupt.vf" in library work
Module <STATE_CONTROL_UNIT_2> compiled
Module <Or16b2_MUSER_Old_and_New_Interrupt> compiled
Module <Decoder3b8_MUSER_Old_and_New_Interrupt> compiled
Module <Interrupt_Register_MUSER_Old_and_New_Interrupt> compiled
Compiling verilog file "mux4b2.vf" in library work
Module <Old_and_New_Interrupt> compiled
Module <M2_1_MXILINX_mux4b2> compiled
Compiling verilog file "mux3b1.vf" in library work
Module <mux4b2> compiled
Compiling verilog file "mux16b16.vf" in library work
Module <mux3b1> compiled
Module <M2_1_MXILINX_mux16b16> compiled
Module <M2_1E_MXILINX_mux16b16> compiled
Module <M16_1E_MXILINX_mux16b16> compiled
Compiling verilog file "Memory_Data_Register.vf" in library work
Module <mux16b16> compiled
Module <FD16CE_MXILINX_Memory_Data_Register> compiled
Compiling verilog file "Instruction_Register.vf" in library work
Module <Memory_Data_Register> compiled
Module <FD16CE_MXILINX_Instruction_Register> compiled
Compiling verilog file "extend8b16.vf" in library work
Module <Instruction_Register> compiled
Module <buf16b_MUSER_extend8b16> compiled
Compiling verilog file "decode4b16.vf" in library work
Module <extend8b16> compiled
Compiling verilog file "claAdder4b.vf" in library work
Module <decode4b16> compiled
Module <M2_1_MXILINX_claAdder4b> compiled
Module <INV4_MXILINX_claAdder4b> compiled
Module <M2_1E_MXILINX_claAdder4b> compiled
Module <M4_1E_MXILINX_claAdder4b> compiled
Module <add1b_MUSER_claAdder4b> compiled
Module <alu1b_MUSER_claAdder4b> compiled
Compiling verilog file "signext8b16.vf" in library work
Module <claAdder4b> compiled
Module <buf16b_MUSER_signext8b16> compiled
Compiling verilog file "signext4b16.vf" in library work
Module <signext8b16> compiled
Module <buf16b_MUSER_signext4b16> compiled
Compiling verilog file "regFile16b16.vf" in library work
Module <signext4b16> compiled
Module <M2_1_MXILINX_regFile16b16> compiled
Module <M2_1E_MXILINX_regFile16b16> compiled
Module <M16_1E_MXILINX_regFile16b16> compiled
Module <mux16b16_MUSER_regFile16b16> compiled
Module <FD16CE_MXILINX_regFile16b16> compiled
Module <decode4b16_MUSER_regFile16b16> compiled
Compiling verilog file "reg16b.vf" in library work
Module <regFile16b16> compiled
Module <FD16CE_MXILINX_reg16b> compiled
Module <Memory_Data_Register_MUSER_reg16b> compiled
Compiling verilog file "PC_Register.vf" in library work
Module <reg16b> compiled
Module <FD16CE_MXILINX_PC_Register> compiled
Compiling verilog file "mux4b4.vf" in library work
Module <PC_Register> compiled
Module <M2_1E_MXILINX_mux4b4> compiled
Module <M4_1E_MXILINX_mux4b4> compiled
Compiling verilog file "mux4b16.vf" in library work
Module <mux4b4> compiled
Module <M2_1E_MXILINX_mux4b16> compiled
Module <M4_1E_MXILINX_mux4b16> compiled
Compiling verilog file "mux3b16.vf" in library work
Module <mux4b16> compiled
Module <mux3b1_MUSER_mux3b16> compiled
Compiling verilog file "mux2b16.vf" in library work
Module <mux3b16> compiled
Module <M2_1_MXILINX_mux2b16> compiled
Compiling verilog file "MemoryMapDecoder.vf" in library work
Module <mux2b16> compiled
Module <M2_1_MXILINX_MemoryMapDecoder> compiled
Module <M2_1E_MXILINX_MemoryMapDecoder> compiled
Module <M16_1E_MXILINX_MemoryMapDecoder> compiled
Module <mux16b16_MUSER_MemoryMapDecoder> compiled
Compiling verilog file "loadupper8b.vf" in library work
Module <MemoryMapDecoder> compiled
Module <buf16b_MUSER_loadupper8b> compiled
Compiling verilog file "ipcore_dir/memory.v" in library work
Module <loadupper8b> compiled
Compiling verilog file "interrupt_control.vf" in library work
Module <memory> compiled
Module <buf16b_MUSER_interrupt_control> compiled
Module <extend8b16_MUSER_interrupt_control> compiled
Module <OR8_MXILINX_interrupt_control> compiled
Module <xor4b2_MUSER_interrupt_control> compiled
Module <M2_1_MXILINX_interrupt_control> compiled
Module <mux4b2_MUSER_interrupt_control> compiled
Module <Or16b2_MUSER_interrupt_control> compiled
Module <Decoder3b8_MUSER_interrupt_control> compiled
Module <Interrupt_Register_MUSER_interrupt_control> compiled
Module <Old_and_New_Interrupt_MUSER_interrupt_control> compiled
Compiling verilog file "EPC.vf" in library work
Module <interrupt_control> compiled
Module <FD16CE_MXILINX_EPC> compiled
Module <Instruction_Register_MUSER_EPC> compiled
Compiling verilog file "claAdde16b.vf" in library work
Module <EPC> compiled
Module <M2_1_MXILINX_claAdde16b> compiled
Module <INV4_MXILINX_claAdde16b> compiled
Module <M2_1E_MXILINX_claAdde16b> compiled
Module <M4_1E_MXILINX_claAdde16b> compiled
Module <add1b_MUSER_claAdde16b> compiled
Module <alu1b_MUSER_claAdde16b> compiled
Module <claAdder4b_MUSER_claAdde16b> compiled
Compiling verilog file "Final_Data_Path.vf" in library work
Module <claAdde16b> compiled
Module <AND8_MXILINX_Final_Data_Path> compiled
Module <FD16CE_MXILINX_Final_Data_Path> compiled
Module <M2_1E_MXILINX_Final_Data_Path> compiled
Module <M4_1E_MXILINX_Final_Data_Path> compiled
Module <mux4b16_MUSER_Final_Data_Path> compiled
Module <M2_1_MXILINX_Final_Data_Path> compiled
Module <INV4_MXILINX_Final_Data_Path> compiled
Module <add1b_MUSER_Final_Data_Path> compiled
Module <alu1b_MUSER_Final_Data_Path> compiled
Module <claAdder4b_MUSER_Final_Data_Path> compiled
Module <claAdde16b_MUSER_Final_Data_Path> compiled
Module <buf16b_MUSER_Final_Data_Path> compiled
Module <extend8b16_MUSER_Final_Data_Path> compiled
Module <OR8_MXILINX_Final_Data_Path> compiled
Module <xor4b2_MUSER_Final_Data_Path> compiled
Module <mux4b2_MUSER_Final_Data_Path> compiled
Module <Or16b2_MUSER_Final_Data_Path> compiled
Module <Decoder3b8_MUSER_Final_Data_Path> compiled
Module <Interrupt_Register_MUSER_Final_Data_Path> compiled
Module <Old_and_New_Interrupt_MUSER_Final_Data_Path> compiled
Module <interrupt_control_MUSER_Final_Data_Path> compiled
Module <mux2b16_MUSER_Final_Data_Path> compiled
Module <M16_1E_MXILINX_Final_Data_Path> compiled
Module <mux16b16_MUSER_Final_Data_Path> compiled
Module <Instruction_Register_MUSER_Final_Data_Path> compiled
Module <EPC_MUSER_Final_Data_Path> compiled
Module <Memory_Data_Register_MUSER_Final_Data_Path> compiled
Module <reg16b_MUSER_Final_Data_Path> compiled
Module <mux3b1_MUSER_Final_Data_Path> compiled
Module <mux3b16_MUSER_Final_Data_Path> compiled
Module <MemoryMapDecoder_MUSER_Final_Data_Path> compiled
Module <PC_Register_MUSER_Final_Data_Path> compiled
Module <loadupper8b_MUSER_Final_Data_Path> compiled
Module <signext4b16_MUSER_Final_Data_Path> compiled
Module <signext8b16_MUSER_Final_Data_Path> compiled
Module <decode4b16_MUSER_Final_Data_Path> compiled
Module <regFile16b16_MUSER_Final_Data_Path> compiled
Module <mux4b4_MUSER_Final_Data_Path> compiled
Module <Final_Data_Path> compiled
No errors in compilation
Analysis of file <"Final_Data_Path.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Final_Data_Path> in library <work>.

Analyzing hierarchy for module <PC_Register_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <Instruction_Register_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <regFile16b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <mux4b4_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <mux3b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <reg16b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <mux2b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <mux4b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <signext8b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <signext4b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <loadupper8b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <MemoryMapDecoder_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <EPC_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <mux16b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <interrupt_control_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <claAdde16b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <AND8_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <decode4b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <mux3b1_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <Memory_Data_Register_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <buf16b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <Instruction_Register_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <STATE_CONTROL_UNIT_2> in library <work> with parameters.
	A_3 = "00000000000000000000000000000010"
	A_4 = "00000000000000000000000000001011"
	Beq_3 = "00000000000000000000000000000101"
	Blank = "00000000000000000000000000010101"
	Bne_3 = "00000000000000000000000000000110"
	C_3 = "00000000000000000000000000000011"
	C_4 = "00000000000000000000000000001100"
	Clear = "00000000000000000000000000010010"
	Decode = "00000000000000000000000000000001"
	Display = "00000000000000000000000000010100"
	Fetch = "00000000000000000000000000000000"
	JR_3 = "00000000000000000000000000001000"
	Jal_3 = "00000000000000000000000000001001"
	Jal_4 = "00000000000000000000000000001111"
	Jump_3 = "00000000000000000000000000000111"
	LW_4 = "00000000000000000000000000001101"
	LW_5 = "00000000000000000000000000010000"
	LW_SW_3 = "00000000000000000000000000000100"
	Lui_3 = "00000000000000000000000000001010"
	Mv = "00000000000000000000000000010001"
	Read = "00000000000000000000000000010011"
	SW_4 = "00000000000000000000000000001110"

Analyzing hierarchy for module <Old_and_New_Interrupt_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <xor4b2_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <mux4b2_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <extend8b16_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <claAdder4b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <Interrupt_Register_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <Or16b2_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <buf16b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <alu1b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <INV4_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <Decoder3b8_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <add1b_MUSER_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M4_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Final_Data_Path> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_Final_Data_Path> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Final_Data_Path>.
WARNING:Xst:2211 - "ipcore_dir/memory.v" line 3056: Instantiating black box module <memory>.
Module <Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_219_93" for instance <XLXI_219> in unit <Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_220_94" for instance <XLXI_220> in unit <Final_Data_Path>.
Analyzing module <PC_Register_MUSER_Final_Data_Path> in library <work>.
Module <PC_Register_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_73" for instance <XLXI_1> in unit <PC_Register_MUSER_Final_Data_Path>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.2> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.2>.
Analyzing module <Instruction_Register_MUSER_Final_Data_Path> in library <work>.
Module <Instruction_Register_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_2_71" for instance <XLXI_2> in unit <Instruction_Register_MUSER_Final_Data_Path>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.3> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.3>.
Analyzing module <regFile16b16_MUSER_Final_Data_Path> in library <work>.
Module <regFile16b16_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_10_82" for instance <XLXI_10> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_11_83" for instance <XLXI_11> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_12_84" for instance <XLXI_12> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_13_85" for instance <XLXI_13> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_14_86" for instance <XLXI_14> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_15_87" for instance <XLXI_15> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_16_88" for instance <XLXI_16> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_2_74" for instance <XLXI_2> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_3_75" for instance <XLXI_3> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_4_76" for instance <XLXI_4> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_5_77" for instance <XLXI_5> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_6_78" for instance <XLXI_6> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_7_79" for instance <XLXI_7> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_8_80" for instance <XLXI_8> in unit <regFile16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_9_81" for instance <XLXI_9> in unit <regFile16b16_MUSER_Final_Data_Path>.
Analyzing module <decode4b16_MUSER_Final_Data_Path> in library <work>.
Module <decode4b16_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <FD16CE_MXILINX_Final_Data_Path.4> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.4>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.5> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.5>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.6> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.6>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.7> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.7>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.8> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.8> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.8>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.9> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.9> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.9>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.10> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.10> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.10>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.11> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.11> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.11>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.12> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.12> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.12>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.13> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.13> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.13>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.14> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.14> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.14>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.15> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.15> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.15>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.16> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.16> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.16>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.17> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.17> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.17>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.18> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.18> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.18>.
Analyzing module <mux4b4_MUSER_Final_Data_Path> in library <work>.
Module <mux4b4_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_89" for instance <XLXI_1> in unit <mux4b4_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_5_90" for instance <XLXI_5> in unit <mux4b4_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_7_91" for instance <XLXI_7> in unit <mux4b4_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_9_92" for instance <XLXI_9> in unit <mux4b4_MUSER_Final_Data_Path>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.1> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.1>.
Analyzing module <M2_1E_MXILINX_Final_Data_Path.1> in library <work>.
Module <M2_1E_MXILINX_Final_Data_Path.1> is correct for synthesis.
 
Analyzing module <M2_1E_MXILINX_Final_Data_Path.2> in library <work>.
Module <M2_1E_MXILINX_Final_Data_Path.2> is correct for synthesis.
 
Analyzing module <M4_1E_MXILINX_Final_Data_Path.2> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.2> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.2>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.3> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.3>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.4> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.4> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.4>.
Analyzing module <mux3b16_MUSER_Final_Data_Path> in library <work>.
Module <mux3b16_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <mux3b1_MUSER_Final_Data_Path> in library <work>.
Module <mux3b1_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <reg16b_MUSER_Final_Data_Path> in library <work>.
Module <reg16b_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <Memory_Data_Register_MUSER_Final_Data_Path> in library <work>.
Module <Memory_Data_Register_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_72" for instance <XLXI_1> in unit <Memory_Data_Register_MUSER_Final_Data_Path>.
Analyzing module <FD16CE_MXILINX_Final_Data_Path.19> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.19> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.19>.
Analyzing module <mux2b16_MUSER_Final_Data_Path> in library <work>.
Module <mux2b16_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_31" for instance <XLXI_1> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_10_30" for instance <XLXI_10> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_11_43" for instance <XLXI_11> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_13_44" for instance <XLXI_13> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_14_42" for instance <XLXI_14> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_15_41" for instance <XLXI_15> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_16_40" for instance <XLXI_16> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_17_45" for instance <XLXI_17> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_2_32" for instance <XLXI_2> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_3_33" for instance <XLXI_3> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_4_34" for instance <XLXI_4> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_5_35" for instance <XLXI_5> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_6_36" for instance <XLXI_6> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_7_37" for instance <XLXI_7> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_8_38" for instance <XLXI_8> in unit <mux2b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_9_39" for instance <XLXI_9> in unit <mux2b16_MUSER_Final_Data_Path>.
Analyzing module <M2_1_MXILINX_Final_Data_Path.1> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.1> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.2> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.2> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.3> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.3> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.4> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.4> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.5> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.5> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.6> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.6> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.7> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.7> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.8> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.8> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.9> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.9> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.10> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.10> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.11> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.11> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.12> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.12> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.13> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.13> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.14> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.14> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.15> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.15> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.16> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.16> is correct for synthesis.
 
Analyzing module <mux4b16_MUSER_Final_Data_Path> in library <work>.
Module <mux4b16_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_2" for instance <XLXI_1> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_20_6" for instance <XLXI_20> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_21_7" for instance <XLXI_21> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_22_8" for instance <XLXI_22> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_23_9" for instance <XLXI_23> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_28_10" for instance <XLXI_28> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_29_11" for instance <XLXI_29> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_30_12" for instance <XLXI_30> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_31_13" for instance <XLXI_31> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_32_14" for instance <XLXI_32> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_33_15" for instance <XLXI_33> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_34_16" for instance <XLXI_34> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_35_17" for instance <XLXI_35> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <XLXI_5> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <XLXI_6> in unit <mux4b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <XLXI_7> in unit <mux4b16_MUSER_Final_Data_Path>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.5> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.5> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.5>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.6> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.6> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.6>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.7> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.7> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.7>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.8> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.8> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.8>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.9> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.9> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.9>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.10> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.10> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.10>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.11> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.11> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.11>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.12> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.12> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.12>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.13> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.13> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.13>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.14> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.14> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.14>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.15> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.15> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.15>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.16> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.16> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.16>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.17> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.17> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.17>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.17>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.18> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.18> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.18>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.18>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.19> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.19> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.19>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.19>.
Analyzing module <M4_1E_MXILINX_Final_Data_Path.20> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.20> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.20>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.20>.
Analyzing module <signext8b16_MUSER_Final_Data_Path> in library <work>.
Module <signext8b16_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <buf16b_MUSER_Final_Data_Path> in library <work>.
Module <buf16b_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <signext4b16_MUSER_Final_Data_Path> in library <work>.
Module <signext4b16_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <loadupper8b_MUSER_Final_Data_Path> in library <work>.
Module <loadupper8b_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <MemoryMapDecoder_MUSER_Final_Data_Path> in library <work>.
Module <MemoryMapDecoder_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <EPC_MUSER_Final_Data_Path> in library <work>.
Module <EPC_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <mux16b16_MUSER_Final_Data_Path> in library <work>.
Module <mux16b16_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_17_55" for instance <XLXI_17> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_21_56" for instance <XLXI_21> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_44_57" for instance <XLXI_44> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_45_58" for instance <XLXI_45> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_46_62" for instance <XLXI_46> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_47_61" for instance <XLXI_47> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_48_60" for instance <XLXI_48> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_49_59" for instance <XLXI_49> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_54_63" for instance <XLXI_54> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_55_64" for instance <XLXI_55> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_56_65" for instance <XLXI_56> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_57_66" for instance <XLXI_57> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_58_67" for instance <XLXI_58> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_59_68" for instance <XLXI_59> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_60_69" for instance <XLXI_60> in unit <mux16b16_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_61_70" for instance <XLXI_61> in unit <mux16b16_MUSER_Final_Data_Path>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.1> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.1>.
Analyzing module <M2_1_MXILINX_Final_Data_Path.17> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.17> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.18> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.18> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.19> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.19> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.20> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.20> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.21> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.21> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.22> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.22> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.23> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.23> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.24> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.24> is correct for synthesis.
 
Analyzing module <M2_1E_MXILINX_Final_Data_Path.3> in library <work>.
Module <M2_1E_MXILINX_Final_Data_Path.3> is correct for synthesis.
 
Analyzing module <M16_1E_MXILINX_Final_Data_Path.2> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.2> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.2>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.3> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.3>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.4> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.4> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.4>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.5> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.5> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.5>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.6> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.6> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.6>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.7> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.7> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.7>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.8> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.8> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.8>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.9> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.9> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.9>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.10> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.10> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.10>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.11> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.11> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.11>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.12> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.12> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.12>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.13> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.13> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.13>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.14> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.14> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.14>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.15> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.15> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.15>.
Analyzing module <M16_1E_MXILINX_Final_Data_Path.16> in library <work>.
Module <M16_1E_MXILINX_Final_Data_Path.16> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_54" for instance <I_M01> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_M23_53" for instance <I_M23> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_M45_52" for instance <I_M45> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_M67_51" for instance <I_M67> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_M89_50" for instance <I_M89> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_MAB_49" for instance <I_MAB> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_MCD_48" for instance <I_MCD> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_MEF_47" for instance <I_MEF> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
    Set user-defined property "HU_SET =  I_O_46" for instance <I_O> in unit <M16_1E_MXILINX_Final_Data_Path.16>.
Analyzing module <interrupt_control_MUSER_Final_Data_Path> in library <work>.
Module <interrupt_control_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_11_29" for instance <XLXI_11> in unit <interrupt_control_MUSER_Final_Data_Path>.
Analyzing module <STATE_CONTROL_UNIT_2> in library <work>.
	A_3 = 32'sb00000000000000000000000000000010
	A_4 = 32'sb00000000000000000000000000001011
	Beq_3 = 32'sb00000000000000000000000000000101
	Blank = 32'sb00000000000000000000000000010101
	Bne_3 = 32'sb00000000000000000000000000000110
	C_3 = 32'sb00000000000000000000000000000011
	C_4 = 32'sb00000000000000000000000000001100
	Clear = 32'sb00000000000000000000000000010010
	Decode = 32'sb00000000000000000000000000000001
	Display = 32'sb00000000000000000000000000010100
	Fetch = 32'sb00000000000000000000000000000000
	JR_3 = 32'sb00000000000000000000000000001000
	Jal_3 = 32'sb00000000000000000000000000001001
	Jal_4 = 32'sb00000000000000000000000000001111
	Jump_3 = 32'sb00000000000000000000000000000111
	LW_4 = 32'sb00000000000000000000000000001101
	LW_5 = 32'sb00000000000000000000000000010000
	LW_SW_3 = 32'sb00000000000000000000000000000100
	Lui_3 = 32'sb00000000000000000000000000001010
	Mv = 32'sb00000000000000000000000000010001
	Read = 32'sb00000000000000000000000000010011
	SW_4 = 32'sb00000000000000000000000000001110
"STATE_CONTROL_UNIT_2.v" line 125: $display : Fetch
"STATE_CONTROL_UNIT_2.v" line 168: $display : Decode
"STATE_CONTROL_UNIT_2.v" line 191: $display : Mv
"STATE_CONTROL_UNIT_2.v" line 214: $display : Clear
"STATE_CONTROL_UNIT_2.v" line 237: $display : Display
"STATE_CONTROL_UNIT_2.v" line 260: $display : Read
"STATE_CONTROL_UNIT_2.v" line 284: $display : A Type Cycle 3
"STATE_CONTROL_UNIT_2.v" line 329: $display : C Type Cycle 3
"STATE_CONTROL_UNIT_2.v" line 366: $display : Lw/Sw Cycle 3
"STATE_CONTROL_UNIT_2.v" line 390: $display : Branch Equal Cycle 3
"STATE_CONTROL_UNIT_2.v" line 413: $display : Branch Not Equal Cycle 3
"STATE_CONTROL_UNIT_2.v" line 436: $display : Jump Cycle 3
"STATE_CONTROL_UNIT_2.v" line 459: $display : Jump Register Cycle 3
"STATE_CONTROL_UNIT_2.v" line 482: $display : Jump And Link Cycle 3
"STATE_CONTROL_UNIT_2.v" line 505: $display : Load Upper Immidiate Cycle 3
"STATE_CONTROL_UNIT_2.v" line 528: $display : A Type Cycle 4
"STATE_CONTROL_UNIT_2.v" line 551: $display : C Type Cycle 4
"STATE_CONTROL_UNIT_2.v" line 574: $display : LW Cycle 4
"STATE_CONTROL_UNIT_2.v" line 597: $display : SW Cycle 4
"STATE_CONTROL_UNIT_2.v" line 620: $display : Jump and Link Cycle 4
"STATE_CONTROL_UNIT_2.v" line 643: $display : LW Cycle 5
"STATE_CONTROL_UNIT_2.v" line 665: $display : Blank Cycle 5
"STATE_CONTROL_UNIT_2.v" line 687: $display : not implemented
WARNING:Xst:905 - "STATE_CONTROL_UNIT_2.v" line 120: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <InterruptIn>, <InterruptHandler>, <Opcode>
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 696: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 696: $display : The current state is %d
"STATE_CONTROL_UNIT_2.v" line 703: $display : In Fetch, the next_state is 1
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 708: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 708: $display : The opcode is %d
"STATE_CONTROL_UNIT_2.v" line 713: $display : The next state is A_3
"STATE_CONTROL_UNIT_2.v" line 718: $display : The next state is A_3
"STATE_CONTROL_UNIT_2.v" line 723: $display : The next state is A_3
"STATE_CONTROL_UNIT_2.v" line 728: $display : The next state is A_3
"STATE_CONTROL_UNIT_2.v" line 732: $display : The next state is C_3
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 739: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 739: $display : Mv Functioncode = %b
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 744: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 744: $display : Clear Functioncode = %b
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 749: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 749: $display : Read Functioncode = %b
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 754: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 754: $display : Display Functioncode = %b
"STATE_CONTROL_UNIT_2.v" line 762: $display : The next state is C_3
"STATE_CONTROL_UNIT_2.v" line 767: $display : The next state is A_3
"STATE_CONTROL_UNIT_2.v" line 772: $display : The next state is LW_SW_3
"STATE_CONTROL_UNIT_2.v" line 776: $display : The next state is LW_SW_3
"STATE_CONTROL_UNIT_2.v" line 781: $display : The next state is Lui_3
"STATE_CONTROL_UNIT_2.v" line 786: $display : The next state is Beq_3
"STATE_CONTROL_UNIT_2.v" line 791: $display : The next state is Bne_3
"STATE_CONTROL_UNIT_2.v" line 796: $display : The next state is Jal_3
"STATE_CONTROL_UNIT_2.v" line 800: $display : The next state is Jump_3
"STATE_CONTROL_UNIT_2.v" line 805: $display : The next state is JR_3
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 810: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 810: $display :  Wrong Opcode %d 
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 815: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 815: $display : In Decode, the next_state is %d
"STATE_CONTROL_UNIT_2.v" line 821: $display : In A_3, the next_state is 11
"STATE_CONTROL_UNIT_2.v" line 826: $display : In A_3, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 831: $display : In A_3, the next_state is 21
"STATE_CONTROL_UNIT_2.v" line 836: $display : In A_3, the next_state is 21
"STATE_CONTROL_UNIT_2.v" line 841: $display : In A_3, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 847: $display : In C_4, the next_state is 12
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 852: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 852: $display : The opcode is %d
"STATE_CONTROL_UNIT_2.v" line 857: $display : The next state is LW_4
"STATE_CONTROL_UNIT_2.v" line 862: $display : The next state is SW_4
"STATE_CONTROL_UNIT_2.v" line 871: $display : In Beq_3, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 877: $display : In Bne_3, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 883: $display : In Jump_3, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 889: $display : In JR_3, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 895: $display : In Jal_3, the next_state is 15
"STATE_CONTROL_UNIT_2.v" line 902: $display : In Lui_3, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 908: $display : In A_4, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 914: $display : In C_4, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 920: $display : In LW_4, the next_state is 16
"STATE_CONTROL_UNIT_2.v" line 926: $display : In SW_4, the next_state is 21
"STATE_CONTROL_UNIT_2.v" line 932: $display : In Jal_4, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 939: $display : In LW_5, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 945: $display : In Blank, the next_state is 0
"STATE_CONTROL_UNIT_2.v" line 950: $display :  Not implemented!
WARNING:Xst:2323 - "STATE_CONTROL_UNIT_2.v" line 956: Parameter 2 is not constant in call of system task $display.
"STATE_CONTROL_UNIT_2.v" line 956: $display : After the tests, the next_state is %d
WARNING:Xst:905 - "STATE_CONTROL_UNIT_2.v" line 694: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Functioncode>
Module <STATE_CONTROL_UNIT_2> is correct for synthesis.
 
Analyzing module <Old_and_New_Interrupt_MUSER_Final_Data_Path> in library <work>.
Module <Old_and_New_Interrupt_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <Interrupt_Register_MUSER_Final_Data_Path> in library <work>.
Module <Interrupt_Register_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Set user-defined property "INIT =  0" for instance <XLXI_18> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Set user-defined property "INIT =  0" for instance <XLXI_22> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Set user-defined property "INIT =  0" for instance <XLXI_23> in unit <Interrupt_Register_MUSER_Final_Data_Path>.
Analyzing module <Decoder3b8_MUSER_Final_Data_Path> in library <work>.
Module <Decoder3b8_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <Or16b2_MUSER_Final_Data_Path> in library <work>.
Module <Or16b2_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <xor4b2_MUSER_Final_Data_Path> in library <work>.
Module <xor4b2_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <OR8_MXILINX_Final_Data_Path> in library <work>.
Module <OR8_MXILINX_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_Final_Data_Path>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_Final_Data_Path>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_Final_Data_Path>.
Analyzing module <mux4b2_MUSER_Final_Data_Path> in library <work>.
Module <mux4b2_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_25" for instance <XLXI_1> in unit <mux4b2_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_2_26" for instance <XLXI_2> in unit <mux4b2_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_3_27" for instance <XLXI_3> in unit <mux4b2_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_4_28" for instance <XLXI_4> in unit <mux4b2_MUSER_Final_Data_Path>.
Analyzing module <M2_1_MXILINX_Final_Data_Path.25> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.25> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.26> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.26> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.27> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.27> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.28> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.28> is correct for synthesis.
 
Analyzing module <extend8b16_MUSER_Final_Data_Path> in library <work>.
Module <extend8b16_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <claAdde16b_MUSER_Final_Data_Path> in library <work>.
Module <claAdde16b_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <claAdder4b_MUSER_Final_Data_Path> in library <work>.
Module <claAdder4b_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_87_20" for instance <XLXI_87> in unit <claAdder4b_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_92_21" for instance <XLXI_92> in unit <claAdder4b_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_93_22" for instance <XLXI_93> in unit <claAdder4b_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_94_23" for instance <XLXI_94> in unit <claAdder4b_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_95_24" for instance <XLXI_95> in unit <claAdder4b_MUSER_Final_Data_Path>.
Analyzing module <alu1b_MUSER_Final_Data_Path> in library <work>.
Module <alu1b_MUSER_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_15_19" for instance <XLXI_15> in unit <alu1b_MUSER_Final_Data_Path>.
    Set user-defined property "HU_SET =  XLXI_8_18" for instance <XLXI_8> in unit <alu1b_MUSER_Final_Data_Path>.
Analyzing module <add1b_MUSER_Final_Data_Path> in library <work>.
Module <add1b_MUSER_Final_Data_Path> is correct for synthesis.
 
Analyzing module <M4_1E_MXILINX_Final_Data_Path.21> in library <work>.
Module <M4_1E_MXILINX_Final_Data_Path.21> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_1" for instance <I_M01> in unit <M4_1E_MXILINX_Final_Data_Path.21>.
    Set user-defined property "HU_SET =  I_M23_0" for instance <I_M23> in unit <M4_1E_MXILINX_Final_Data_Path.21>.
Analyzing module <M2_1_MXILINX_Final_Data_Path.33> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.33> is correct for synthesis.
 
Analyzing module <INV4_MXILINX_Final_Data_Path> in library <work>.
Module <INV4_MXILINX_Final_Data_Path> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.29> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.29> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.30> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.30> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.31> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.31> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_Final_Data_Path.32> in library <work>.
Module <M2_1_MXILINX_Final_Data_Path.32> is correct for synthesis.
 
Analyzing module <FD16CE_MXILINX_Final_Data_Path.1> in library <work>.
Module <FD16CE_MXILINX_Final_Data_Path.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_Final_Data_Path.1>.
Analyzing module <AND8_MXILINX_Final_Data_Path> in library <work>.
Module <AND8_MXILINX_Final_Data_Path> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_Final_Data_Path>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_Final_Data_Path>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_Final_Data_Path>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <STATE_CONTROL_UNIT_2>.
    Related source file is "STATE_CONTROL_UNIT_2.v".
    Found 4x5-bit ROM for signal <old_next_state_4$mux0000> created at line 736.
WARNING:Xst:737 - Found 1-bit latch for signal <EPCWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <PCData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <ALUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <PCWriteBeq>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <PCWriteBne>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <PCWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <IorD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <IRegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <WriteAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <WriteData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SignExt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <GRegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <ALUSrcB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <MemWriteData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <LCDWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <CLR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <$old_next_state_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <current_state>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <STATE_CONTROL_UNIT_2> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_1>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_1> synthesized.


Synthesizing Unit <AND8_MXILINX_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_Final_Data_Path> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_2>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_2> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_3>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_3> synthesized.


Synthesizing Unit <decode4b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <decode4b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_4>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_4> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_5>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_5> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_6>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_6> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_7>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_7> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_8>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_8> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_9>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_9> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_10>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_10> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_11>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_11> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_12>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_12> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_13>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_13> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_14>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_14> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_15>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_15> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_16>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_16> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_17>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_17> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_18>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_18> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Final_Data_Path_1>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1E_MXILINX_Final_Data_Path_1> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Final_Data_Path_2>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1E_MXILINX_Final_Data_Path_2> synthesized.


Synthesizing Unit <mux3b1_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <mux3b1_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <FD16CE_MXILINX_Final_Data_Path_19>.
    Related source file is "Final_Data_Path.vf".
Unit <FD16CE_MXILINX_Final_Data_Path_19> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_1>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_1> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_2>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_2> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_3>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_3> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_4>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_4> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_5>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_5> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_6>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_6> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_7>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_7> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_8>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_8> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_9>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_9> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_10>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_10> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_11>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_11> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_12>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_12> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_13>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_13> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_14>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_14> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_15>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_15> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_16>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_16> synthesized.


Synthesizing Unit <buf16b_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <buf16b_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_17>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_17> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_18>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_18> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_19>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_19> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_20>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_20> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_21>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_21> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_22>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_22> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_23>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_23> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_24>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_24> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Final_Data_Path_3>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1E_MXILINX_Final_Data_Path_3> synthesized.


Synthesizing Unit <xor4b2_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <xor4b2_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <OR8_MXILINX_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_Final_Data_Path> synthesized.


Synthesizing Unit <Or16b2_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <Or16b2_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <Decoder3b8_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <Decoder3b8_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_25>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_25> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_26>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_26> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_27>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_27> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_28>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_28> synthesized.


Synthesizing Unit <INV4_MXILINX_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <INV4_MXILINX_Final_Data_Path> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_29>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_29> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_30>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_30> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_31>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_31> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_32>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_32> synthesized.


Synthesizing Unit <add1b_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <add1b_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <M2_1_MXILINX_Final_Data_Path_33>.
    Related source file is "Final_Data_Path.vf".
Unit <M2_1_MXILINX_Final_Data_Path_33> synthesized.


Synthesizing Unit <PC_Register_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
WARNING:Xst:646 - Signal <XLXN_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <G> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <PC_Register_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <Instruction_Register_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <Instruction_Register_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <mux3b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <mux3b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <mux2b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <mux2b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <signext8b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <signext8b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <signext4b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <signext4b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <loadupper8b_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <loadupper8b_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_1>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_1> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_2>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_2> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_3>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_3> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_4>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_4> synthesized.


Synthesizing Unit <Memory_Data_Register_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <Memory_Data_Register_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_5>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_5> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_6>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_6> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_7>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_7> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_8>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_8> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_9>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_9> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_10>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_10> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_11>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_11> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_12>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_12> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_13>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_13> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_14>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_14> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_15>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_15> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_16>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_16> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_17>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_17> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_18>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_18> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_19>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_19> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_20>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_20> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_1>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_1> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_2>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_2> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_3>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_3> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_4>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_4> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_5>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_5> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_6>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_6> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_7>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_7> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_8>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_8> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_9>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_9> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_10>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_10> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_11>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_11> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_12>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_12> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_13>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_13> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_14>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_14> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_15>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_15> synthesized.


Synthesizing Unit <M16_1E_MXILINX_Final_Data_Path_16>.
    Related source file is "Final_Data_Path.vf".
Unit <M16_1E_MXILINX_Final_Data_Path_16> synthesized.


Synthesizing Unit <mux4b2_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <mux4b2_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <extend8b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <extend8b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <Interrupt_Register_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <Interrupt_Register_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Final_Data_Path_21>.
    Related source file is "Final_Data_Path.vf".
Unit <M4_1E_MXILINX_Final_Data_Path_21> synthesized.


Synthesizing Unit <mux4b4_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <mux4b4_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <reg16b_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <reg16b_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <mux4b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <mux4b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <EPC_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <EPC_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <mux16b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <mux16b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <Old_and_New_Interrupt_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <Old_and_New_Interrupt_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <alu1b_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <alu1b_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <regFile16b16_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <regFile16b16_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <MemoryMapDecoder_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <MemoryMapDecoder_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <interrupt_control_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <interrupt_control_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <claAdder4b_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <claAdder4b_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <claAdde16b_MUSER_Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <claAdde16b_MUSER_Final_Data_Path> synthesized.


Synthesizing Unit <Final_Data_Path>.
    Related source file is "Final_Data_Path.vf".
Unit <Final_Data_Path> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x5-bit ROM                                           : 1
# Registers                                            : 1
 5-bit register                                        : 1
# Latches                                              : 19
 1-bit latch                                           : 11
 2-bit latch                                           : 5
 3-bit latch                                           : 2
 5-bit latch                                           : 1
# Multiplexers                                         : 1
 5-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <XLXI_4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x5-bit ROM                                           : 1
# Registers                                            : 365
 Flip-Flops                                            : 365
# Latches                                              : 19
 1-bit latch                                           : 11
 2-bit latch                                           : 5
 3-bit latch                                           : 2
 5-bit latch                                           : 1
# Multiplexers                                         : 1
 5-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Final_Data_Path> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_1> ...

Optimizing unit <AND8_MXILINX_Final_Data_Path> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_2> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_3> ...

Optimizing unit <decode4b16_MUSER_Final_Data_Path> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_4> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_5> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_6> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_7> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_8> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_9> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_10> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_11> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_12> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_13> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_14> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_15> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_16> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_17> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_18> ...

Optimizing unit <M2_1E_MXILINX_Final_Data_Path_1> ...

Optimizing unit <M2_1E_MXILINX_Final_Data_Path_2> ...

Optimizing unit <mux3b1_MUSER_Final_Data_Path> ...

Optimizing unit <FD16CE_MXILINX_Final_Data_Path_19> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_1> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_2> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_3> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_4> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_5> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_6> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_7> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_8> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_9> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_10> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_11> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_12> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_13> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_14> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_15> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_16> ...

Optimizing unit <buf16b_MUSER_Final_Data_Path> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_17> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_18> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_19> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_20> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_21> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_22> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_23> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_24> ...

Optimizing unit <M2_1E_MXILINX_Final_Data_Path_3> ...

Optimizing unit <OR8_MXILINX_Final_Data_Path> ...

Optimizing unit <Or16b2_MUSER_Final_Data_Path> ...

Optimizing unit <Decoder3b8_MUSER_Final_Data_Path> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_25> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_26> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_27> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_28> ...

Optimizing unit <INV4_MXILINX_Final_Data_Path> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_29> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_30> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_31> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_32> ...

Optimizing unit <add1b_MUSER_Final_Data_Path> ...

Optimizing unit <M2_1_MXILINX_Final_Data_Path_33> ...

Optimizing unit <STATE_CONTROL_UNIT_2> ...

Optimizing unit <mux3b16_MUSER_Final_Data_Path> ...

Optimizing unit <mux2b16_MUSER_Final_Data_Path> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_1> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_2> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_3> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_4> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_5> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_6> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_7> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_8> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_9> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_10> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_11> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_12> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_13> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_14> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_15> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_16> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_17> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_18> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_19> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_20> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_1> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_2> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_3> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_4> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_5> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_6> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_7> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_8> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_9> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_10> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_11> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_12> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_13> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_14> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_15> ...

Optimizing unit <M16_1E_MXILINX_Final_Data_Path_16> ...

Optimizing unit <Interrupt_Register_MUSER_Final_Data_Path> ...

Optimizing unit <M4_1E_MXILINX_Final_Data_Path_21> ...

Optimizing unit <mux4b16_MUSER_Final_Data_Path> ...

Optimizing unit <mux16b16_MUSER_Final_Data_Path> ...

Optimizing unit <regFile16b16_MUSER_Final_Data_Path> ...

Optimizing unit <interrupt_control_MUSER_Final_Data_Path> ...

Optimizing unit <claAdder4b_MUSER_Final_Data_Path> ...

Optimizing unit <claAdde16b_MUSER_Final_Data_Path> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Final_Data_Path, actual ratio is 12.
Latch XLXI_202/XLXI_3/GRegWrite has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_202/XLXI_3/current_state_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_202/XLXI_3/current_state_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_202/XLXI_3/current_state_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_202/XLXI_3/current_state_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_202/XLXI_3/current_state_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 370
 Flip-Flops                                            : 370

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Final_Data_Path.ngr
Top Level Output File Name         : Final_Data_Path
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 248

Cell Usage :
# BELS                             : 3574
#      AND2                        : 810
#      AND2B1                      : 613
#      AND3                        : 233
#      AND3B1                      : 168
#      AND4                        : 16
#      AND4B1                      : 1
#      AND5                        : 16
#      BUF                         : 64
#      GND                         : 4
#      INV                         : 129
#      LUT2                        : 3
#      LUT3                        : 73
#      LUT4                        : 50
#      MUXF5                       : 76
#      MUXF5_L                     : 256
#      MUXF6                       : 137
#      OR2                         : 826
#      OR3                         : 22
#      OR4                         : 28
#      OR5                         : 6
#      VCC                         : 6
#      XOR2                        : 37
# FlipFlops/Latches                : 406
#      FDC                         : 10
#      FDCE                        : 352
#      FDE                         : 3
#      FDRSE                       : 8
#      LD                          : 33
# RAMS                             : 15
#      RAMB16_S1_S1                : 7
#      RAMB16_S9_S9                : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 247
#      IBUF                        : 24
#      OBUF                        : 223
# Logical                          : 132
#      NAND2                       : 96
#      NAND3                       : 32
#      NOR4                        : 4
# Others                           : 6
#      FMAP                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      200  out of   4656     4%  
 Number of Slice Flip Flops:            400  out of   9312     4%  
 Number of 4 input LUTs:                255  out of   9312     2%  
 Number of IOs:                         248
 Number of bonded IOBs:                 248  out of    232   106% (*) 
    IOB Flip Flops:                       6
 Number of BRAMs:                        15  out of     20    75%  
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                                                                                                      | Load  |
-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
CLK                                                                                  | BUFGP                                                                                                                      | 388   |
XLXI_4/N0                                                                            | NONE(XLXI_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram)| 15    |
XLXI_202/XLXI_3/EPCWrite_or00001(XLXI_202/XLXI_3/EPCWrite_or00001:O)                 | BUFG(*)(XLXI_202/XLXI_3/CLR)                                                                                               | 25    |
XLXI_202/XLXI_3/old_next_state_5_not0001(XLXI_202/XLXI_3/old_next_state_5_not00011:O)| NONE(*)(XLXI_202/XLXI_3/_old_next_state_5_0)                                                                               | 5     |
XLXI_202/XLXI_3/ALUOp_not0001(XLXI_202/XLXI_3/ALUOp_not0001109:O)                    | NONE(*)(XLXI_202/XLXI_3/ALUOp_0)                                                                                           | 3     |
-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------+-------+
Control Signal                     | Buffer(FF name)         | Load  |
-----------------------------------+-------------------------+-------+
XLXI_48/G(XLXI_48/XLXI_5:G)        | NONE(XLXI_1/XLXI_1/I_Q0)| 362   |
-----------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 44.229ns (Maximum Frequency: 22.609MHz)
   Minimum input arrival time before clock: 4.513ns
   Maximum output required time after clock: 45.432ns
   Maximum combinational path delay: 7.558ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 44.229ns (frequency: 22.609MHz)
  Total number of paths / destination ports: 50390592 / 900
-------------------------------------------------------------------------
Delay:               44.229ns (Levels of Logic = 46)
  Source:            XLXI_8/XLXI_2/I_Q1 (FF)
  Destination:       XLXI_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram (RAM)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_8/XLXI_2/I_Q1 to XLXI_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   0.882  I_Q1 (Q<1>)
     end scope: 'XLXI_8/XLXI_2'
     BUF:I->O              1   0.704   0.420  XLXI_39/XLXI_19/XLXI_2 (XLXN_64<1>)
     begin scope: 'XLXI_33/XLXI_1'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_33/XLXI_1'
     begin scope: 'XLXI_182/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_182/XLXI_1'
     begin scope: 'XLXI_31/XLXI_5'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           5   0.321   0.633  I_O (O)
     end scope: 'XLXI_31/XLXI_5'
     begin scope: 'XLXI_203/XLXI_2/XLXI_87'
     INV:I->O              1   0.704   0.420  I_36_38 (O2)
     end scope: 'XLXI_203/XLXI_2/XLXI_87'
     begin scope: 'XLXI_203/XLXI_2/XLXI_93'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_203/XLXI_2/XLXI_93'
     OR2:I0->O             3   0.704   0.531  XLXI_203/XLXI_2/XLXI_48 (XLXI_203/XLXI_2/p1)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_51 (XLXI_203/XLXI_2/p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_65 (XLXI_203/XLXI_2/p2p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_70 (XLXI_203/XLXI_2/p3p2p1g0)
     OR4:I0->O             2   0.704   0.447  XLXI_203/XLXI_2/XLXI_74 (XLXI_203/G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_8 (XLXI_203/P1G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_12 (XLXI_203/P2P1G0)
     OR4:I1->O             6   0.704   0.669  XLXI_203/XLXI_18 (XLXI_203/C3)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_41 (XLXI_203/XLXI_5/p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_57 (XLXI_203/XLXI_5/p1p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_66 (XLXI_203/XLXI_5/p2p1p0c0)
     OR4:I0->O             6   0.704   0.669  XLXI_203/XLXI_5/XLXI_67 (XLXI_203/XLXN_29)
     INV:I->O              2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_35 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/cinot)
     AND3:I2->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_7 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXN_13)
     OR4:I1->O             2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_9 (XLXI_203/XLXN_81)
     begin scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           4   0.321   0.587  I_O (O)
     end scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     NOR4:I0->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_85 (XLXI_203/Z3)
     AND4:I0->O            4   0.704   0.587  XLXI_203/XLXI_28 (Is_Zero)
     AND2:I0->O            1   0.704   0.420  XLXI_198 (Direct1)
     OR5:I0->O            32   0.704   1.262  XLXI_231 (XLXN_303)
     begin scope: 'XLXI_193/XLXI_11'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O            17   0.704   1.226  I_36_8 (O)
     end scope: 'XLXI_193/XLXI_11'
     begin scope: 'XLXI_4'
     LUT3:I0->O            1   0.704   0.420  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_7_cmp_eq00001 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_7_cmp_eq0000)
     RAMB16_S9_S9:ENA          0.770          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram
    ----------------------------------------
    Total                     44.229ns (25.939ns logic, 18.290ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_202/XLXI_3/old_next_state_5_not0001'
  Clock period: 5.738ns (frequency: 174.277MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               5.738ns (Levels of Logic = 4)
  Source:            XLXI_202/XLXI_3/_old_next_state_5_0 (LATCH)
  Destination:       XLXI_202/XLXI_3/_old_next_state_5_0 (LATCH)
  Source Clock:      XLXI_202/XLXI_3/old_next_state_5_not0001 falling
  Destination Clock: XLXI_202/XLXI_3/old_next_state_5_not0001 falling

  Data Path: XLXI_202/XLXI_3/_old_next_state_5_0 to XLXI_202/XLXI_3/_old_next_state_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.676   0.666  XLXI_202/XLXI_3/_old_next_state_5_0 (XLXI_202/XLXI_3/_old_next_state_5_0)
     LUT4:I1->O            1   0.704   0.424  XLXI_202/XLXI_3/old_next_state_5_mux0000<0>64_SW0 (N16)
     LUT4:I3->O            1   0.704   0.424  XLXI_202/XLXI_3/old_next_state_5_mux0000<0>64 (XLXI_202/XLXI_3/old_next_state_5_mux0000<0>64)
     LUT4:I3->O            1   0.704   0.424  XLXI_202/XLXI_3/old_next_state_5_mux0000<0>120 (XLXI_202/XLXI_3/old_next_state_5_mux0000<0>120)
     LUT4:I3->O            1   0.704   0.000  XLXI_202/XLXI_3/old_next_state_5_mux0000<0>134 (XLXI_202/XLXI_3/old_next_state_5_mux0000<0>)
     LD:D                      0.308          XLXI_202/XLXI_3/_old_next_state_5_0
    ----------------------------------------
    Total                      5.738ns (3.800ns logic, 1.938ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 87 / 87
-------------------------------------------------------------------------
Offset:              4.513ns (Levels of Logic = 4)
  Source:            LCDData<14> (PAD)
  Destination:       XLXI_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram (RAM)
  Destination Clock: CLK rising

  Data Path: LCDData<14> to XLXI_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  LCDData_14_IBUF (LCDData_14_IBUF)
     NAND2:I0->O           1   0.704   0.420  XLXI_47/XLXI_15/XLXI_5 (XLXI_47/XLXI_15/XLXN_35)
     NAND3:I0->O           9   0.704   0.820  XLXI_47/XLXI_15/XLXI_8 (MemInputData_14_OBUF)
     begin scope: 'XLXI_4'
     RAMB16_S9_S9:DIA7         0.227          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram
    ----------------------------------------
    Total                      4.513ns (2.853ns logic, 1.660ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_202/XLXI_3/EPCWrite_or00001'
  Total number of paths / destination ports: 2368245 / 117
-------------------------------------------------------------------------
Offset:              44.773ns (Levels of Logic = 44)
  Source:            XLXI_202/XLXI_3/SignExt (LATCH)
  Destination:       MemReadAddr<13> (PAD)
  Source Clock:      XLXI_202/XLXI_3/EPCWrite_or00001 falling

  Data Path: XLXI_202/XLXI_3/SignExt to MemReadAddr<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.676   1.262  XLXI_202/XLXI_3/SignExt (XLXI_202/XLXI_3/SignExt)
     begin scope: 'XLXI_33/XLXI_1'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_33/XLXI_1'
     begin scope: 'XLXI_182/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_182/XLXI_1'
     begin scope: 'XLXI_31/XLXI_5'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           5   0.321   0.633  I_O (O)
     end scope: 'XLXI_31/XLXI_5'
     begin scope: 'XLXI_203/XLXI_2/XLXI_87'
     INV:I->O              1   0.704   0.420  I_36_38 (O2)
     end scope: 'XLXI_203/XLXI_2/XLXI_87'
     begin scope: 'XLXI_203/XLXI_2/XLXI_93'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_203/XLXI_2/XLXI_93'
     OR2:I0->O             3   0.704   0.531  XLXI_203/XLXI_2/XLXI_48 (XLXI_203/XLXI_2/p1)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_51 (XLXI_203/XLXI_2/p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_65 (XLXI_203/XLXI_2/p2p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_70 (XLXI_203/XLXI_2/p3p2p1g0)
     OR4:I0->O             2   0.704   0.447  XLXI_203/XLXI_2/XLXI_74 (XLXI_203/G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_8 (XLXI_203/P1G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_12 (XLXI_203/P2P1G0)
     OR4:I1->O             6   0.704   0.669  XLXI_203/XLXI_18 (XLXI_203/C3)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_41 (XLXI_203/XLXI_5/p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_57 (XLXI_203/XLXI_5/p1p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_66 (XLXI_203/XLXI_5/p2p1p0c0)
     OR4:I0->O             6   0.704   0.669  XLXI_203/XLXI_5/XLXI_67 (XLXI_203/XLXN_29)
     INV:I->O              2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_35 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/cinot)
     AND3:I2->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_7 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXN_13)
     OR4:I1->O             2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_9 (XLXI_203/XLXN_81)
     begin scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           4   0.321   0.587  I_O (O)
     end scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     NOR4:I0->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_85 (XLXI_203/Z3)
     AND4:I0->O            4   0.704   0.587  XLXI_203/XLXI_28 (Is_Zero)
     AND2:I0->O            1   0.704   0.420  XLXI_198 (Direct1)
     OR5:I0->O            32   0.704   1.262  XLXI_231 (XLXN_303)
     begin scope: 'XLXI_193/XLXI_11'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O            17   0.704   1.051  I_36_8 (O)
     end scope: 'XLXI_193/XLXI_11'
     OBUF:I->O                 3.272          MemReadAddr_13_OBUF (MemReadAddr<13>)
    ----------------------------------------
    Total                     44.773ns (27.118ns logic, 17.655ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3760725 / 217
-------------------------------------------------------------------------
Offset:              45.432ns (Levels of Logic = 46)
  Source:            XLXI_8/XLXI_2/I_Q1 (FF)
  Destination:       MemReadAddr<13> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_8/XLXI_2/I_Q1 to MemReadAddr<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   0.882  I_Q1 (Q<1>)
     end scope: 'XLXI_8/XLXI_2'
     BUF:I->O              1   0.704   0.420  XLXI_39/XLXI_19/XLXI_2 (XLXN_64<1>)
     begin scope: 'XLXI_33/XLXI_1'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_33/XLXI_1'
     begin scope: 'XLXI_182/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_182/XLXI_1'
     begin scope: 'XLXI_31/XLXI_5'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           5   0.321   0.633  I_O (O)
     end scope: 'XLXI_31/XLXI_5'
     begin scope: 'XLXI_203/XLXI_2/XLXI_87'
     INV:I->O              1   0.704   0.420  I_36_38 (O2)
     end scope: 'XLXI_203/XLXI_2/XLXI_87'
     begin scope: 'XLXI_203/XLXI_2/XLXI_93'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_203/XLXI_2/XLXI_93'
     OR2:I0->O             3   0.704   0.531  XLXI_203/XLXI_2/XLXI_48 (XLXI_203/XLXI_2/p1)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_51 (XLXI_203/XLXI_2/p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_65 (XLXI_203/XLXI_2/p2p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_70 (XLXI_203/XLXI_2/p3p2p1g0)
     OR4:I0->O             2   0.704   0.447  XLXI_203/XLXI_2/XLXI_74 (XLXI_203/G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_8 (XLXI_203/P1G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_12 (XLXI_203/P2P1G0)
     OR4:I1->O             6   0.704   0.669  XLXI_203/XLXI_18 (XLXI_203/C3)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_41 (XLXI_203/XLXI_5/p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_57 (XLXI_203/XLXI_5/p1p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_66 (XLXI_203/XLXI_5/p2p1p0c0)
     OR4:I0->O             6   0.704   0.669  XLXI_203/XLXI_5/XLXI_67 (XLXI_203/XLXN_29)
     INV:I->O              2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_35 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/cinot)
     AND3:I2->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_7 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXN_13)
     OR4:I1->O             2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_9 (XLXI_203/XLXN_81)
     begin scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           4   0.321   0.587  I_O (O)
     end scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     NOR4:I0->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_85 (XLXI_203/Z3)
     AND4:I0->O            4   0.704   0.587  XLXI_203/XLXI_28 (Is_Zero)
     AND2:I0->O            1   0.704   0.420  XLXI_198 (Direct1)
     OR5:I0->O            32   0.704   1.262  XLXI_231 (XLXN_303)
     begin scope: 'XLXI_193/XLXI_11'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O            17   0.704   1.051  I_36_8 (O)
     end scope: 'XLXI_193/XLXI_11'
     OBUF:I->O                 3.272          MemReadAddr_13_OBUF (MemReadAddr<13>)
    ----------------------------------------
    Total                     45.432ns (27.737ns logic, 17.695ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_202/XLXI_3/ALUOp_not0001'
  Total number of paths / destination ports: 305788 / 48
-------------------------------------------------------------------------
Offset:              36.384ns (Levels of Logic = 31)
  Source:            XLXI_202/XLXI_3/ALUOp_2 (LATCH)
  Destination:       MemReadAddr<13> (PAD)
  Source Clock:      XLXI_202/XLXI_3/ALUOp_not0001 falling

  Data Path: XLXI_202/XLXI_3/ALUOp_2 to MemReadAddr<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              71   0.676   1.275  XLXI_202/XLXI_3/ALUOp_2 (XLXI_202/XLXI_3/ALUOp_2)
     begin scope: 'XLXI_203/XLXI_2/XLXI_93'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_203/XLXI_2/XLXI_93'
     OR2:I0->O             3   0.704   0.531  XLXI_203/XLXI_2/XLXI_48 (XLXI_203/XLXI_2/p1)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_51 (XLXI_203/XLXI_2/p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_65 (XLXI_203/XLXI_2/p2p1g0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_2/XLXI_70 (XLXI_203/XLXI_2/p3p2p1g0)
     OR4:I0->O             2   0.704   0.447  XLXI_203/XLXI_2/XLXI_74 (XLXI_203/G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_8 (XLXI_203/P1G0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_12 (XLXI_203/P2P1G0)
     OR4:I1->O             6   0.704   0.669  XLXI_203/XLXI_18 (XLXI_203/C3)
     AND2:I1->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_41 (XLXI_203/XLXI_5/p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_57 (XLXI_203/XLXI_5/p1p0c0)
     AND2:I0->O            2   0.704   0.447  XLXI_203/XLXI_5/XLXI_66 (XLXI_203/XLXI_5/p2p1p0c0)
     OR4:I0->O             6   0.704   0.669  XLXI_203/XLXI_5/XLXI_67 (XLXI_203/XLXN_29)
     INV:I->O              2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_35 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/cinot)
     AND3:I2->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_7 (XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXN_13)
     OR4:I1->O             2   0.704   0.447  XLXI_203/XLXI_5/XLXI_83/XLXI_3/XLXI_9 (XLXI_203/XLXN_81)
     begin scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.704   0.420  I_36_31 (M0)
     OR2:I1->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           4   0.321   0.587  I_O (O)
     end scope: 'XLXI_203/XLXI_5/XLXI_83/XLXI_8'
     NOR4:I0->O            1   0.704   0.420  XLXI_203/XLXI_5/XLXI_85 (XLXI_203/Z3)
     AND4:I0->O            4   0.704   0.587  XLXI_203/XLXI_28 (Is_Zero)
     AND2:I0->O            1   0.704   0.420  XLXI_198 (Direct1)
     OR5:I0->O            32   0.704   1.262  XLXI_231 (XLXN_303)
     begin scope: 'XLXI_193/XLXI_11'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O            17   0.704   1.051  I_36_8 (O)
     end scope: 'XLXI_193/XLXI_11'
     OBUF:I->O                 3.272          MemReadAddr_13_OBUF (MemReadAddr<13>)
    ----------------------------------------
    Total                     36.384ns (21.869ns logic, 14.515ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_202/XLXI_3/old_next_state_5_not0001'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.535ns (Levels of Logic = 1)
  Source:            XLXI_202/XLXI_3/_old_next_state_5_4 (LATCH)
  Destination:       next_state<4> (PAD)
  Source Clock:      XLXI_202/XLXI_3/old_next_state_5_not0001 falling

  Data Path: XLXI_202/XLXI_3/_old_next_state_5_4 to next_state<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.676   0.587  XLXI_202/XLXI_3/_old_next_state_5_4 (XLXI_202/XLXI_3/_old_next_state_5_4)
     OBUF:I->O                 3.272          next_state_4_OBUF (next_state<4>)
    ----------------------------------------
    Total                      4.535ns (3.948ns logic, 0.587ns route)
                                       (87.1% logic, 12.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               7.558ns (Levels of Logic = 4)
  Source:            LCDData<15> (PAD)
  Destination:       MemInputData<15> (PAD)

  Data Path: LCDData<15> to MemInputData<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  LCDData_15_IBUF (LCDData_15_IBUF)
     NAND2:I0->O           1   0.704   0.420  XLXI_47/XLXI_16/XLXI_5 (XLXI_47/XLXI_16/XLXN_35)
     NAND3:I0->O           9   0.704   0.820  XLXI_47/XLXI_16/XLXI_8 (MemInputData_15_OBUF)
     OBUF:I->O                 3.272          MemInputData_15_OBUF (MemInputData<15>)
    ----------------------------------------
    Total                      7.558ns (5.898ns logic, 1.660ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.01 secs
 
--> 


Total memory usage is 607592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :   20 (   0 filtered)

