// Seed: 4009078514
module module_0 (
    input tri id_0,
    output logic id_1,
    input supply1 id_2,
    input wire id_3,
    output uwire id_4,
    input wire id_5,
    input tri0 id_6
);
  initial id_1 <= id_0 < id_3 ? id_0 : (id_5);
endmodule
module module_1 #(
    parameter id_16 = 32'd79,
    parameter id_2  = 32'd84,
    parameter id_23 = 32'd93,
    parameter id_40 = 32'd5,
    parameter id_5  = 32'd21
) (
    output supply0 id_0,
    output wor id_1,
    input wand _id_2,
    input tri1 id_3,
    input tri1 id_4
    , id_42,
    output wand _id_5,
    output logic id_6,
    input tri0 id_7,
    output tri0 id_8[-1 : id_23],
    input wand id_9,
    output wand id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13
    , id_43,
    input wor id_14,
    output wire id_15,
    input tri1 _id_16,
    input tri1 id_17,
    input tri id_18,
    input tri0 id_19,
    output wor id_20,
    output tri id_21,
    input tri id_22,
    inout uwire _id_23,
    output tri1 id_24,
    output wor id_25,
    output tri id_26,
    output tri1 id_27,
    output uwire id_28,
    input wor id_29,
    input supply1 id_30,
    output tri1 id_31,
    input tri1 id_32,
    output uwire id_33,
    input tri0 id_34,
    input wor id_35,
    input tri0 id_36,
    input supply0 id_37,
    input tri id_38,
    input tri0 id_39[id_2  !==  id_16 : id_5],
    input supply0 _id_40
);
  logic id_44;
  logic id_45[id_40 : 1];
  logic id_46 = 1;
  assign id_45 = id_43;
  wire id_47[id_40 : -1  &  1];
  initial id_6 <= 1;
  wire id_48;
  wire id_49;
  logic [7:0] id_50, id_51;
  assign id_1  = 1 + -1;
  assign id_25 = -1'd0;
  wire id_52, id_53;
  module_0 modCall_1 (
      id_37,
      id_6,
      id_38,
      id_12,
      id_24,
      id_18,
      id_9
  );
  assign modCall_1.id_0 = 0;
  always @(posedge id_50[(1'h0)] or posedge -1 or posedge -1'b0 or -1) $unsigned(83);
  ;
  localparam id_54 = -1 !== 1;
endmodule
