{
  "memspec": {
    "memoryId": "ddr5",
    "memoryType": "DDR5",
    "memarchitecturespec": {
      "nbrOfChannels": 0,
      "nbrOfColumns": 1024,
      "nbrOfRows": 65536,
      "width": 8,
      "burstLength": 16,
      "maxBurstLength": 16,
      "dataRate": 2,
      "nbrOfBankGroups": 8,
      "nbrOfBanks": 32,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1,
      "nbrOfDIMMRanks": 0,
      "nbrOfPhysicalRanks": 0,
      "nbrOfLogicalRanks": 0,
      "cmdMode": 0,
      "RefMode": 1,
      "RAAIMT": 0,
      "RAAMMT": 0,
      "RAADEC": 0
    },
    "mempowerspec": {
      "vdd": 1.1,
      "idd0": 0.139,
      "idd2n": 0.109,
      "idd3n": 0.124,
      "idd4r": 0.652,
      "idd4w": 0.89,
      "idd5b": 0.451,
      "idd5c": 0.19,
      "idd5f": 0.274,
      "idd6n": 0.06,
      "idd2p": 0.093,
      "idd3p": 0.11,
      "vpp": 1.8,
      "ipp0": 0,
      "ipp2n": 0,
      "ipp3n": 0,
      "ipp4r": 0,
      "ipp4w": 0,
      "ipp5b": 0,
      "ipp5c": 0,
      "ipp5f": 0,
      "ipp6n": 0,
      "ipp2p": 0,
      "ipp3p": 0,
      "vddq": 1.1,
      "iBeta_vdd": 0.05625,
      "iBeta_vpp": 0
    },
    "memtimingspec": {
      "tCK": 4.16e-10,
      "RAS": 77,
      "RCD": 39,
      "RTP": 18,
      "WL": 5,
      "WR": 72,
      "RP": 39,
      "RFCsb": 312,
      "RFC1": 710,
      "RFC2": 384,
      "PPD": 0,
      "RL": 40,
      "RPRE": 0,
      "RPST": 0,
      "RDDQS": 0,
      "WPRE": 0,
      "WPST": 0,
      "CCD_L_slr": 0,
      "CCD_L_WR_slr": 0,
      "CCD_L_WR2_slr": 0,
      "CCD_M_slr": 0,
      "CCD_M_WR_slr": 0,
      "CCD_S_slr": 0,
      "CCD_S_WR_slr": 0,
      "CCD_dlr": 0,
      "CCD_WR_dlr": 0,
      "CCD_WR_dpr": 0,
      "RRD_L_slr": 0,
      "RRD_S_slr": 0,
      "RRD_dlr": 0,
      "FAW_slr": 0,
      "FAW_dlr": 0,
      "WTR_L": 0,
      "WTR_M": 0,
      "WTR_S": 0,
      "RFC1_slr": 710,
      "RFC2_slr": 384,
      "RFC1_dlr": 0,
      "RFC2_dlr": 0,
      "RFC1_dpr": 0,
      "RFC2_dpr": 0,
      "RFCsb_slr": 312,
      "RFCsb_dlr": 0,
      "REFI1": 9360,
      "REFI2": 0,
      "REFISB": 0,
      "REFSBRD_slr": 0,
      "REFSBRD_dlr": 0,
      "RTRS": 0,
      "CPDED": 0,
      "PD": 0,
      "XP": 0,
      "ACTPDEN": 0,
      "PRPDEN": 0,
      "REFPDEN": 0
    },
    "bankwisespec": {
      "factRho": 0.5
    },
    "memimpedancespec": {
      "ck_termination": true,
      "ck_R_eq": 1000000.0,
      "ck_dyn_E": 1e-12,
      "ca_termination": true,
      "ca_R_eq": 1000000.0,
      "ca_dyn_E": 1e-12,
      "rdq_termination": true,
      "rdq_R_eq": 1000000.0,
      "rdq_dyn_E": 1e-12,
      "wdq_termination": true,
      "wdq_R_eq": 1000000.0,
      "wdq_dyn_E": 1e-12,
      "wdqs_termination": true,
      "wdqs_R_eq": 1000000.0,
      "wdqs_dyn_E": 1e-12,
      "rdqs_termination": true,
      "rdqs_R_eq": 1000000.0,
      "rdqs_dyn_E": 1e-12
    },
    "dataratespec": {
      "ca_bus_rate": 2,
      "dq_bus_rate": 2,
      "dqs_bus_rate": 2
    }
  }
}
