--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_1.twr -v 30 -l 30 config_1_routed.ncd config_1.pcf

Design file:              config_1_routed.ncd
Physical constraint file: config_1.pcf
Device,package,speed:     xc5vlx50,ff676,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_i = PERIOD TIMEGRP "clk_i" 100 MHz HIGH 50% 
INPUT_JITTER 0.005 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_i = PERIOD TIMEGRP "clk_i" 100 MHz HIGH 50% INPUT_JITTER 0.005 ns;
--------------------------------------------------------------------------------
Slack: 5.626ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpc)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: ICAP_CLK_COMP/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 5.626ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK2X
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y2.CLK2X
  Clock network: ICAP_CLK_COMP/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: ICAP_CLK_COMP/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK2X
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y2.CLK2X
  Clock network: ICAP_CLK_COMP/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK0
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: ICAP_CLK_COMP/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK0
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: ICAP_CLK_COMP/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 14.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: ICAP_CLK_COMP/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 14.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Logical resource: ICAP_CLK_COMP/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: ICAP_CLK_COMP/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ICAP_CLK_COMP_CLK2X_BUF = PERIOD TIMEGRP 
"ICAP_CLK_COMP_CLK2X_BUF" TS_clk_i         HIGH 50% INPUT_JITTER 0.005 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 235 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.956ns.
--------------------------------------------------------------------------------
Slack:                  7.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_3 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.146 - 0.156)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_3 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_3
    SLICE_X26Y57.D2      net (fanout=2)        0.783   CLK_FIX/cycles[3]
    SLICE_X26Y57.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[3]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.CMUX    Tcinc                 0.334   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.308ns logic, 1.488ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_1 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.146 - 0.154)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_1 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.CQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_1
    SLICE_X26Y57.B2      net (fanout=14)       0.653   CLK_FIX/cycles[1]
    SLICE_X26Y57.COUT    Topcyb                0.501   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[1]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.CMUX    Tcinc                 0.334   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (1.417ns logic, 1.358ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  7.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_3 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (1.168 - 1.234)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_3 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_3
    SLICE_X26Y57.D2      net (fanout=2)        0.783   CLK_FIX/cycles[3]
    SLICE_X26Y57.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[3]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.DMUX    Tcind                 0.402   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X26Y60.A4      net (fanout=1)        0.513   CLK_FIX/Result[11]
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (1.374ns logic, 1.296ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_1 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (1.168 - 1.232)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_1 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.CQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_1
    SLICE_X26Y57.B2      net (fanout=14)       0.653   CLK_FIX/cycles[1]
    SLICE_X26Y57.COUT    Topcyb                0.501   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[1]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.DMUX    Tcind                 0.402   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X26Y60.A4      net (fanout=1)        0.513   CLK_FIX/Result[11]
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (1.483ns logic, 1.166ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  7.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_7 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_7 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.AQ      Tcko                  0.450   CLK_FIX/cycles[10]
                                                       CLK_FIX/cycles_7
    SLICE_X26Y58.D2      net (fanout=2)        0.786   CLK_FIX/cycles[7]
    SLICE_X26Y58.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/cycles[7]_rt
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.CMUX    Tcinc                 0.334   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (1.204ns logic, 1.491ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  7.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_3 (FF)
  Destination:          CLK_FIX/cycles_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.692ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_3 to CLK_FIX/cycles_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_3
    SLICE_X26Y57.D2      net (fanout=2)        0.783   CLK_FIX/cycles[3]
    SLICE_X26Y57.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[3]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.CMUX    Tcinc                 0.334   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X27Y58.D1      net (fanout=1)        0.705   CLK_FIX/Result[6]
    SLICE_X27Y58.CLK     Tas                   0.028   CLK_FIX/cycles[6]
                                                       CLK_FIX/Mcount_cycles_eqn_61
                                                       CLK_FIX/cycles_6
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (1.204ns logic, 1.488ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  7.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_1 (FF)
  Destination:          CLK_FIX/cycles_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_1 to CLK_FIX/cycles_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.CQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_1
    SLICE_X26Y57.B2      net (fanout=14)       0.653   CLK_FIX/cycles[1]
    SLICE_X26Y57.COUT    Topcyb                0.501   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[1]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.CMUX    Tcinc                 0.334   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X27Y58.D1      net (fanout=1)        0.705   CLK_FIX/Result[6]
    SLICE_X27Y58.CLK     Tas                   0.028   CLK_FIX/cycles[6]
                                                       CLK_FIX/Mcount_cycles_eqn_61
                                                       CLK_FIX/cycles_6
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (1.313ns logic, 1.358ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  7.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_5 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.146 - 0.156)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_5 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.CQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_5
    SLICE_X26Y58.B2      net (fanout=2)        0.631   CLK_FIX/cycles[5]
    SLICE_X26Y58.COUT    Topcyb                0.501   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/cycles[5]_rt
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.CMUX    Tcinc                 0.334   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (1.313ns logic, 1.336ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  7.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_7 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (1.168 - 1.235)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_7 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.AQ      Tcko                  0.450   CLK_FIX/cycles[10]
                                                       CLK_FIX/cycles_7
    SLICE_X26Y58.D2      net (fanout=2)        0.786   CLK_FIX/cycles[7]
    SLICE_X26Y58.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/cycles[7]_rt
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.DMUX    Tcind                 0.402   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X26Y60.A4      net (fanout=1)        0.513   CLK_FIX/Result[11]
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.270ns logic, 1.299ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  7.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_11 (FF)
  Destination:          CLK_FIX/t_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.169 - 1.256)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_11 to CLK_FIX/t_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.AQ      Tcko                  0.450   CLK_FIX/cycles[11]
                                                       CLK_FIX/cycles_11
    SLICE_X27Y60.A1      net (fanout=2)        0.871   CLK_FIX/cycles[11]
    SLICE_X27Y60.A       Tilo                  0.094   CLK_FIX/cycles_cmp_eq00005
                                                       CLK_FIX/cycles_cmp_eq00005
    SLICE_X26Y56.A1      net (fanout=13)       1.089   CLK_FIX/cycles_cmp_eq00005
    SLICE_X26Y56.CLK     Tas                   0.026   CLK_FIX/t_clk
                                                       CLK_FIX/t_clk_rstpot
                                                       CLK_FIX/t_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.570ns logic, 1.960ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  7.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_5 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (1.168 - 1.234)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_5 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.CQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_5
    SLICE_X26Y58.B2      net (fanout=2)        0.631   CLK_FIX/cycles[5]
    SLICE_X26Y58.COUT    Topcyb                0.501   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/cycles[5]_rt
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.DMUX    Tcind                 0.402   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X26Y60.A4      net (fanout=1)        0.513   CLK_FIX/Result[11]
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.379ns logic, 1.144ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  7.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_0 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.146 - 0.154)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_0 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.AQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_0
    SLICE_X26Y57.A5      net (fanout=14)       0.424   CLK_FIX/cycles[0]
    SLICE_X26Y57.COUT    Topcya                0.509   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/Mcount_cycles_lut<0>_INV_0
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.CMUX    Tcinc                 0.334   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.425ns logic, 1.129ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  7.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_3 (FF)
  Destination:          CLK_FIX/cycles_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.146 - 0.156)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_3 to CLK_FIX/cycles_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_3
    SLICE_X26Y57.D2      net (fanout=2)        0.783   CLK_FIX/cycles[3]
    SLICE_X26Y57.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[3]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.DMUX    Tcind                 0.402   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X27Y59.A4      net (fanout=1)        0.495   CLK_FIX/Result[7]
    SLICE_X27Y59.CLK     Tas                   0.026   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_71
                                                       CLK_FIX/cycles_7
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (1.270ns logic, 1.278ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  7.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_1 (FF)
  Destination:          CLK_FIX/cycles_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.146 - 0.154)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_1 to CLK_FIX/cycles_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.CQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_1
    SLICE_X26Y57.B2      net (fanout=14)       0.653   CLK_FIX/cycles[1]
    SLICE_X26Y57.COUT    Topcyb                0.501   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[1]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.DMUX    Tcind                 0.402   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X27Y59.A4      net (fanout=1)        0.495   CLK_FIX/Result[7]
    SLICE_X27Y59.CLK     Tas                   0.026   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_71
                                                       CLK_FIX/cycles_7
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (1.379ns logic, 1.148ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  7.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_1 (FF)
  Destination:          CLK_FIX/cycles_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.509ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_1 to CLK_FIX/cycles_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.CQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_1
    SLICE_X26Y57.B2      net (fanout=14)       0.653   CLK_FIX/cycles[1]
    SLICE_X26Y57.CMUX    Topbc                 0.673   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[1]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X27Y57.D1      net (fanout=1)        0.705   CLK_FIX/Result[2]
    SLICE_X27Y57.CLK     Tas                   0.028   CLK_FIX/cycles[2]
                                                       CLK_FIX/Mcount_cycles_eqn_21
                                                       CLK_FIX/cycles_2
    -------------------------------------------------  ---------------------------
    Total                                      2.509ns (1.151ns logic, 1.358ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  7.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_0 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (1.168 - 1.232)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_0 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.AQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_0
    SLICE_X26Y57.A5      net (fanout=14)       0.424   CLK_FIX/cycles[0]
    SLICE_X26Y57.COUT    Topcya                0.509   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/Mcount_cycles_lut<0>_INV_0
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.DMUX    Tcind                 0.402   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X26Y60.A4      net (fanout=1)        0.513   CLK_FIX/Result[11]
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (1.491ns logic, 0.937ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  7.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_9 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_9 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.CQ      Tcko                  0.450   CLK_FIX/cycles[10]
                                                       CLK_FIX/cycles_9
    SLICE_X26Y59.B2      net (fanout=2)        0.633   CLK_FIX/cycles[9]
    SLICE_X26Y59.CMUX    Topbc                 0.673   CLK_FIX/Result[11]
                                                       CLK_FIX/cycles[9]_rt
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.151ns logic, 1.338ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  7.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_5 (FF)
  Destination:          CLK_FIX/cycles_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.487ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_5 to CLK_FIX/cycles_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.CQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_5
    SLICE_X26Y58.B2      net (fanout=2)        0.631   CLK_FIX/cycles[5]
    SLICE_X26Y58.CMUX    Topbc                 0.673   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/cycles[5]_rt
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X27Y58.D1      net (fanout=1)        0.705   CLK_FIX/Result[6]
    SLICE_X27Y58.CLK     Tas                   0.028   CLK_FIX/cycles[6]
                                                       CLK_FIX/Mcount_cycles_eqn_61
                                                       CLK_FIX/cycles_6
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (1.151ns logic, 1.336ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  7.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_5 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (1.168 - 1.234)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_5 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.CQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_5
    SLICE_X27Y57.B1      net (fanout=2)        0.841   CLK_FIX/cycles[5]
    SLICE_X27Y57.B       Tilo                  0.094   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_cmp_eq000035
    SLICE_X26Y60.A2      net (fanout=13)       1.006   CLK_FIX/cycles_cmp_eq000035
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.570ns logic, 1.847ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  7.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_3 (FF)
  Destination:          CLK_FIX/cycles_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.146 - 0.156)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_3 to CLK_FIX/cycles_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_3
    SLICE_X26Y57.D2      net (fanout=2)        0.783   CLK_FIX/cycles[3]
    SLICE_X26Y57.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[3]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.AMUX    Tcina                 0.271   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.B3      net (fanout=1)        0.437   CLK_FIX/Result[8]
    SLICE_X27Y59.CLK     Tas                   0.027   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_81
                                                       CLK_FIX/cycles_8
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.244ns logic, 1.220ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  7.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_0 (FF)
  Destination:          CLK_FIX/cycles_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_0 to CLK_FIX/cycles_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.AQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_0
    SLICE_X26Y57.A5      net (fanout=14)       0.424   CLK_FIX/cycles[0]
    SLICE_X26Y57.COUT    Topcya                0.509   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/Mcount_cycles_lut<0>_INV_0
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.CMUX    Tcinc                 0.334   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X27Y58.D1      net (fanout=1)        0.705   CLK_FIX/Result[6]
    SLICE_X27Y58.CLK     Tas                   0.028   CLK_FIX/cycles[6]
                                                       CLK_FIX/Mcount_cycles_eqn_61
                                                       CLK_FIX/cycles_6
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.321ns logic, 1.129ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  7.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_1 (FF)
  Destination:          CLK_FIX/cycles_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.443ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.146 - 0.154)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_1 to CLK_FIX/cycles_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.CQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_1
    SLICE_X26Y57.B2      net (fanout=14)       0.653   CLK_FIX/cycles[1]
    SLICE_X26Y57.COUT    Topcyb                0.501   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[1]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.AMUX    Tcina                 0.271   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.B3      net (fanout=1)        0.437   CLK_FIX/Result[8]
    SLICE_X27Y59.CLK     Tas                   0.027   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_81
                                                       CLK_FIX/cycles_8
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (1.353ns logic, 1.090ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  7.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_2 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.443ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.146 - 0.154)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_2 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.DQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_2
    SLICE_X26Y57.C4      net (fanout=14)       0.399   CLK_FIX/cycles[2]
    SLICE_X26Y57.COUT    Topcyc                0.423   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[2]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.CMUX    Tcinc                 0.334   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (1.339ns logic, 1.104ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  7.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_11 (FF)
  Destination:          CLK_FIX/cycles_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.107ns (1.149 - 1.256)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_11 to CLK_FIX/cycles_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.AQ      Tcko                  0.450   CLK_FIX/cycles[11]
                                                       CLK_FIX/cycles_11
    SLICE_X27Y60.A1      net (fanout=2)        0.871   CLK_FIX/cycles[11]
    SLICE_X27Y60.A       Tilo                  0.094   CLK_FIX/cycles_cmp_eq00005
                                                       CLK_FIX/cycles_cmp_eq00005
    SLICE_X27Y59.C1      net (fanout=13)       0.881   CLK_FIX/cycles_cmp_eq00005
    SLICE_X27Y59.CLK     Tas                   0.029   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_91
                                                       CLK_FIX/cycles_9
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.573ns logic, 1.752ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  7.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_4 (FF)
  Destination:          CLK_FIX/cycles_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.146 - 0.156)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_4 to CLK_FIX/cycles_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.BQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_4
    SLICE_X26Y58.A4      net (fanout=2)        0.379   CLK_FIX/cycles[4]
    SLICE_X26Y58.COUT    Topcya                0.509   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/cycles[4]_rt
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.CMUX    Tcinc                 0.334   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.D1      net (fanout=1)        0.705   CLK_FIX/Result[10]
    SLICE_X27Y59.CLK     Tas                   0.028   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_101
                                                       CLK_FIX/cycles_10
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (1.321ns logic, 1.084ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  7.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_9 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (1.168 - 1.235)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_9 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.CQ      Tcko                  0.450   CLK_FIX/cycles[10]
                                                       CLK_FIX/cycles_9
    SLICE_X26Y59.B2      net (fanout=2)        0.633   CLK_FIX/cycles[9]
    SLICE_X26Y59.DMUX    Topbd                 0.717   CLK_FIX/Result[11]
                                                       CLK_FIX/cycles[9]_rt
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X26Y60.A4      net (fanout=1)        0.513   CLK_FIX/Result[11]
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (1.193ns logic, 1.146ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  7.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_10 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.324ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (1.168 - 1.235)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_10 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.DQ      Tcko                  0.450   CLK_FIX/cycles[10]
                                                       CLK_FIX/cycles_10
    SLICE_X27Y57.B2      net (fanout=2)        0.748   CLK_FIX/cycles[10]
    SLICE_X27Y57.B       Tilo                  0.094   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_cmp_eq000035
    SLICE_X26Y60.A2      net (fanout=13)       1.006   CLK_FIX/cycles_cmp_eq000035
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.570ns logic, 1.754ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  7.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_2 (FF)
  Destination:          CLK_FIX/cycles_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.317ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (1.168 - 1.232)
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_2 to CLK_FIX/cycles_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.DQ      Tcko                  0.450   CLK_FIX/cycles[2]
                                                       CLK_FIX/cycles_2
    SLICE_X26Y57.C4      net (fanout=14)       0.399   CLK_FIX/cycles[2]
    SLICE_X26Y57.COUT    Topcyc                0.423   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[2]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.COUT    Tbyp                  0.104   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.DMUX    Tcind                 0.402   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X26Y60.A4      net (fanout=1)        0.513   CLK_FIX/Result[11]
    SLICE_X26Y60.CLK     Tas                   0.026   CLK_FIX/cycles[11]
                                                       CLK_FIX/Mcount_cycles_eqn_111
                                                       CLK_FIX/cycles_11
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (1.405ns logic, 0.912ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  7.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_7 (FF)
  Destination:          CLK_FIX/cycles_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_7 to CLK_FIX/cycles_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.AQ      Tcko                  0.450   CLK_FIX/cycles[10]
                                                       CLK_FIX/cycles_7
    SLICE_X26Y58.D2      net (fanout=2)        0.786   CLK_FIX/cycles[7]
    SLICE_X26Y58.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/cycles[7]_rt
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[7]
    SLICE_X26Y59.AMUX    Tcina                 0.271   CLK_FIX/Result[11]
                                                       CLK_FIX/Mcount_cycles_xor<11>
    SLICE_X27Y59.B3      net (fanout=1)        0.437   CLK_FIX/Result[8]
    SLICE_X27Y59.CLK     Tas                   0.027   CLK_FIX/cycles[10]
                                                       CLK_FIX/Mcount_cycles_eqn_81
                                                       CLK_FIX/cycles_8
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (1.140ns logic, 1.223ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  7.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_FIX/cycles_3 (FF)
  Destination:          CLK_FIX/cycles_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_int rising at 0.000ns
  Destination Clock:    clk_int rising at 10.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CLK_FIX/cycles_3 to CLK_FIX/cycles_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AQ      Tcko                  0.450   CLK_FIX/cycles[6]
                                                       CLK_FIX/cycles_3
    SLICE_X26Y57.D2      net (fanout=2)        0.783   CLK_FIX/cycles[3]
    SLICE_X26Y57.COUT    Topcyd                0.392   CLK_FIX/Mcount_cycles_cy[3]
                                                       CLK_FIX/cycles[3]_rt
                                                       CLK_FIX/Mcount_cycles_cy<3>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   CLK_FIX/Mcount_cycles_cy[3]
    SLICE_X26Y58.AMUX    Tcina                 0.271   CLK_FIX/Mcount_cycles_cy[7]
                                                       CLK_FIX/Mcount_cycles_cy<7>
    SLICE_X27Y58.B3      net (fanout=1)        0.437   CLK_FIX/Result[4]
    SLICE_X27Y58.CLK     Tas                   0.027   CLK_FIX/cycles[6]
                                                       CLK_FIX/Mcount_cycles_eqn_41
                                                       CLK_FIX/cycles_4
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.140ns logic, 1.220ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ICAP_CLK_COMP_CLK2X_BUF = PERIOD TIMEGRP "ICAP_CLK_COMP_CLK2X_BUF" TS_clk_i
        HIGH 50% INPUT_JITTER 0.005 ns;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ICAP_CLK_COMP/CLK2X_BUFG_INST/I0
  Logical resource: ICAP_CLK_COMP/CLK2X_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y12.I0
  Clock network: ICAP_CLK_COMP/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/t_clk/SR
  Logical resource: CLK_FIX/t_clk/SR
  Location pin: SLICE_X26Y56.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/t_clk/SR
  Logical resource: CLK_FIX/t_clk/SR
  Location pin: SLICE_X26Y56.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[11]/SR
  Logical resource: CLK_FIX/cycles_11/SR
  Location pin: SLICE_X26Y60.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[11]/SR
  Logical resource: CLK_FIX/cycles_11/SR
  Location pin: SLICE_X26Y60.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[2]/SR
  Logical resource: CLK_FIX/cycles_0/SR
  Location pin: SLICE_X27Y57.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[2]/SR
  Logical resource: CLK_FIX/cycles_0/SR
  Location pin: SLICE_X27Y57.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[2]/SR
  Logical resource: CLK_FIX/cycles_1/SR
  Location pin: SLICE_X27Y57.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[2]/SR
  Logical resource: CLK_FIX/cycles_1/SR
  Location pin: SLICE_X27Y57.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[2]/SR
  Logical resource: CLK_FIX/cycles_2/SR
  Location pin: SLICE_X27Y57.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[2]/SR
  Logical resource: CLK_FIX/cycles_2/SR
  Location pin: SLICE_X27Y57.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_3/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_3/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_4/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_4/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_5/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_5/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_6/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[6]/SR
  Logical resource: CLK_FIX/cycles_6/SR
  Location pin: SLICE_X27Y58.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_7/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_7/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_8/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_8/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_9/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_9/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_10/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 8.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: CLK_FIX/cycles[10]/SR
  Logical resource: CLK_FIX/cycles_10/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: CLK_FIX/rst_inv
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: CLK_FIX/t_clk/CLK
  Logical resource: CLK_FIX/t_clk/CK
  Location pin: SLICE_X26Y56.CLK
  Clock network: clk_int
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: CLK_FIX/t_clk/CLK
  Logical resource: CLK_FIX/t_clk/CK
  Location pin: SLICE_X26Y56.CLK
  Clock network: clk_int
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: CLK_FIX/cycles[11]/CLK
  Logical resource: CLK_FIX/cycles_11/CK
  Location pin: SLICE_X26Y60.CLK
  Clock network: clk_int
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ICAP_CLK_COMP_CLK0_BUF = PERIOD TIMEGRP 
"ICAP_CLK_COMP_CLK0_BUF" TS_clk_i /         2 HIGH 50% INPUT_JITTER 0.005 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314 paths analyzed, 113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.592ns.
--------------------------------------------------------------------------------
Slack:                  16.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.386ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.547   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.357ns logic, 2.029ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.545   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.355ns logic, 2.029ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.544   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.354ns logic, 2.029ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.541   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (1.351ns logic, 2.029ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.547   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.357ns logic, 2.025ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.545   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (1.355ns logic, 2.025ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.544   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (1.354ns logic, 2.025ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.541   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.376ns (1.351ns logic, 2.025ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.369ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.547   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.369ns (1.357ns logic, 2.012ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.545   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.355ns logic, 2.012ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.544   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.354ns logic, 2.012ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.547   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (1.357ns logic, 2.020ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.206 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.541   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.351ns logic, 2.012ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.545   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.355ns logic, 2.020ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.544   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.354ns logic, 2.020ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 to ICAP_CONTR/EEPROM_INT/temp_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.AQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A4       net (fanout=2)        0.765   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.541   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.351ns logic, 2.020ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.547   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.357ns logic, 2.008ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.545   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.355ns logic, 2.008ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.544   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.354ns logic, 2.008ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (1.212 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y51.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y51.CLK      Tsrck                 0.541   mem_addr_7_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.351ns logic, 2.008ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.547   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.357ns logic, 2.003ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  16.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.358ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.545   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (1.355ns logic, 2.003ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  16.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.544   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.354ns logic, 2.003ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.218 - 1.317)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 to ICAP_CONTR/EEPROM_INT/temp_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.471   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A5       net (fanout=3)        0.748   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    SLICE_X0Y55.A        Tilo                  0.094   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/eof
    SLICE_X0Y55.C5       net (fanout=3)        0.373   ICAP_CONTR/dn
    SLICE_X0Y55.CMUX     Tilo                  0.245   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y52.SR       net (fanout=6)        0.882   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y52.CLK      Tsrck                 0.541   mem_addr_11_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.351ns logic, 2.003ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/busy (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.226 - 1.283)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/busy to ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.450   busy
                                                       ICAP_CONTR/busy
    SLICE_X0Y55.C1       net (fanout=4)        1.261   busy
    SLICE_X0Y55.CMUX     Tilo                  0.246   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y61.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y61.CLK      Tsrck                 0.547   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.243ns logic, 2.148ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/busy (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/CS_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.226 - 1.283)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/busy to ICAP_CONTR/EEPROM_INT/CS_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.450   busy
                                                       ICAP_CONTR/busy
    SLICE_X0Y55.C1       net (fanout=4)        1.261   busy
    SLICE_X0Y55.CMUX     Tilo                  0.246   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y61.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y61.CLK      Tsrck                 0.544   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.240ns logic, 2.148ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/busy (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.226 - 1.283)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/busy to ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.450   busy
                                                       ICAP_CONTR/busy
    SLICE_X0Y55.C1       net (fanout=4)        1.261   busy
    SLICE_X0Y55.CMUX     Tilo                  0.246   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y61.SR       net (fanout=6)        0.887   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y61.CLK      Tsrck                 0.541   ICAP_CONTR/EEPROM_INT/CS_FSM_FFd3
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.237ns logic, 2.148ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/busy (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.535 - 0.561)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/busy to ICAP_CONTR/EEPROM_INT/temp_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.450   busy
                                                       ICAP_CONTR/busy
    SLICE_X0Y55.C1       net (fanout=4)        1.261   busy
    SLICE_X0Y55.CMUX     Tilo                  0.246   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.547   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.243ns logic, 2.152ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/busy (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.535 - 0.561)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/busy to ICAP_CONTR/EEPROM_INT/temp_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.450   busy
                                                       ICAP_CONTR/busy
    SLICE_X0Y55.C1       net (fanout=4)        1.261   busy
    SLICE_X0Y55.CMUX     Tilo                  0.246   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.545   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.241ns logic, 2.152ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ICAP_CONTR/busy (FF)
  Destination:          ICAP_CONTR/EEPROM_INT/temp_addr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.535 - 0.561)
  Source Clock:         clk_icap rising at 0.000ns
  Destination Clock:    clk_icap rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.005ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ICAP_CONTR/busy to ICAP_CONTR/EEPROM_INT/temp_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.450   busy
                                                       ICAP_CONTR/busy
    SLICE_X0Y55.C1       net (fanout=4)        1.261   busy
    SLICE_X0Y55.CMUX     Tilo                  0.246   ICAP_CONTR/CE
                                                       ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv1
    SLICE_X0Y50.SR       net (fanout=6)        0.891   ICAP_CONTR/EEPROM_INT/CS_FSM_Scst_FSM_inv
    SLICE_X0Y50.CLK      Tsrck                 0.544   mem_addr_3_OBUF
                                                       ICAP_CONTR/EEPROM_INT/temp_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.240ns logic, 2.152ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ICAP_CLK_COMP_CLK0_BUF = PERIOD TIMEGRP "ICAP_CLK_COMP_CLK0_BUF" TS_clk_i /
        2 HIGH 50% INPUT_JITTER 0.005 ns;
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: convst_B_OBUF/CLK
  Logical resource: CURR_SENSE_B/Mshreg_convst_store_2/CLK
  Location pin: SLICE_X24Y85.CLK
  Clock network: clk_icap
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: convst_B_OBUF/CLK
  Logical resource: CURR_SENSE_B/Mshreg_convst_store_2/CLK
  Location pin: SLICE_X24Y85.CLK
  Clock network: clk_icap
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: convst_A_OBUF/CLK
  Logical resource: CURR_SENSE_A/Mshreg_convst_store_2/CLK
  Location pin: SLICE_X24Y86.CLK
  Clock network: clk_icap
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: convst_A_OBUF/CLK
  Logical resource: CURR_SENSE_A/Mshreg_convst_store_2/CLK
  Location pin: SLICE_X24Y86.CLK
  Clock network: clk_icap
--------------------------------------------------------------------------------
Slack: 18.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ICAP_CLK_COMP/CLK0_BUFG_INST/I0
  Logical resource: ICAP_CLK_COMP/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: ICAP_CLK_COMP/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_4/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_4/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_5/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_5/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_6/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_6/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_7/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[7]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_7/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_12/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_12/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_13/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_13/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_14/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_14/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_15/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[15]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_15/SR
  Location pin: SLICE_X6Y58.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_8/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_8/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_9/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_9/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_10/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_10/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_11/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_b[11]/SR
  Logical resource: CURR_SENSE_B/REGIS/Q_11/SR
  Location pin: SLICE_X6Y59.SR
  Clock network: CURR_SENSE_B/REGIS/rst_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: s_i_a[3]/SR
  Logical resource: CURR_SENSE_A/REGIS/Q_0/SR
  Location pin: SLICE_X6Y62.SR
  Clock network: CURR_SENSE_A/REGIS/rst_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_i                       |     10.000ns|      5.334ns|      2.956ns|            0|            0|            0|          549|
| TS_ICAP_CLK_COMP_CLK2X_BUF    |     10.000ns|      2.956ns|          N/A|            0|            0|          235|            0|
| TS_ICAP_CLK_COMP_CLK0_BUF     |     20.000ns|      3.592ns|          N/A|            0|            0|          314|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    3.592|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 549 paths, 0 nets, and 196 connections

Design statistics:
   Minimum period:   5.334ns{1}   (Maximum frequency: 187.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 28 19:58:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



