============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jan 25 2024  12:20:28 pm
  Module:                 fifo
  Technology library:     slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     launch                                    0 R 
(constraints_top.g_line_7)      ext delay                     +1000    1000 R 
w_en                            in port           1  3.1    0    +0    1000 R 
g6702/B                                                          +0    1000   
g6702/Y                         NAND2BX4          4  5.8   80   +46    1046 F 
g6530/C                                                          +0    1046   
g6530/Y                         NOR3X4            2  3.0   93   +69    1115 R 
g6493/B                                                          +0    1115   
g6493/Y                         CLKAND2X6         8 12.0   50  +103    1218 R 
fifo_reg[0][7]/S0          <<<  MDFFHQX4                         +0    1218   
fifo_reg[0][7]/CK               setup                       1  +167    1384 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                               10000 R 
                                uncertainty                      -0   10000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8616ps 
Start-point  : w_en
End-point    : fifo_reg[0][7]/S0

