// Seed: 4052426397
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_2 modCall_1 ();
  assign id_4 = id_4;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
);
  wire id_3;
  assign id_1 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2;
  assign id_1 = id_1 & id_1;
  wire id_2;
  always @(*) id_1 <= 1;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = 'h0;
  wand id_3;
  always @(*) begin : LABEL_0
    wait (id_2 != 1);
  end
  id_4 :
  assert property (@(posedge id_3) 1)
  else $display(1 - 1);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  generate
    assign id_3 = id_3 ? id_4 : 1;
  endgenerate
  assign id_3 = 1 ? id_4 : 1'd0;
endmodule
