xup_and2.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v,
full_add_1B_xup_and2_0_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ip/full_add_1B_xup_and2_0_0/sim/full_add_1B_xup_and2_0_0.v,
full_add_1B_xup_and2_1_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ip/full_add_1B_xup_and2_1_0/sim/full_add_1B_xup_and2_1_0.v,
full_add_1B_xup_and2_2_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ip/full_add_1B_xup_and2_2_0/sim/full_add_1B_xup_and2_2_0.v,
xup_or3.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v,
full_add_1B_xup_or3_0_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ip/full_add_1B_xup_or3_0_0/sim/full_add_1B_xup_or3_0_0.v,
xup_xor2.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v,
full_add_1B_xup_xor2_0_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ip/full_add_1B_xup_xor2_0_0/sim/full_add_1B_xup_xor2_0_0.v,
full_add_1B_xup_xor2_1_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/ip/full_add_1B_xup_xor2_1_0/sim/full_add_1B_xup_xor2_1_0.v,
full_add_1B.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/full_add_1B/sim/full_add_1B.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
