Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan  3 00:30:01 2026
| Host         : LAPTOP-FS6TVBVV running 64-bit major release  (build 9200)
| Command      : report_utilization -file day12_top_utilization_placed.rpt -pb day12_top_utilization_placed.pb
| Design       : day12_top
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                |  782 |     0 |          0 |    117120 |  0.67 |
|   LUT as Logic          |  782 |     0 |          0 |    117120 |  0.67 |
|   LUT as Memory         |    0 |     0 |          0 |     57600 |  0.00 |
| CLB Registers           |  183 |     0 |          0 |    234240 |  0.08 |
|   Register as Flip Flop |  183 |     0 |          0 |    234240 |  0.08 |
|   Register as Latch     |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                  |   77 |     0 |          0 |     14640 |  0.53 |
| F7 Muxes                |    0 |     0 |          0 |     58560 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     14640 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 183   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  152 |     0 |          0 |     14640 |  1.04 |
|   CLBL                                     |   69 |     0 |            |           |       |
|   CLBM                                     |   83 |     0 |            |           |       |
| LUT as Logic                               |  782 |     0 |          0 |    117120 |  0.67 |
|   using O5 output only                     |    3 |       |            |           |       |
|   using O6 output only                     |  547 |       |            |           |       |
|   using O5 and O6                          |  232 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     57600 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              |  183 |     0 |          0 |    234240 |  0.08 |
|   Register driven from within the CLB      |   84 |       |            |           |       |
|   Register driven from outside the CLB     |   99 |       |            |           |       |
|     LUT in front of the register is unused |   73 |       |            |           |       |
|     LUT in front of the register is used   |   26 |       |            |           |       |
| Unique Control Sets                        |   16 |       |          0 |     29280 |  0.05 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       288 |  0.00 |
| URAM           |    0 |     0 |          0 |        64 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    1 |     0 |          0 |      1248 |  0.08 |
|   DSP48E2 only |    1 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   70 |     0 |          0 |       189 | 37.04 |
| HPIOB_M          |   35 |     0 |          0 |        58 | 60.34 |
|   INPUT          |   18 |       |            |           |       |
|   OUTPUT         |   17 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   34 |     0 |          0 |        58 | 58.62 |
|   INPUT          |   17 |       |            |           |       |
|   OUTPUT         |   17 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    1 |     0 |          0 |         3 | 33.33 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       352 |  0.28 |
|   BUFGCE             |    1 |     0 |          0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT2     |  408 |                 CLB |
| LUT6     |  345 |                 CLB |
| LUT4     |  188 |                 CLB |
| FDRE     |  183 |            Register |
| CARRY8   |   77 |                 CLB |
| LUT3     |   49 |                 CLB |
| INBUF    |   36 |                 I/O |
| IBUFCTRL |   36 |              Others |
| OBUF     |   34 |                 I/O |
| LUT5     |   22 |                 CLB |
| LUT1     |    2 |                 CLB |
| DSP48E2  |    1 |          Arithmetic |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


