{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756088090407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756088090408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 09:14:50 2025 " "Processing started: Mon Aug 25 09:14:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756088090408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1756088090408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_Cmd -c proj_Cmd --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_Cmd -c proj_Cmd --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1756088090408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1756088090784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1756088090784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cmd.sv(187) " "Verilog HDL information at Cmd.sv(187): always construct contains both blocking and non-blocking assignments" {  } { { "../source/Cmd.sv" "" { Text "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1756088097642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wisawa.thumwong/documents/tmag3001/cmd/source/cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wisawa.thumwong/documents/tmag3001/cmd/source/cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cmd " "Found entity 1: Cmd" {  } { { "../source/Cmd.sv" "" { Text "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756088097643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1756088097643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cmd " "Elaborating entity \"Cmd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1756088097671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cmd.sv(154) " "Verilog HDL assignment warning at Cmd.sv(154): truncated value with size 32 to match size of target (1)" {  } { { "../source/Cmd.sv" "" { Text "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756088097672 "|Cmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cmd.sv(155) " "Verilog HDL assignment warning at Cmd.sv(155): truncated value with size 32 to match size of target (1)" {  } { { "../source/Cmd.sv" "" { Text "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756088097672 "|Cmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cmd.sv(345) " "Verilog HDL assignment warning at Cmd.sv(345): truncated value with size 32 to match size of target (6)" {  } { { "../source/Cmd.sv" "" { Text "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756088097673 "|Cmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Cmd.sv(424) " "Verilog HDL assignment warning at Cmd.sv(424): truncated value with size 8 to match size of target (1)" {  } { { "../source/Cmd.sv" "" { Text "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756088097673 "|Cmd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_cmd_tlast Cmd.sv(64) " "Output port \"s_cmd_tlast\" at Cmd.sv(64) has no driver" {  } { { "../source/Cmd.sv" "" { Text "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756088097673 "|Cmd"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/output_files/proj_Cmd.map.smsg " "Generated suppressed messages file C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/quartus/output_files/proj_Cmd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1756088097759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756088097787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 09:14:57 2025 " "Processing ended: Mon Aug 25 09:14:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756088097787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756088097787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756088097787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1756088097787 ""}
