Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 10 18:53:02 2024
| Host         : ECE-PHO115-25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    144         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (279)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (279)
--------------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.230        0.000                      0                  170        0.106        0.000                      0                  170        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.230        0.000                      0                  170        0.106        0.000                      0                  170        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.704ns (20.093%)  route 2.800ns (79.907%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.665     8.732    debDEL/counter
    SLICE_X28Y107        FDRE                                         r  debDEL/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504    14.926    debDEL/CLK
    SLICE_X28Y107        FDRE                                         r  debDEL/counter_reg[20]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.962    debDEL/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.632%)  route 2.708ns (79.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.574     8.640    debDEL/counter
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[12]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y105        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.632%)  route 2.708ns (79.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.574     8.640    debDEL/counter
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[13]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y105        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.632%)  route 2.708ns (79.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.574     8.640    debDEL/counter
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[14]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y105        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.704ns (20.632%)  route 2.708ns (79.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.574     8.640    debDEL/counter
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y105        FDRE                                         r  debDEL/counter_reg[15]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y105        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.704ns (20.685%)  route 2.699ns (79.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.565     8.632    debDEL/counter
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[10]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.704ns (20.685%)  route 2.699ns (79.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.565     8.632    debDEL/counter
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[11]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.704ns (20.685%)  route 2.699ns (79.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.565     8.632    debDEL/counter
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[8]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.704ns (20.685%)  route 2.699ns (79.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.228    debDEL/CLK
    SLICE_X28Y106        FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           1.321     7.005    debDEL/counter_reg[19]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.129 f  debDEL/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.814     7.943    debDEL/counter[0]_i_7__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.067 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.565     8.632    debDEL/counter
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debDEL/CLK
    SLICE_X28Y104        FDRE                                         r  debDEL/counter_reg[9]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X28Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.963    debDEL/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 debEN/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.605ns (21.241%)  route 2.243ns (78.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.643     5.246    debEN/CLK
    SLICE_X28Y99         FDRE                                         r  debEN/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  debEN/button_reg/Q
                         net (fo=7, routed)           0.971     6.673    debEN/clean_en
    SLICE_X28Y96         LUT2 (Prop_lut2_I1_O)        0.149     6.822 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.272     8.094    debEN/counter[0]_i_1__0_n_0
    SLICE_X29Y103        FDRE                                         r  debEN/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.927    debEN/CLK
    SLICE_X29Y103        FDRE                                         r  debEN/counter_reg[16]/C
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X29Y103        FDRE (Setup_fdre_C_R)       -0.637    14.435    debEN/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  debEN/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.967    debEN/counter_reg[4]_i_1__0_n_7
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  debEN/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.978    debEN/counter_reg[4]_i_1__0_n_5
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[6]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  debEN/counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.003    debEN/counter_reg[4]_i_1__0_n_6
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[5]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  debEN/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.003    debEN/counter_reg[4]_i_1__0_n_4
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[7]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.952    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  debEN/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.006    debEN/counter_reg[8]_i_1__0_n_7
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[8]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debEN/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.483%)  route 0.288ns (55.517%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    debEN/CLK
    SLICE_X29Y100        FDRE                                         r  debEN/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.627 f  debEN/counter_reg[4]/Q
                         net (fo=2, routed)           0.131     1.759    debEN/counter_reg[4]
    SLICE_X28Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  debEN/counter[0]_i_7/O
                         net (fo=2, routed)           0.157     1.961    debEN/counter[0]_i_7_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I3_O)        0.045     2.006 r  debEN/button_i_1/O
                         net (fo=1, routed)           0.000     2.006    debEN/button_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  debEN/button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.843     2.008    debEN/CLK
    SLICE_X28Y99         FDRE                                         r  debEN/button_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     1.853    debEN/button_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.952    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.017 r  debEN/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.017    debEN/counter_reg[8]_i_1__0_n_5
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[10]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.952    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.042 r  debEN/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.042    debEN/counter_reg[8]_i_1__0_n_4
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[11]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.952    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.042 r  debEN/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.042    debEN/counter_reg[8]_i_1__0_n_6
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y101        FDRE                                         r  debEN/counter_reg[9]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.573     1.492    debEN/CLK
    SLICE_X29Y99         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    debEN/counter_reg[3]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  debEN/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.913    debEN/counter_reg[0]_i_3_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  debEN/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.952    debEN/counter_reg[4]_i_1__0_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.991 r  debEN/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.991    debEN/counter_reg[8]_i_1__0_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.045 r  debEN/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.045    debEN/counter_reg[12]_i_1__0_n_7
    SLICE_X29Y102        FDRE                                         r  debEN/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/CLK
    SLICE_X29Y102        FDRE                                         r  debEN/counter_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.105     1.861    debEN/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y105   debDEL/button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y102   debDEL/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y104   debDEL/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y104   debDEL/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y105   debDEL/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y105   debDEL/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y105   debDEL/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y105   debDEL/button_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y105   debDEL/button_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y102   debDEL/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y102   debDEL/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y104   debDEL/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y104   debDEL/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y105   debDEL/button_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y105   debDEL/button_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y102   debDEL/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y102   debDEL/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y104   debDEL/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y104   debDEL/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           298 Endpoints
Min Delay           298 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.522ns  (logic 9.058ns (35.491%)  route 16.464ns (64.509%))
  Logic Levels:           27  (CARRY4=12 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[8]/C
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/heightPos_reg[8]/Q
                         net (fo=116, routed)         2.578     3.034    vga_con/heightPos_reg[8]
    SLICE_X37Y97         LUT6 (Prop_lut6_I4_O)        0.124     3.158 r  vga_con/y0_carry__0_i_1/O
                         net (fo=6, routed)           0.778     3.936    vga_con/y0_carry__0_i_1_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.060 r  vga_con/y0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.060    vga_con/y0_carry__0_i_5_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.436 r  vga_con/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.436    vga_con/y0_carry__0_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.553 r  vga_con/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.553    vga_con/y0_carry__1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.710 r  vga_con/y0_carry__2/CO[1]
                         net (fo=30, routed)          0.890     5.599    vga_con/y0_carry__2_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     6.415 r  vga_con/y0__188_carry__5_i_7/CO[2]
                         net (fo=4, routed)           0.367     6.782    vga_con/y0__188_carry__5_i_7_n_1
    SLICE_X42Y101        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     7.576 r  vga_con/y0__188_carry__5_i_8/CO[2]
                         net (fo=3, routed)           0.209     7.785    vga_con/y0__188_carry__5_i_8_n_1
    SLICE_X43Y101        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.563 f  vga_con/y0__188_carry__6_i_9/CO[2]
                         net (fo=34, routed)          1.621    10.183    vga_con/y0__188_carry__6_i_9_n_1
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.342    10.525 r  vga_con/y0__188_carry__9_i_1/O
                         net (fo=19, routed)          1.235    11.761    vga_con/y0__188_carry__9_i_1_n_0
    SLICE_X40Y105        LUT4 (Prop_lut4_I0_O)        0.327    12.088 r  vga_con/y0__188_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.088    vga_con/y0__188_carry__10_i_3_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.728 r  vga_con/y0__188_carry__10/O[3]
                         net (fo=2, routed)           0.866    13.594    vga_con/y0__188_carry__10_n_4
    SLICE_X41Y105        LUT3 (Prop_lut3_I2_O)        0.331    13.925 r  vga_con/y0__324_carry__8_i_4/O
                         net (fo=2, routed)           0.810    14.735    vga_con/y0__324_carry__8_i_4_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.332    15.067 r  vga_con/y0__324_carry__8_i_8/O
                         net (fo=1, routed)           0.000    15.067    vga_con/y0__324_carry__8_i_8_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.314 r  vga_con/y0__324_carry__8/O[0]
                         net (fo=3, routed)           1.106    16.419    vga_con/y0__324_carry__8_n_7
    SLICE_X37Y105        LUT2 (Prop_lut2_I0_O)        0.299    16.718 r  vga_con/y0__433_carry__4_i_1/O
                         net (fo=1, routed)           0.000    16.718    vga_con/y0__433_carry__4_i_1_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.119 r  vga_con/y0__433_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.119    vga_con/y0__433_carry__4_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  vga_con/y0__433_carry__5/O[0]
                         net (fo=3, routed)           0.989    18.330    vga_con/y0__433_carry__5_n_7
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.299    18.629 r  vga_con/y0__519_carry__5_i_3/O
                         net (fo=1, routed)           0.340    18.969    vga_con/y0__519_carry__5_i_3_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.476 r  vga_con/y0__519_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.476    vga_con/y0__519_carry__5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.633 f  vga_con/y0__519_carry__6/CO[1]
                         net (fo=8, routed)           1.215    20.849    vga_con/y0__519_carry__6_n_2
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.329    21.178 r  vga_con/char_i_56/O
                         net (fo=13, routed)          1.031    22.209    vga_con/char_i_56_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.333 f  vga_con/char_i_65/O
                         net (fo=1, routed)           1.014    23.347    vga_con/char_i_65_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    23.471 r  vga_con/char_i_35/O
                         net (fo=1, routed)           0.000    23.471    vga_con/char_i_35_n_0
    SLICE_X34Y99         MUXF7 (Prop_muxf7_I1_O)      0.214    23.685 r  vga_con/char_reg_i_9/O
                         net (fo=1, routed)           0.964    24.649    vga_con/char_reg_i_9_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.297    24.946 f  vga_con/char_i_2/O
                         net (fo=1, routed)           0.452    25.398    vga_con/char_i_2_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.124    25.522 r  vga_con/char_i_1/O
                         net (fo=1, routed)           0.000    25.522    vga_con/char1_out
    SLICE_X34Y97         FDRE                                         r  vga_con/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/temp_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 4.028ns (43.502%)  route 5.231ns (56.498%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE                         0.000     0.000 r  acl/temp_DATA_reg[0]/C
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  acl/temp_DATA_reg[0]/Q
                         net (fo=5, routed)           5.231     5.690    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.259 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.259    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.129ns (48.216%)  route 4.435ns (51.784%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_7/C
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           4.435     4.854    vga_r_reg[0]_lopt_replica_7_1
    C5                   OBUF (Prop_obuf_I_O)         3.710     8.564 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.564    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 4.140ns (49.139%)  route 4.286ns (50.861%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_4/C
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           4.286     4.705    vga_r_reg[0]_lopt_replica_4_1
    A6                   OBUF (Prop_obuf_I_O)         3.721     8.426 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.426    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.070ns (48.844%)  route 4.262ns (51.156%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE                         0.000     0.000 r  vga_b_reg[0]/C
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]/Q
                         net (fo=1, routed)           4.262     4.780    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552     8.332 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.332    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.002ns (48.215%)  route 4.299ns (51.785%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_3/C
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           4.299     4.755    vga_r_reg[0]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.301 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.301    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 4.065ns (49.468%)  route 4.152ns (50.532%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica/C
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.152     4.670    vga_b_reg[0]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     8.217 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.217    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.069ns (49.645%)  route 4.127ns (50.355%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica_2/C
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.127     4.645    vga_b_reg[0]_lopt_replica_2_1
    C7                   OBUF (Prop_obuf_I_O)         3.551     8.197 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.197    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.140ns (50.540%)  route 4.052ns (49.460%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_6/C
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           4.052     4.471    vga_r_reg[0]_lopt_replica_6_1
    B4                   OBUF (Prop_obuf_I_O)         3.721     8.192 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.192    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 3.994ns (48.912%)  route 4.172ns (51.088%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica/C
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.172     4.628    vga_r_reg[0]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         3.538     8.166 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.166    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=9, routed)           0.084     0.225    vga_con/widthPos_reg[0]
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.270 r  vga_con/widthPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.270    vga_con/p_0_in[6]
    SLICE_X33Y93         FDRE                                         r  vga_con/widthPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.209ns (65.763%)  route 0.109ns (34.237%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[5]/C
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_con/heightPos_reg[5]/Q
                         net (fo=154, routed)         0.109     0.273    vga_con/heightPos_reg[5]
    SLICE_X39Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.318 r  vga_con/heightPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.318    vga_con/p_0_in__0[9]
    SLICE_X39Y94         FDRE                                         r  vga_con/heightPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.016%)  route 0.140ns (42.984%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[2]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[2]/Q
                         net (fo=24, routed)          0.140     0.281    vga_con/widthPos_reg[2]
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.326 r  vga_con/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.326    vga_con/p_0_in[5]
    SLICE_X32Y93         FDRE                                         r  vga_con/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/Y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE                         0.000     0.000 r  acl/Y_reg[7]/C
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  acl/Y_reg[7]/Q
                         net (fo=3, routed)           0.127     0.291    acl/p_0_in[0]
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  acl/Y[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    acl/Y[7]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  acl/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/FSM_sequential_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.554%)  route 0.168ns (47.446%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  acl/FSM_sequential_state_reg_reg[0]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=26, routed)          0.168     0.309    acl/state_reg__0[0]
    SLICE_X2Y126         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  acl/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    acl/state_reg__1[2]
    SLICE_X2Y126         FDRE                                         r  acl/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/sclk_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/sclk_control_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE                         0.000     0.000 r  acl/sclk_control_reg/C
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/sclk_control_reg/Q
                         net (fo=2, routed)           0.168     0.309    acl/sclk_control_reg_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  acl/sclk_control_i_1/O
                         net (fo=1, routed)           0.000     0.354    acl/sclk_control_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  acl/sclk_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=9, routed)           0.170     0.311    vga_con/widthPos_reg[0]
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  vga_con/widthPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    vga_con/p_0_in[2]
    SLICE_X33Y93         FDRE                                         r  vga_con/widthPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=9, routed)           0.170     0.311    vga_con/widthPos_reg[0]
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  vga_con/widthPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.356    vga_con/p_0_in[3]
    SLICE_X33Y93         FDRE                                         r  vga_con/widthPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/FSM_sequential_state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.966%)  route 0.172ns (48.034%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  acl/FSM_sequential_state_reg_reg[0]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=26, routed)          0.172     0.313    acl/state_reg__0[0]
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  acl/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.358    acl/state_reg__1[3]
    SLICE_X2Y126         FDRE                                         r  acl/FSM_sequential_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[7]/C
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_con/widthPos_reg[7]/Q
                         net (fo=9, routed)           0.149     0.313    vga_con/widthPos_reg[7]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.358 r  vga_con/widthPos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.358    vga_con/p_0_in[7]
    SLICE_X34Y93         FDRE                                         r  vga_con/widthPos_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.900ns  (logic 0.704ns (18.050%)  route 3.196ns (81.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.340     9.144    vga_con/E[0]
    SLICE_X36Y98         FDRE                                         r  vga_con/bmap_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.900ns  (logic 0.704ns (18.050%)  route 3.196ns (81.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.340     9.144    vga_con/E[0]
    SLICE_X36Y98         FDRE                                         r  vga_con/bmap_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[5][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.900ns  (logic 0.704ns (18.050%)  route 3.196ns (81.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.340     9.144    vga_con/E[0]
    SLICE_X36Y98         FDRE                                         r  vga_con/bmap_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[5][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.900ns  (logic 0.704ns (18.050%)  route 3.196ns (81.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.340     9.144    vga_con/E[0]
    SLICE_X36Y98         FDRE                                         r  vga_con/bmap_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[5][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.900ns  (logic 0.704ns (18.050%)  route 3.196ns (81.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.340     9.144    vga_con/E[0]
    SLICE_X36Y98         FDRE                                         r  vga_con/bmap_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.900ns  (logic 0.704ns (18.050%)  route 3.196ns (81.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.340     9.144    vga_con/E[0]
    SLICE_X36Y98         FDRE                                         r  vga_con/bmap_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 0.704ns (18.602%)  route 3.080ns (81.398%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.224     9.028    vga_con/E[0]
    SLICE_X32Y100        FDRE                                         r  vga_con/bmap_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 0.704ns (18.602%)  route 3.080ns (81.398%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.224     9.028    vga_con/E[0]
    SLICE_X32Y100        FDRE                                         r  vga_con/bmap_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[5][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 0.704ns (18.602%)  route 3.080ns (81.398%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.224     9.028    vga_con/E[0]
    SLICE_X32Y100        FDRE                                         r  vga_con/bmap_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 0.704ns (18.602%)  route 3.080ns (81.398%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.641     5.244    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  ltrd/letter1_reg[0]/Q
                         net (fo=1, routed)           0.802     6.502    ltrd/letter1[0]
    SLICE_X29Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.626 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          1.054     7.680    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.224     9.028    vga_con/E[0]
    SLICE_X32Y100        FDRE                                         r  vga_con/bmap_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.231ns (39.762%)  route 0.350ns (60.238%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.115     1.747    ltrd/letter2[1]
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.235     2.027    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.072 r  ltrd/bmap[4][4]_i_1/O
                         net (fo=1, routed)           0.000     2.072    vga_con/bmap_reg[4][0]_0[2]
    SLICE_X33Y98         FDRE                                         r  vga_con/bmap_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.235ns (40.174%)  route 0.350ns (59.826%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.115     1.747    ltrd/letter2[1]
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.235     2.027    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.049     2.076 r  ltrd/bmap[9][0]_i_1/O
                         net (fo=1, routed)           0.000     2.076    vga_con/bmap_reg[9][0]_0[6]
    SLICE_X33Y98         FDRE                                         r  vga_con/bmap_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.231ns (38.879%)  route 0.363ns (61.121%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.115     1.747    ltrd/letter2[1]
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.248     2.040    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.045     2.085 r  ltrd/bmap[2][4]_i_1/O
                         net (fo=1, routed)           0.000     2.085    vga_con/D[2]
    SLICE_X30Y98         FDRE                                         r  vga_con/bmap_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.234ns (39.186%)  route 0.363ns (60.814%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.115     1.747    ltrd/letter2[1]
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.248     2.040    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.048     2.088 r  ltrd/bmap[7][2]_i_1/O
                         net (fo=1, routed)           0.000     2.088    vga_con/bmap_reg[7][2]_0[3]
    SLICE_X30Y98         FDRE                                         r  vga_con/bmap_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.231ns (37.730%)  route 0.381ns (62.270%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X28Y94         FDRE                                         r  ltrd/letter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter1_reg[4]/Q
                         net (fo=1, routed)           0.107     1.739    ltrd/letter1[4]
    SLICE_X29Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.274     2.059    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.104 r  ltrd/bmap[6][5]_i_1/O
                         net (fo=1, routed)           0.000     2.104    vga_con/bmap_reg[6][5]_0
    SLICE_X32Y97         FDRE                                         r  vga_con/bmap_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.234ns (38.033%)  route 0.381ns (61.967%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X28Y94         FDRE                                         r  ltrd/letter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  ltrd/letter1_reg[4]/Q
                         net (fo=1, routed)           0.107     1.739    ltrd/letter1[4]
    SLICE_X29Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.784 f  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.274     2.059    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.048     2.107 r  ltrd/bmap[7][0]_i_1/O
                         net (fo=1, routed)           0.000     2.107    vga_con/bmap_reg[7][0]_0
    SLICE_X32Y97         FDRE                                         r  vga_con/bmap_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.794%)  route 0.397ns (63.206%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X28Y94         FDRE                                         r  ltrd/letter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter1_reg[4]/Q
                         net (fo=1, routed)           0.107     1.739    ltrd/letter1[4]
    SLICE_X29Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.290     2.074    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.119 r  ltrd/bmap[10][2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    vga_con/bmap_reg[10][1]_0[2]
    SLICE_X31Y98         FDRE                                         r  vga_con/bmap_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.234ns (37.095%)  route 0.397ns (62.905%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X28Y94         FDRE                                         r  ltrd/letter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter1_reg[4]/Q
                         net (fo=1, routed)           0.107     1.739    ltrd/letter1[4]
    SLICE_X29Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.290     2.074    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I0_O)        0.048     2.122 r  ltrd/bmap[9][6]_i_1/O
                         net (fo=1, routed)           0.000     2.122    vga_con/bmap_reg[9][0]_0[0]
    SLICE_X31Y98         FDRE                                         r  vga_con/bmap_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.231ns (36.495%)  route 0.402ns (63.505%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.115     1.747    ltrd/letter2[1]
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.287     2.079    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.124 r  ltrd/bmap[11][0]_i_1/O
                         net (fo=1, routed)           0.000     2.124    vga_con/bmap_reg[11][0]_0[3]
    SLICE_X33Y98         FDRE                                         r  vga_con/bmap_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.232ns (36.596%)  route 0.402ns (63.404%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.572     1.491    ltrd/CLK
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.115     1.747    ltrd/letter2[1]
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.287     2.079    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I4_O)        0.046     2.125 r  ltrd/bmap[11][6]_i_1/O
                         net (fo=1, routed)           0.000     2.125    vga_con/bmap_reg[11][0]_0[0]
    SLICE_X33Y98         FDRE                                         r  vga_con/bmap_reg[11][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.769ns  (logic 1.725ns (29.902%)  route 4.044ns (70.098%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.777     4.254    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.378 r  ltrd/letter1[1]_i_2/O
                         net (fo=3, routed)           1.268     5.645    ltrd/letter_buffer[1]
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.769 r  ltrd/letter2[1]_i_1/O
                         net (fo=1, routed)           0.000     5.769    ltrd/letter2[1]_i_1_n_0
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.521     4.944    ltrd/CLK
    SLICE_X29Y95         FDRE                                         r  ltrd/letter2_reg[1]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.955ns (34.400%)  route 3.728ns (65.600%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.777     4.254    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.152     4.406 r  ltrd/letter1[3]_i_2/O
                         net (fo=3, routed)           0.952     5.358    ltrd/letter_buffer[3]
    SLICE_X28Y93         LUT6 (Prop_lut6_I3_O)        0.326     5.684 r  ltrd/letter3[3]_i_1/O
                         net (fo=1, routed)           0.000     5.684    ltrd/letter3[3]_i_1_n_0
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.521     4.944    ltrd/CLK
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[3]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.575ns  (logic 1.961ns (35.178%)  route 3.614ns (64.822%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.779     4.256    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT5 (Prop_lut5_I3_O)        0.152     4.408 r  ltrd/letter1[5]_i_4/O
                         net (fo=3, routed)           0.834     5.243    ltrd/letter_buffer[5]
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.332     5.575 r  ltrd/letter1[5]_i_2/O
                         net (fo=1, routed)           0.000     5.575    ltrd/letter1[5]_i_2_n_0
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[5]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.955ns (35.340%)  route 3.577ns (64.660%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.777     4.254    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.152     4.406 r  ltrd/letter1[3]_i_2/O
                         net (fo=3, routed)           0.801     5.206    ltrd/letter_buffer[3]
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.326     5.532 r  ltrd/letter2[3]_i_1/O
                         net (fo=1, routed)           0.000     5.532    ltrd/letter2[3]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  ltrd/letter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    ltrd/CLK
    SLICE_X29Y92         FDRE                                         r  ltrd/letter2_reg[3]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.725ns (31.447%)  route 3.761ns (68.553%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.777     4.254    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.378 r  ltrd/letter1[1]_i_2/O
                         net (fo=3, routed)           0.984     5.362    ltrd/letter_buffer[1]
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.486 r  ltrd/letter3[1]_i_1/O
                         net (fo=1, routed)           0.000     5.486    ltrd/letter3[1]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  ltrd/letter3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    ltrd/CLK
    SLICE_X30Y95         FDRE                                         r  ltrd/letter3_reg[1]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 1.961ns (36.643%)  route 3.391ns (63.357%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.779     4.256    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT5 (Prop_lut5_I3_O)        0.152     4.408 r  ltrd/letter1[5]_i_4/O
                         net (fo=3, routed)           0.612     5.020    ltrd/letter_buffer[5]
    SLICE_X28Y93         LUT6 (Prop_lut6_I3_O)        0.332     5.352 r  ltrd/letter3[5]_i_2/O
                         net (fo=1, routed)           0.000     5.352    ltrd/letter3[5]_i_2_n_0
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.521     4.944    ltrd/CLK
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[5]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.725ns (32.416%)  route 3.597ns (67.584%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.779     4.256    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.380 r  ltrd/letter1[2]_i_2/O
                         net (fo=3, routed)           0.818     5.198    ltrd/letter_buffer[2]
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.322 r  ltrd/letter1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.322    ltrd/letter1[2]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[2]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrd/letter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.955ns (36.791%)  route 3.359ns (63.209%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=5, routed)           2.777     4.254    ltrd/switch_input_IBUF[3]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.152     4.406 r  ltrd/letter1[3]_i_2/O
                         net (fo=3, routed)           0.582     4.988    ltrd/letter_buffer[3]
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     5.314 r  ltrd/letter1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.314    ltrd/letter1[3]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[3]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 1.601ns (30.442%)  route 3.657ns (69.558%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X28Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.447 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.811     5.258    debEN/counter
    SLICE_X29Y103        FDRE                                         r  debEN/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505     4.927    debEN/CLK
    SLICE_X29Y103        FDRE                                         r  debEN/counter_reg[16]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 1.601ns (30.442%)  route 3.657ns (69.558%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.846     4.323    debEN/en_IBUF
    SLICE_X28Y99         LUT5 (Prop_lut5_I4_O)        0.124     4.447 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.811     5.258    debEN/counter
    SLICE_X29Y103        FDRE                                         r  debEN/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505     4.927    debEN/CLK
    SLICE_X29Y103        FDRE                                         r  debEN/counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acl/temp_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ltrd/prev_tilt_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.146ns (13.854%)  route 0.908ns (86.146%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE                         0.000     0.000 r  acl/temp_DATA_reg[0]/C
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  acl/temp_DATA_reg[0]/Q
                         net (fo=5, routed)           0.908     1.054    ltrd/prev_tilt_input_reg[1]_0[0]
    SLICE_X29Y96         FDRE                                         r  ltrd/prev_tilt_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    ltrd/CLK
    SLICE_X29Y96         FDRE                                         r  ltrd/prev_tilt_input_reg[0]/C

Slack:                    inf
  Source:                 acl/temp_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ltrd/prev_tilt_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.133ns (11.992%)  route 0.976ns (88.008%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE                         0.000     0.000 r  acl/temp_DATA_reg[1]/C
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  acl/temp_DATA_reg[1]/Q
                         net (fo=5, routed)           0.976     1.109    ltrd/prev_tilt_input_reg[1]_0[1]
    SLICE_X29Y96         FDRE                                         r  ltrd/prev_tilt_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    ltrd/CLK
    SLICE_X29Y96         FDRE                                         r  ltrd/prev_tilt_input_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.299ns (24.613%)  route 0.915ns (75.387%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.915     1.168    ltrd/reset_IBUF
    SLICE_X29Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.213 r  ltrd/letter2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.213    ltrd/letter2[3]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  ltrd/letter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    ltrd/CLK
    SLICE_X29Y92         FDRE                                         r  ltrd/letter2_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.299ns (24.604%)  route 0.915ns (75.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.915     1.169    ltrd/reset_IBUF
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.214 r  ltrd/letter1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.214    ltrd/letter1[0]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.299ns (24.566%)  route 0.917ns (75.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.917     1.170    ltrd/reset_IBUF
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.215 r  ltrd/letter3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.215    ltrd/letter3[3]_i_1_n_0
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    ltrd/CLK
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.299ns (24.546%)  route 0.918ns (75.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.918     1.171    ltrd/reset_IBUF
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.216 r  ltrd/letter3[5]_i_2/O
                         net (fo=1, routed)           0.000     1.216    ltrd/letter3[5]_i_2_n_0
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    ltrd/CLK
    SLICE_X28Y93         FDRE                                         r  ltrd/letter3_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.299ns (24.529%)  route 0.919ns (75.471%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.919     1.172    ltrd/reset_IBUF
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.217 r  ltrd/letter1[5]_i_2/O
                         net (fo=1, routed)           0.000     1.217    ltrd/letter1[5]_i_2_n_0
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.299ns (23.425%)  route 0.976ns (76.575%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.976     1.230    ltrd/reset_IBUF
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.275 r  ltrd/letter3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.275    ltrd/letter3[2]_i_1_n_0
    SLICE_X29Y93         FDRE                                         r  ltrd/letter3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    ltrd/CLK
    SLICE_X29Y93         FDRE                                         r  ltrd/letter3_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.299ns (23.388%)  route 0.978ns (76.612%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.978     1.232    ltrd/reset_IBUF
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.277 r  ltrd/letter3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.277    ltrd/letter3[0]_i_1_n_0
    SLICE_X29Y93         FDRE                                         r  ltrd/letter3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    ltrd/CLK
    SLICE_X29Y93         FDRE                                         r  ltrd/letter3_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/letter1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.299ns (23.194%)  route 0.989ns (76.806%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.989     1.242    ltrd/reset_IBUF
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.287 r  ltrd/letter1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.287    ltrd/letter1[2]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    ltrd/CLK
    SLICE_X28Y92         FDRE                                         r  ltrd/letter1_reg[2]/C





