$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module txuart $end
$scope module _witness_ $end
$var wire 1 n0 anyinit_procdff_600 $end
$var wire 8 n1 anyinit_procdff_601 $end
$var wire 1 n2 anyinit_procdff_602 $end
$var wire 1 n3 anyinit_procdff_604 $end
$var wire 1 n4 anyinit_procdff_606 $end
$var wire 1 n5 anyinit_procdff_608 $end
$var wire 1 n6 anyinit_procdff_610 $end
$var wire 1 n7 anyinit_procdff_612 $end
$var wire 1 n8 anyinit_procdff_614 $end
$var wire 24 n9 anyinit_procdff_615 $end
$var wire 1 n10 anyinit_procdff_616 $end
$var wire 1 n11 anyinit_procdff_618 $end
$var wire 1 n12 anyinit_procdff_620 $end
$var wire 8 n13 anyinit_procdff_621 $end
$var wire 1 n14 anyinit_procdff_624 $end
$var wire 1 n15 anyinit_procdff_626 $end
$var wire 1 n16 anyinit_procdff_628 $end
$var wire 1 n17 anyinit_procdff_630 $end
$var wire 1 n18 anyinit_procdff_632 $end
$var wire 1 n19 anyinit_procdff_634 $end
$var wire 1 n20 anyinit_procdff_636 $end
$var wire 1 n21 anyinit_procdff_638 $end
$var wire 1 n22 anyinit_procdff_640 $end
$var wire 1 n23 anyinit_procdff_642 $end
$var wire 1 n24 anyinit_procdff_644 $end
$var wire 1 n25 anyinit_procdff_646 $end
$var wire 1 n26 anyinit_procdff_647 $end
$var wire 8 n27 anyinit_procdff_648 $end
$var wire 1 n28 anyinit_procdff_649 $end
$var wire 1 n29 anyinit_procdff_651 $end
$var wire 1 n30 anyinit_procdff_652 $end
$var wire 8 n31 anyinit_procdff_653 $end
$var wire 1 n32 anyinit_procdff_654 $end
$var wire 8 n33 anyinit_procdff_655 $end
$var wire 1 n34 anyinit_procdff_656 $end
$var wire 1 n35 anyinit_procdff_658 $end
$var wire 1 n36 anyinit_procdff_661 $end
$var wire 1 n37 anyinit_procdff_662 $end
$var wire 1 n38 anyinit_procdff_663 $end
$var wire 8 n39 anyinit_procdff_664 $end
$var wire 1 n40 anyseq_auto_setundef_cc_533_execute_685 $end
$var wire 1 n41 anyseq_auto_setundef_cc_533_execute_687 $end
$var wire 1 n42 anyseq_auto_setundef_cc_533_execute_689 $end
$var wire 1 n43 anyseq_auto_setundef_cc_533_execute_691 $end
$var wire 1 n44 anyseq_auto_setundef_cc_533_execute_693 $end
$var wire 1 n45 anyseq_auto_setundef_cc_533_execute_695 $end
$var wire 1 n46 anyseq_auto_setundef_cc_533_execute_697 $end
$var wire 1 n47 anyseq_auto_setundef_cc_533_execute_699 $end
$var wire 1 n48 anyseq_auto_setundef_cc_533_execute_701 $end
$var wire 1 n49 anyseq_auto_setundef_cc_533_execute_703 $end
$var wire 1 n50 anyseq_auto_setundef_cc_533_execute_705 $end
$var wire 1 n51 anyseq_auto_setundef_cc_533_execute_707 $end
$var wire 1 n52 anyseq_auto_setundef_cc_533_execute_709 $end
$var wire 1 n53 anyseq_auto_setundef_cc_533_execute_711 $end
$var wire 1 n54 anyseq_auto_setundef_cc_533_execute_713 $end
$var wire 1 n55 anyseq_auto_setundef_cc_533_execute_715 $end
$var wire 1 n56 anyseq_auto_setundef_cc_533_execute_717 $end
$var wire 1 n57 anyseq_auto_setundef_cc_533_execute_719 $end
$var wire 1 n58 anyseq_auto_setundef_cc_533_execute_721 $end
$var wire 1 n59 anyseq_auto_setundef_cc_533_execute_723 $end
$var wire 1 n60 anyseq_auto_setundef_cc_533_execute_725 $end
$var wire 1 n61 anyseq_auto_setundef_cc_533_execute_727 $end
$var wire 1 n62 anyseq_auto_setundef_cc_533_execute_729 $end
$var wire 1 n63 anyseq_auto_setundef_cc_533_execute_731 $end
$var wire 1 n64 anyseq_auto_setundef_cc_533_execute_733 $end
$var wire 1 n65 anyseq_auto_setundef_cc_533_execute_735 $end
$var wire 1 n66 anyseq_auto_setundef_cc_533_execute_737 $end
$upscope $end
$var wire 1 n67 baud_stb $end
$var wire 24 n68 counter $end
$var wire 1 n69 f_past_valid $end
$var wire 8 n70 fv_data $end
$var wire 1 n71 i_clk $end
$var wire 8 n72 i_data $end
$var wire 1 n73 i_wr $end
$var wire 9 n74 lcl_data $end
$var wire 1 n75 o_busy $end
$var wire 1 n76 o_uart_tx $end
$var wire 4 n77 state $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n71
b0 n0
b00000000 n1
b0 n2
b0 n3
b0 n4
b0 n5
b0 n6
b0 n7
b0 n8
b000000000000000000000000 n9
b0 n10
b0 n11
b0 n12
b10000000 n13
b0 n14
b0 n15
b0 n16
b0 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b0 n25
b0 n26
b00000000 n27
b0 n28
b0 n29
b0 n30
b00000000 n31
b0 n32
b00000000 n33
b0 n34
b0 n35
b0 n36
b0 n37
b1 n38
b10000000 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b0 n63
b0 n64
b0 n65
b0 n66
b0 n67
b000000000000000000000100 n68
b0 n69
b00011001 n70
b00000000 n72
b0 n73
b011111110 n74
b1 n75
b0 n76
b1000 n77
#5
b0 n71
#10
1!
b00000000000000000000000000000001 t
b1 n71
b0 n0
b01111111 n1
b0 n2
b0 n3
b0 n4
b0 n5
b1 n6
b1 n7
b1 n8
b000000000000000000000011 n9
b0 n10
b1 n11
b0 n12
b00000000 n13
b0 n14
b0 n15
b0 n16
b0 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b1 n23
b0 n24
b1 n25
b0 n26
b00000000 n27
b0 n28
b0 n29
b0 n30
b00000000 n31
b1 n32
b00011001 n33
b0 n34
b0 n35
b0 n36
b1 n37
b0 n38
b00000000 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b0 n63
b0 n64
b0 n65
b0 n66
b0 n67
b000000000000000000000011 n68
b1 n69
b00011001 n70
b10000000 n72
b0 n73
b011111110 n74
b1 n75
b0 n76
b1000 n77
#15
b0 n71
#20
1!
b00000000000000000000000000000010 t
b1 n71
b0 n0
b01111111 n1
b0 n2
b0 n3
b0 n4
b1 n5
b1 n6
b1 n7
b1 n8
b000000000000000000000010 n9
b1 n10
b1 n11
b0 n12
b10000000 n13
b0 n14
b0 n15
b0 n16
b0 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b1 n23
b0 n24
b1 n25
b0 n26
b10000000 n27
b0 n28
b0 n29
b0 n30
b10000000 n31
b1 n32
b00011001 n33
b0 n34
b1 n35
b0 n36
b1 n37
b0 n38
b10000000 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b0 n63
b0 n64
b0 n65
b0 n66
b0 n67
b000000000000000000000010 n68
b1 n69
b00011001 n70
b00000000 n72
b0 n73
b011111110 n74
b1 n75
b0 n76
b1000 n77
#25
b0 n71
#30
1!
b00000000000000000000000000000011 t
b1 n71
b0 n0
b01111111 n1
b0 n2
b0 n3
b0 n4
b1 n5
b1 n6
b1 n7
b1 n8
b000000000000000000000001 n9
b1 n10
b1 n11
b0 n12
b00000000 n13
b0 n14
b0 n15
b0 n16
b0 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b1 n23
b0 n24
b1 n25
b0 n26
b00000000 n27
b0 n28
b0 n29
b0 n30
b00000000 n31
b1 n32
b00011001 n33
b0 n34
b1 n35
b0 n36
b1 n37
b0 n38
b00000000 n39
b1 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b1 n51
b1 n52
b1 n53
b1 n54
b1 n55
b1 n56
b0 n57
b1 n58
b1 n59
b0 n60
b0 n61
b0 n62
b0 n63
b0 n64
b0 n65
b0 n66
b0 n67
b000000000000000000000001 n68
b1 n69
b00011001 n70
b01111111 n72
b0 n73
b011111110 n74
b1 n75
b0 n76
b1000 n77
#35
b0 n71
#40
1!
b00000000000000000000000000000100 t
b1 n71
b0 n0
b01111111 n1
b0 n2
b0 n3
b0 n4
b1 n5
b1 n6
b1 n7
b1 n8
b000000000000000000000000 n9
b1 n10
b1 n11
b0 n12
b01111111 n13
b1 n14
b1 n15
b1 n16
b1 n17
b1 n18
b1 n19
b0 n20
b1 n21
b1 n22
b1 n23
b0 n24
b1 n25
b0 n26
b01111111 n27
b0 n28
b0 n29
b0 n30
b01111111 n31
b1 n32
b00011001 n33
b0 n34
b1 n35
b0 n36
b1 n37
b0 n38
b01111111 n39
b1 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b1 n48
b0 n49
b0 n50
b1 n51
b1 n52
b1 n53
b1 n54
b1 n55
b0 n56
b0 n57
b1 n58
b1 n59
b0 n60
b0 n61
b0 n62
b0 n63
b0 n64
b1 n65
b1 n66
b1 n67
b000000000000000000000000 n68
b1 n69
b00011001 n70
b11111111 n72
b1 n73
b011111110 n74
b1 n75
b0 n76
b1000 n77
#45
b0 n71
#50
1!
b00000000000000000000000000000101 t
b1 n71
b1 n0
b01111111 n1
b0 n2
b0 n3
b0 n4
b0 n5
b1 n6
b1 n7
b0 n8
b111111111111111111111111 n9
b1 n10
b1 n11
b1 n12
b11111111 n13
b1 n14
b1 n15
b1 n16
b1 n17
b1 n18
b0 n19
b0 n20
b1 n21
b1 n22
b1 n23
b0 n24
b1 n25
b1 n26
b11111111 n27
b0 n28
b1 n29
b0 n30
b11111111 n31
b0 n32
b00011001 n33
b0 n34
b1 n35
b1 n36
b1 n37
b1 n38
b11111111 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n47
b0 n48
b0 n49
b0 n50
b0 n51
b0 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b0 n62
b0 n63
b0 n64
b0 n65
b0 n66
b0 n67
b000000000000001101100011 n68
b1 n69
b00011001 n70
b11111111 n72
b1 n73
b101111111 n74
b1 n75
b1 n76
b1111 n77
#55
b0 n71
#60
1!
b00000000000000000000000000000110 t
b1 n71
