
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_decoder.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_decoder.v' to AST representation.
Generating RTLIL representation for module `\toast_decoder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_MEM_stage.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_MEM_stage.v' to AST representation.
Generating RTLIL representation for module `\toast_MEM_stage'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_control.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_control.v' to AST representation.
Generating RTLIL representation for module `\toast_control'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_branchgen.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_branchgen.v' to AST representation.
Generating RTLIL representation for module `\toast_branchgen'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_alu.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_alu.v' to AST representation.
Generating RTLIL representation for module `\toast_alu'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_IF_stage.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_IF_stage.v' to AST representation.
Generating RTLIL representation for module `\toast_IF_stage'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_top.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_top.v' to AST representation.
Generating RTLIL representation for module `\toast_top'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_EX_stage.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_EX_stage.v' to AST representation.
Generating RTLIL representation for module `\toast_EX_stage'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_ID_stage.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_ID_stage.v' to AST representation.
Generating RTLIL representation for module `\toast_ID_stage'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_WB_stage.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_WB_stage.v' to AST representation.
Generating RTLIL representation for module `\toast_WB_stage'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /openlane/designs/toast_top/src/toast_regfile.v
Parsing SystemVerilog input from `/openlane/designs/toast_top/src/toast_regfile.v' to AST representation.
Generating RTLIL representation for module `\toast_regfile'.
Successfully finished Verilog frontend.

12. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/toast_top/runs/delay_four/tmp/synthesis/hierarchy.dot'.
Dumping module toast_top to page 1.

13. Executing HIERARCHY pass (managing design hierarchy).

13.1. Analyzing design hierarchy..
Top module:  \toast_top
Used module:     \toast_WB_stage
Used module:     \toast_MEM_stage
Used module:     \toast_EX_stage
Used module:         \toast_alu
Used module:     \toast_branchgen
Used module:     \toast_ID_stage
Used module:         \toast_regfile
Used module:         \toast_decoder
Used module:     \toast_IF_stage
Used module:     \toast_control

13.2. Analyzing design hierarchy..
Top module:  \toast_top
Used module:     \toast_WB_stage
Used module:     \toast_MEM_stage
Used module:     \toast_EX_stage
Used module:         \toast_alu
Used module:     \toast_branchgen
Used module:     \toast_ID_stage
Used module:         \toast_regfile
Used module:         \toast_decoder
Used module:     \toast_IF_stage
Used module:     \toast_control
Removed 0 unused modules.

14. Executing TRIBUF pass.

15. Executing SYNTH pass.

15.1. Executing HIERARCHY pass (managing design hierarchy).

15.1.1. Analyzing design hierarchy..
Top module:  \toast_top
Used module:     \toast_WB_stage
Used module:     \toast_MEM_stage
Used module:     \toast_EX_stage
Used module:         \toast_alu
Used module:     \toast_branchgen
Used module:     \toast_ID_stage
Used module:         \toast_regfile
Used module:         \toast_decoder
Used module:     \toast_IF_stage
Used module:     \toast_control

15.1.2. Analyzing design hierarchy..
Top module:  \toast_top
Used module:     \toast_WB_stage
Used module:     \toast_MEM_stage
Used module:     \toast_EX_stage
Used module:         \toast_alu
Used module:     \toast_branchgen
Used module:     \toast_ID_stage
Used module:         \toast_regfile
Used module:         \toast_decoder
Used module:     \toast_IF_stage
Used module:     \toast_control
Removed 0 unused modules.

15.2. Executing PROC pass (convert processes to netlists).

15.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

15.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_regfile.v:74$213 in module toast_regfile.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_ID_stage.v:244$153 in module toast_ID_stage.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150 in module toast_ID_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148 in module toast_ID_stage.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_EX_stage.v:164$144 in module toast_EX_stage.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_EX_stage.v:138$141 in module toast_EX_stage.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_EX_stage.v:113$139 in module toast_EX_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135 in module toast_EX_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_IF_stage.v:72$134 in module toast_IF_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_IF_stage.v:57$131 in module toast_IF_stage.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_IF_stage.v:49$128 in module toast_IF_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_alu.v:46$121 in module toast_alu.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_alu.v:19$112 in module toast_alu.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_branchgen.v:47$109 in module toast_branchgen.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_branchgen.v:37$105 in module toast_branchgen.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_control.v:203$101 in module toast_control.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_control.v:196$99 in module toast_control.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_control.v:161$82 in module toast_control.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_control.v:136$76 in module toast_control.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_control.v:106$54 in module toast_control.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_control.v:79$32 in module toast_control.
Removed 4 dead cases from process $proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:185$31 in module toast_MEM_stage.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:185$31 in module toast_MEM_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:174$29 in module toast_MEM_stage.
Removed 1 dead cases from process $proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28 in module toast_MEM_stage.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28 in module toast_MEM_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:102$27 in module toast_MEM_stage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21 in module toast_MEM_stage.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2 in module toast_decoder.
Removed a total of 5 dead cases.

15.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 41 redundant assignments.
Promoted 86 assignments to connections.

15.2.4. Executing PROC_INIT pass (extract init attributes).

15.2.5. Executing PROC_ARST pass (detect async resets in processes).

15.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~49 debug messages>

15.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
Creating decoders for process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:74$213'.
     1/3: $1$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$221
     2/3: $1$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_DATA[31:0]$220
     3/3: $1$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_ADDR[4:0]$219
Creating decoders for process `\toast_WB_stage.$proc$/openlane/designs/toast_top/src/toast_WB_stage.v:25$166'.
Creating decoders for process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:257$161'.
Creating decoders for process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:244$153'.
     1/2: $0\rs2_rd_data[31:0]
     2/2: $0\rs1_rd_data[31:0]
Creating decoders for process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
     1/11: $0\ID_mem_op_o[3:0]
     2/11: $0\ID_jump_en_o[0:0]
     3/11: $0\ID_memtoreg_o[0:0]
     4/11: $0\ID_rd_wr_en_o[0:0]
     5/11: $0\ID_mem_rd_en_o[0:0]
     6/11: $0\ID_mem_wr_en_o[0:0]
     7/11: $0\ID_branch_flag_o[0:0]
     8/11: $0\ID_branch_op_o[1:0]
     9/11: $0\ID_alu_ctrl_o[3:0]
    10/11: $0\ID_alu_source_sel_o[1:0]
    11/11: $0\ID_pc_o[31:0]
Creating decoders for process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
     1/6: $0\ID_exception_o[0:0]
     2/6: $0\ID_imm2_o[31:0]
     3/6: $0\ID_imm1_o[31:0]
     4/6: $0\ID_rs2_addr_o[4:0]
     5/6: $0\ID_rs1_addr_o[4:0]
     6/6: $0\ID_rd_addr_o[4:0]
Creating decoders for process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:164$144'.
     1/1: $0\EX_branch_en_o[0:0]
Creating decoders for process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:138$141'.
     1/2: $2\alu_op2[31:0]
     2/2: $1\alu_op2[31:0]
Creating decoders for process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:113$139'.
     1/2: $2\alu_op1[31:0]
     2/2: $1\alu_op1[31:0]
Creating decoders for process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
     1/11: $0\EX_alu_result_o[31:0]
     2/11: $0\EX_exception_o[0:0]
     3/11: $0\EX_rs2_data_o[31:0]
     4/11: $0\EX_pc_dest_o[31:0]
     5/11: $0\EX_rs2_addr_o[4:0]
     6/11: $0\EX_rd_wr_en_o[0:0]
     7/11: $0\EX_rd_addr_o[4:0]
     8/11: $0\EX_memtoreg_o[0:0]
     9/11: $0\EX_mem_op_o[3:0]
    10/11: $0\EX_mem_rd_en_o[0:0]
    11/11: $0\EX_mem_wr_en_o[0:0]
Creating decoders for process `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:72$134'.
     1/1: $1\IF_instruction_o[31:0]
Creating decoders for process `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:57$131'.
     1/2: $0\IF_pc_o[31:0]
     2/2: $0\IMEM_addr_o[31:0]
Creating decoders for process `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:49$128'.
     1/3: $3\pc_next[31:0]
     2/3: $2\pc_next[31:0]
     3/3: $1\pc_next[31:0]
Creating decoders for process `\toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:46$121'.
     1/1: $1\test_result_o[0:0]
Creating decoders for process `\toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:19$112'.
     1/1: $1\alu_result_o[31:0]
Creating decoders for process `\toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:47$109'.
     1/1: $1\pc_dest_o[31:0]
Creating decoders for process `\toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:37$105'.
     1/1: $1\regdata[31:0]
Creating decoders for process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:212$103'.
Creating decoders for process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:203$101'.
     1/1: $0\IF_ID_Flush2[0:0]
Creating decoders for process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:196$99'.
     1/1: $1\IF_ID_Flush1[0:0]
Creating decoders for process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:161$82'.
     1/3: $3\stall_o[0:0]
     2/3: $2\stall_o[0:0]
     3/3: $1\stall_o[0:0]
Creating decoders for process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:136$76'.
     1/1: $1\forwardM_o[0:0]
Creating decoders for process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:106$54'.
     1/2: $2\forwardB_o[1:0]
     2/2: $1\forwardB_o[1:0]
Creating decoders for process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:79$32'.
     1/2: $2\forwardA_o[1:0]
     2/2: $1\forwardA_o[1:0]
Creating decoders for process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:185$31'.
     1/5: $5\MEM_dout_o[31:0]
     2/5: $4\MEM_dout_o[31:0]
     3/5: $3\MEM_dout_o[31:0]
     4/5: $2\MEM_dout_o[31:0]
     5/5: $1\MEM_dout_o[31:0]
Creating decoders for process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:174$29'.
     1/2: $0\byte_addr[1:0]
     2/2: $0\mem_op[3:0]
Creating decoders for process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28'.
     1/8: $3\byte_en[3:0]
     2/8: $3\DMEM_wr_data_o[31:0]
     3/8: $2\misaligned_store[0:0]
     4/8: $2\byte_en[3:0]
     5/8: $2\DMEM_wr_data_o[31:0]
     6/8: $1\byte_en[3:0]
     7/8: $1\DMEM_wr_data_o[31:0]
     8/8: $1\misaligned_store[0:0]
Creating decoders for process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:102$27'.
     1/1: $1\wr_data[31:0]
Creating decoders for process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:92$24'.
Creating decoders for process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
     1/5: $0\MEM_exception_o[0:0]
     2/5: $0\MEM_rd_addr_o[4:0]
     3/5: $0\MEM_rd_wr_en_o[0:0]
     4/5: $0\MEM_alu_result_o[31:0]
     5/5: $0\MEM_memtoreg_o[0:0]
Creating decoders for process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
     1/21: $3\mem_op_o[3:0]
     2/21: $2\mem_op_o[3:0]
     3/21: $4\alu_op_o[3:0]
     4/21: $2\branch_flag_o[0:0]
     5/21: $3\alu_op_o[3:0]
     6/21: $2\alu_op_o[3:0]
     7/21: $1\alu_op_o[3:0]
     8/21: $1\rd_wr_en_o[0:0]
     9/21: $1\mem_op_o[3:0]
    10/21: $1\jump_en_o[0:0]
    11/21: $1\memtoreg_o[0:0]
    12/21: $1\mem_rd_en_o[0:0]
    13/21: $1\mem_wr_en_o[0:0]
    14/21: $1\branch_flag_o[0:0]
    15/21: $1\branch_op_o[1:0]
    16/21: $1\alu_source_sel_o[1:0]
    17/21: $1\imm2_o[31:0]
    18/21: $1\imm1_o[31:0]
    19/21: $1\rs2_addr_o[4:0]
    20/21: $1\rs1_addr_o[4:0]
    21/21: $1\rd_addr_o[4:0]
Creating decoders for process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.

15.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\toast_regfile.\i' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$169_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$170_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$171_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$172_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$173_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$174_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$175_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$176_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$177_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$178_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$179_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$180_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$181_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$182_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$183_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$184_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$185_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$186_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$187_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$188_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$189_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$190_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$191_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$192_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$193_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$194_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$195_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$196_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$197_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$198_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$199_EN' from process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
No latch inferred for signal `\toast_WB_stage.\WB_rd_addr_o' from process `\toast_WB_stage.$proc$/openlane/designs/toast_top/src/toast_WB_stage.v:25$166'.
No latch inferred for signal `\toast_WB_stage.\WB_rd_wr_data_o' from process `\toast_WB_stage.$proc$/openlane/designs/toast_top/src/toast_WB_stage.v:25$166'.
No latch inferred for signal `\toast_WB_stage.\WB_rd_wr_en_o' from process `\toast_WB_stage.$proc$/openlane/designs/toast_top/src/toast_WB_stage.v:25$166'.
No latch inferred for signal `\toast_ID_stage.\ID_rs1_data_o' from process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:257$161'.
No latch inferred for signal `\toast_ID_stage.\ID_rs2_data_o' from process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:257$161'.
No latch inferred for signal `\toast_EX_stage.\alu_op2' from process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:138$141'.
No latch inferred for signal `\toast_EX_stage.\alu_op1' from process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:113$139'.
No latch inferred for signal `\toast_IF_stage.\IF_instruction_o' from process `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:72$134'.
No latch inferred for signal `\toast_IF_stage.\pc_next' from process `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:49$128'.
No latch inferred for signal `\toast_alu.\test_result_o' from process `\toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:46$121'.
No latch inferred for signal `\toast_alu.\alu_result_o' from process `\toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:19$112'.
No latch inferred for signal `\toast_branchgen.\pc_dest_o' from process `\toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:47$109'.
No latch inferred for signal `\toast_branchgen.\regdata' from process `\toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:37$105'.
No latch inferred for signal `\toast_control.\EX_flush_o' from process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:212$103'.
No latch inferred for signal `\toast_control.\IF_ID_Flush1' from process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:196$99'.
No latch inferred for signal `\toast_control.\stall_o' from process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:161$82'.
No latch inferred for signal `\toast_control.\forwardM_o' from process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:136$76'.
No latch inferred for signal `\toast_control.\forwardB_o' from process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:106$54'.
No latch inferred for signal `\toast_control.\forwardA_o' from process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:79$32'.
No latch inferred for signal `\toast_MEM_stage.\MEM_dout_o' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:185$31'.
No latch inferred for signal `\toast_MEM_stage.\DMEM_wr_data_o' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28'.
No latch inferred for signal `\toast_MEM_stage.\misaligned_store' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28'.
No latch inferred for signal `\toast_MEM_stage.\byte_en' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28'.
No latch inferred for signal `\toast_MEM_stage.\wr_data' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:102$27'.
No latch inferred for signal `\toast_MEM_stage.\DMEM_addr_o' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:92$24'.
No latch inferred for signal `\toast_MEM_stage.\DMEM_wr_byte_en_o' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:92$24'.
No latch inferred for signal `\toast_MEM_stage.\DMEM_rst_o' from process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:92$24'.
No latch inferred for signal `\toast_decoder.\rd_addr_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\rs1_addr_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\rs2_addr_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\imm1_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\imm2_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\alu_source_sel_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\alu_op_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\branch_op_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\branch_flag_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\mem_wr_en_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\mem_rd_en_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\rd_wr_en_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\memtoreg_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\jump_en_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\mem_op_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\exception_o' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
No latch inferred for signal `\toast_decoder.\OPCODE' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
No latch inferred for signal `\toast_decoder.\FUNCT3' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
No latch inferred for signal `\toast_decoder.\FUNCT7' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
No latch inferred for signal `\toast_decoder.\IMM_I' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
No latch inferred for signal `\toast_decoder.\IMM_S' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
No latch inferred for signal `\toast_decoder.\IMM_B' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
No latch inferred for signal `\toast_decoder.\IMM_U' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
No latch inferred for signal `\toast_decoder.\IMM_J' from process `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.

15.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_ADDR' using process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:74$213'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_DATA' using process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:74$213'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\toast_regfile.$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN' using process `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:74$213'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\toast_ID_stage.\rs1_rd_data' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:244$153'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\toast_ID_stage.\rs2_rd_data' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:244$153'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_pc_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_alu_source_sel_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_alu_ctrl_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_mem_wr_en_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_mem_rd_en_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_rd_wr_en_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_memtoreg_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_mem_op_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_jump_en_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_branch_op_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_branch_flag_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_exception_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_imm1_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_imm2_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_rs1_addr_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_rs2_addr_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\toast_ID_stage.\ID_rd_addr_o' using process `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_branch_en_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:164$144'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_exception_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_mem_wr_en_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_mem_rd_en_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_mem_op_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_memtoreg_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_rd_wr_en_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_rd_addr_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_rs2_addr_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_rs2_data_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_pc_dest_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\toast_EX_stage.\EX_alu_result_o' using process `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\toast_IF_stage.\IMEM_addr_o' using process `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:57$131'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\toast_IF_stage.\IF_pc_o' using process `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:57$131'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\toast_control.\IF_ID_Flush2' using process `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:203$101'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\toast_MEM_stage.\mem_op' using process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:174$29'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\toast_MEM_stage.\byte_addr' using process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:174$29'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\toast_MEM_stage.\MEM_memtoreg_o' using process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\toast_MEM_stage.\MEM_alu_result_o' using process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\toast_MEM_stage.\MEM_rd_wr_en_o' using process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\toast_MEM_stage.\MEM_rd_addr_o' using process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\toast_MEM_stage.\MEM_exception_o' using process `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
  created $dff cell `$procdff$903' with positive edge clock.

15.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

15.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:0$253'.
Found and cleaned up 1 empty switch in `\toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:74$213'.
Removing empty process `toast_regfile.$proc$/openlane/designs/toast_top/src/toast_regfile.v:74$213'.
Removing empty process `toast_WB_stage.$proc$/openlane/designs/toast_top/src/toast_WB_stage.v:25$166'.
Removing empty process `toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:257$161'.
Found and cleaned up 1 empty switch in `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:244$153'.
Removing empty process `toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:244$153'.
Found and cleaned up 2 empty switches in `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
Removing empty process `toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:190$150'.
Found and cleaned up 1 empty switch in `\toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
Removing empty process `toast_ID_stage.$proc$/openlane/designs/toast_top/src/toast_ID_stage.v:170$148'.
Found and cleaned up 3 empty switches in `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:164$144'.
Removing empty process `toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:164$144'.
Found and cleaned up 2 empty switches in `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:138$141'.
Removing empty process `toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:138$141'.
Found and cleaned up 2 empty switches in `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:113$139'.
Removing empty process `toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:113$139'.
Found and cleaned up 1 empty switch in `\toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
Removing empty process `toast_EX_stage.$proc$/openlane/designs/toast_top/src/toast_EX_stage.v:81$135'.
Found and cleaned up 1 empty switch in `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:72$134'.
Removing empty process `toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:72$134'.
Found and cleaned up 1 empty switch in `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:57$131'.
Removing empty process `toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:57$131'.
Found and cleaned up 3 empty switches in `\toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:49$128'.
Removing empty process `toast_IF_stage.$proc$/openlane/designs/toast_top/src/toast_IF_stage.v:49$128'.
Found and cleaned up 1 empty switch in `\toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:46$121'.
Removing empty process `toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:46$121'.
Found and cleaned up 1 empty switch in `\toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:19$112'.
Removing empty process `toast_alu.$proc$/openlane/designs/toast_top/src/toast_alu.v:19$112'.
Found and cleaned up 1 empty switch in `\toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:47$109'.
Removing empty process `toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:47$109'.
Found and cleaned up 1 empty switch in `\toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:37$105'.
Removing empty process `toast_branchgen.$proc$/openlane/designs/toast_top/src/toast_branchgen.v:37$105'.
Removing empty process `toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:212$103'.
Found and cleaned up 1 empty switch in `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:203$101'.
Removing empty process `toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:203$101'.
Found and cleaned up 1 empty switch in `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:196$99'.
Removing empty process `toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:196$99'.
Found and cleaned up 3 empty switches in `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:161$82'.
Removing empty process `toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:161$82'.
Found and cleaned up 1 empty switch in `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:136$76'.
Removing empty process `toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:136$76'.
Found and cleaned up 2 empty switches in `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:106$54'.
Removing empty process `toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:106$54'.
Found and cleaned up 2 empty switches in `\toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:79$32'.
Removing empty process `toast_control.$proc$/openlane/designs/toast_top/src/toast_control.v:79$32'.
Found and cleaned up 5 empty switches in `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:185$31'.
Removing empty process `toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:185$31'.
Found and cleaned up 1 empty switch in `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:174$29'.
Removing empty process `toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:174$29'.
Found and cleaned up 3 empty switches in `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28'.
Removing empty process `toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:113$28'.
Found and cleaned up 1 empty switch in `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:102$27'.
Removing empty process `toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:102$27'.
Removing empty process `toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:92$24'.
Found and cleaned up 1 empty switch in `\toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
Removing empty process `toast_MEM_stage.$proc$/openlane/designs/toast_top/src/toast_MEM_stage.v:71$21'.
Found and cleaned up 6 empty switches in `\toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
Removing empty process `toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:107$2'.
Removing empty process `toast_decoder.$proc$/openlane/designs/toast_top/src/toast_decoder.v:94$1'.
Cleaned up 49 empty switches.

15.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_regfile.
<suppressed ~3 debug messages>
Optimizing module toast_WB_stage.
Optimizing module toast_ID_stage.
<suppressed ~11 debug messages>
Optimizing module toast_EX_stage.
<suppressed ~4 debug messages>
Optimizing module toast_top.
Optimizing module toast_IF_stage.
<suppressed ~3 debug messages>
Optimizing module toast_alu.
<suppressed ~1 debug messages>
Optimizing module toast_branchgen.
Optimizing module toast_control.
<suppressed ~21 debug messages>
Optimizing module toast_MEM_stage.
<suppressed ~22 debug messages>
Optimizing module toast_decoder.
<suppressed ~10 debug messages>

15.3. Executing FLATTEN pass (flatten design).
Deleting now unused module toast_regfile.
Deleting now unused module toast_WB_stage.
Deleting now unused module toast_ID_stage.
Deleting now unused module toast_EX_stage.
Deleting now unused module toast_IF_stage.
Deleting now unused module toast_alu.
Deleting now unused module toast_branchgen.
Deleting now unused module toast_control.
Deleting now unused module toast_MEM_stage.
Deleting now unused module toast_decoder.
<suppressed ~10 debug messages>

15.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 12 unused cells and 371 unused wires.
<suppressed ~17 debug messages>

15.6. Executing CHECK pass (checking for obvious problems).
Checking module toast_top...
Found and reported 0 problems.

15.7. Executing OPT pass (performing simple optimizations).

15.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~396 debug messages>
Removed a total of 132 cells.

15.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\id_stage_i.\decoder_i.$procmux$667.
    dead port 2/2 on $mux $flatten\id_stage_i.\decoder_i.$procmux$677.
    dead port 2/2 on $mux $flatten\id_stage_i.\decoder_i.$procmux$694.
    dead port 2/2 on $mux $flatten\id_stage_i.\decoder_i.$procmux$708.
    dead port 2/2 on $mux $flatten\id_stage_i.\decoder_i.$procmux$727.
    dead port 2/2 on $mux $flatten\id_stage_i.\decoder_i.$procmux$748.
    dead port 1/2 on $mux $flatten\control_i.$procmux$506.
    dead port 2/2 on $mux $flatten\control_i.$procmux$508.
    dead port 2/2 on $mux $flatten\control_i.$procmux$514.
    dead port 1/2 on $mux $flatten\control_i.$procmux$526.
    dead port 1/2 on $mux $flatten\control_i.$procmux$535.
    dead port 1/2 on $mux $flatten\if_stage_i.$procmux$459.
    dead port 1/2 on $mux $flatten\if_stage_i.$procmux$462.
    dead port 1/2 on $mux $flatten\if_stage_i.$procmux$468.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$545.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$555.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$564.
    dead port 1/2 on $mux $flatten\ex_stage_i.$procmux$398.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$576.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$596.
    dead port 1/2 on $mux $flatten\ex_stage_i.$procmux$408.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$603.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$610.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$619.
    dead port 2/2 on $mux $flatten\mem_stage_i.$procmux$628.
Removed 25 multiplexer ports.
<suppressed ~64 debug messages>

15.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$687: { $auto$opt_reduce.cc:134:opt_pmux$910 $auto$opt_reduce.cc:134:opt_pmux$908 $auto$opt_reduce.cc:134:opt_pmux$906 }
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$704: $auto$opt_reduce.cc:134:opt_pmux$912
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$778: $auto$opt_reduce.cc:134:opt_pmux$914
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$804: { $auto$opt_reduce.cc:134:opt_pmux$916 $flatten\id_stage_i.\decoder_i.$procmux$765_CMP }
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$809: { $auto$opt_reduce.cc:134:opt_pmux$922 $auto$opt_reduce.cc:134:opt_pmux$920 $auto$opt_reduce.cc:134:opt_pmux$918 }
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$818: { $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$85_Y $auto$opt_reduce.cc:134:opt_pmux$926 $flatten\id_stage_i.\decoder_i.$procmux$766_CMP $auto$opt_reduce.cc:134:opt_pmux$924 $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$87_Y }
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$830: $auto$opt_reduce.cc:134:opt_pmux$928
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$836: $auto$opt_reduce.cc:134:opt_pmux$930
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$847: $auto$opt_reduce.cc:134:opt_pmux$932
    Consolidated identical input bits for $mux cell $flatten\id_stage_i.\regfile_i.$procmux$286:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216
      New ports: A=1'0, B=1'1, Y=$flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0]
      New connections: $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [31:1] = { $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] $flatten\id_stage_i.\regfile_i.$0$memwr$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:92$200_EN[31:0]$216 [0] }
    New ctrl vector for $pmux cell $flatten\mem_stage_i.$procmux$607: $auto$opt_reduce.cc:134:opt_pmux$934
  Optimizing cells in module \toast_top.
Performed a total of 11 changes.

15.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

15.7.6. Executing OPT_DFF pass (perform DFF optimizations).

15.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 0 unused cells and 165 unused wires.
<suppressed ~1 debug messages>

15.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.7.9. Rerunning OPT passes. (Maybe there is more to do..)

15.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

15.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
    New ctrl vector for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$763: { $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$84_Y $auto$opt_reduce.cc:134:opt_pmux$936 }
  Optimizing cells in module \toast_top.
Performed a total of 1 changes.

15.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

15.7.13. Executing OPT_DFF pass (perform DFF optimizations).

15.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

15.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.7.16. Rerunning OPT passes. (Maybe there is more to do..)

15.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

15.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

15.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.7.20. Executing OPT_DFF pass (perform DFF optimizations).

15.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

15.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.7.23. Finished OPT passes. (There is nothing left to do.)

15.8. Executing FSM pass (extract and optimize FSM).

15.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register toast_top.id_stage_i.ID_alu_ctrl_o.
Not marking toast_top.id_stage_i.ID_alu_source_sel_o as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toast_top.id_stage_i.ID_branch_op_o as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking toast_top.id_stage_i.ID_mem_op_o as FSM state register:
    Users of register don't seem to benefit from recoding.

15.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\id_stage_i.ID_alu_ctrl_o' from module `\toast_top'.
  found $dff cell for state register: $flatten\id_stage_i.$procdff$867
  root of input selection tree: $flatten\id_stage_i.$0\ID_alu_ctrl_o[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $flatten\id_stage_i.$logic_or$/openlane/designs/toast_top/src/toast_ID_stage.v:192$152_Y
  found ctrl input: \if_stage_i.stall_i
  found ctrl input: $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$85_Y
  found ctrl input: $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:168$93_Y
  found ctrl input: $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$84_Y
  found state code: 4'0000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$906
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$908
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$910
  found state code: 4'1010
  found state code: 4'1001
  found state code: 4'1000
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$665_CMP
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$673_CMP
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$722_CMP
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$664_CMP
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$674_CMP
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$689_CMP
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$688_CMP
  found state code: 4'0101
  found ctrl input: \id_stage_i.decoder_i.instruction_i [30]
  found state code: 4'0110
  found state code: 4'0111
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: $flatten\id_stage_i.\decoder_i.$procmux$666_CMP
  found state code: 4'0001
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$475_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$476_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$477_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$480_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$481_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$482_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$483_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$484_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$485_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$486_CMP
  found ctrl output: $flatten\ex_stage_i.\alu_i.$procmux$487_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$910 $auto$opt_reduce.cc:134:opt_pmux$908 $auto$opt_reduce.cc:134:opt_pmux$906 $flatten\id_stage_i.$logic_or$/openlane/designs/toast_top/src/toast_ID_stage.v:192$152_Y $flatten\id_stage_i.\decoder_i.$procmux$722_CMP $flatten\id_stage_i.\decoder_i.$procmux$689_CMP $flatten\id_stage_i.\decoder_i.$procmux$688_CMP $flatten\id_stage_i.\decoder_i.$procmux$674_CMP $flatten\id_stage_i.\decoder_i.$procmux$673_CMP $flatten\id_stage_i.\decoder_i.$procmux$666_CMP $flatten\id_stage_i.\decoder_i.$procmux$665_CMP $flatten\id_stage_i.\decoder_i.$procmux$664_CMP \id_stage_i.decoder_i.instruction_i [30] \if_stage_i.stall_i $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$84_Y $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$85_Y $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:168$93_Y }
  ctrl outputs: { $flatten\ex_stage_i.\alu_i.$procmux$487_CMP $flatten\ex_stage_i.\alu_i.$procmux$486_CMP $flatten\ex_stage_i.\alu_i.$procmux$485_CMP $flatten\ex_stage_i.\alu_i.$procmux$484_CMP $flatten\ex_stage_i.\alu_i.$procmux$483_CMP $flatten\ex_stage_i.\alu_i.$procmux$482_CMP $flatten\ex_stage_i.\alu_i.$procmux$481_CMP $flatten\ex_stage_i.\alu_i.$procmux$480_CMP $flatten\ex_stage_i.\alu_i.$procmux$477_CMP $flatten\ex_stage_i.\alu_i.$procmux$476_CMP $flatten\ex_stage_i.\alu_i.$procmux$475_CMP $flatten\id_stage_i.$0\ID_alu_ctrl_o[3:0] }
  transition:     4'0000 17'---0---------0000 ->     4'0000 15'100000000000000
  transition:     4'0000 17'---000000000-01-- ->     4'0000 15'100000000000000
  transition:     4'0000 17'---0-----1--001-- ->     4'0000 15'100000000000000
  transition:     4'0000 17'---0-----1--101-- ->     4'0001 15'100000000000001
  transition:     4'0000 17'---0------1--01-- ->     4'0101 15'100000000000101
  transition:     4'0000 17'---0-------1-01-- ->     4'1001 15'100000000001001
  transition:     4'0000 17'---01--------01-- ->     4'1010 15'100000000001010
  transition:     4'0000 17'---0---1-----01-- ->     4'0100 15'100000000000100
  transition:     4'0000 17'---0----1---001-- ->     4'0110 15'100000000000110
  transition:     4'0000 17'---0----1---101-- ->     4'0111 15'100000000000111
  transition:     4'0000 17'---0-1-------01-- ->     4'0011 15'100000000000011
  transition:     4'0000 17'---0--1------01-- ->     4'0010 15'100000000000010
  transition:     4'0000 17'---000000-00-0--1 ->     4'0000 15'100000000000000
  transition:     4'0000 17'---0--1------0--1 ->     4'0010 15'100000000000010
  transition:     4'0000 17'---0-1-------0--1 ->     4'0011 15'100000000000011
  transition:     4'0000 17'---0---1-----0--1 ->     4'0100 15'100000000000100
  transition:     4'0000 17'---0-------1-0--1 ->     4'1001 15'100000000001001
  transition:     4'0000 17'---01--------0--1 ->     4'1010 15'100000000001010
  transition:     4'0000 17'---0----1---00--1 ->     4'0110 15'100000000000110
  transition:     4'0000 17'---0----1---10--1 ->     4'0111 15'100000000000111
  transition:     4'0000 17'---0------1--0--1 ->     4'0101 15'100000000000101
  transition:     4'0000 17'0000---------0-1- ->     4'0000 15'100000000000000
  transition:     4'0000 17'1--0---------0-1- ->     4'1000 15'100000000001000
  transition:     4'0000 17'-1-0---------0-1- ->     4'1001 15'100000000001001
  transition:     4'0000 17'--10---------0-1- ->     4'1010 15'100000000001010
  transition:     4'0000 17'---0---------1--- ->     4'0000 15'100000000000000
  transition:     4'0000 17'---1------------- ->     4'0000 15'100000000000000
  transition:     4'1000 17'---0---------0000 ->     4'0000 15'000000001000000
  transition:     4'1000 17'---000000000-01-- ->     4'0000 15'000000001000000
  transition:     4'1000 17'---0-----1--001-- ->     4'0000 15'000000001000000
  transition:     4'1000 17'---0-----1--101-- ->     4'0001 15'000000001000001
  transition:     4'1000 17'---0------1--01-- ->     4'0101 15'000000001000101
  transition:     4'1000 17'---0-------1-01-- ->     4'1001 15'000000001001001
  transition:     4'1000 17'---01--------01-- ->     4'1010 15'000000001001010
  transition:     4'1000 17'---0---1-----01-- ->     4'0100 15'000000001000100
  transition:     4'1000 17'---0----1---001-- ->     4'0110 15'000000001000110
  transition:     4'1000 17'---0----1---101-- ->     4'0111 15'000000001000111
  transition:     4'1000 17'---0-1-------01-- ->     4'0011 15'000000001000011
  transition:     4'1000 17'---0--1------01-- ->     4'0010 15'000000001000010
  transition:     4'1000 17'---000000-00-0--1 ->     4'0000 15'000000001000000
  transition:     4'1000 17'---0--1------0--1 ->     4'0010 15'000000001000010
  transition:     4'1000 17'---0-1-------0--1 ->     4'0011 15'000000001000011
  transition:     4'1000 17'---0---1-----0--1 ->     4'0100 15'000000001000100
  transition:     4'1000 17'---0-------1-0--1 ->     4'1001 15'000000001001001
  transition:     4'1000 17'---01--------0--1 ->     4'1010 15'000000001001010
  transition:     4'1000 17'---0----1---00--1 ->     4'0110 15'000000001000110
  transition:     4'1000 17'---0----1---10--1 ->     4'0111 15'000000001000111
  transition:     4'1000 17'---0------1--0--1 ->     4'0101 15'000000001000101
  transition:     4'1000 17'0000---------0-1- ->     4'0000 15'000000001000000
  transition:     4'1000 17'1--0---------0-1- ->     4'1000 15'000000001001000
  transition:     4'1000 17'-1-0---------0-1- ->     4'1001 15'000000001001001
  transition:     4'1000 17'--10---------0-1- ->     4'1010 15'000000001001010
  transition:     4'1000 17'---0---------1--- ->     4'1000 15'000000001001000
  transition:     4'1000 17'---1------------- ->     4'0000 15'000000001000000
  transition:     4'0100 17'---0---------0000 ->     4'0000 15'000010000000000
  transition:     4'0100 17'---000000000-01-- ->     4'0000 15'000010000000000
  transition:     4'0100 17'---0-----1--001-- ->     4'0000 15'000010000000000
  transition:     4'0100 17'---0-----1--101-- ->     4'0001 15'000010000000001
  transition:     4'0100 17'---0------1--01-- ->     4'0101 15'000010000000101
  transition:     4'0100 17'---0-------1-01-- ->     4'1001 15'000010000001001
  transition:     4'0100 17'---01--------01-- ->     4'1010 15'000010000001010
  transition:     4'0100 17'---0---1-----01-- ->     4'0100 15'000010000000100
  transition:     4'0100 17'---0----1---001-- ->     4'0110 15'000010000000110
  transition:     4'0100 17'---0----1---101-- ->     4'0111 15'000010000000111
  transition:     4'0100 17'---0-1-------01-- ->     4'0011 15'000010000000011
  transition:     4'0100 17'---0--1------01-- ->     4'0010 15'000010000000010
  transition:     4'0100 17'---000000-00-0--1 ->     4'0000 15'000010000000000
  transition:     4'0100 17'---0--1------0--1 ->     4'0010 15'000010000000010
  transition:     4'0100 17'---0-1-------0--1 ->     4'0011 15'000010000000011
  transition:     4'0100 17'---0---1-----0--1 ->     4'0100 15'000010000000100
  transition:     4'0100 17'---0-------1-0--1 ->     4'1001 15'000010000001001
  transition:     4'0100 17'---01--------0--1 ->     4'1010 15'000010000001010
  transition:     4'0100 17'---0----1---00--1 ->     4'0110 15'000010000000110
  transition:     4'0100 17'---0----1---10--1 ->     4'0111 15'000010000000111
  transition:     4'0100 17'---0------1--0--1 ->     4'0101 15'000010000000101
  transition:     4'0100 17'0000---------0-1- ->     4'0000 15'000010000000000
  transition:     4'0100 17'1--0---------0-1- ->     4'1000 15'000010000001000
  transition:     4'0100 17'-1-0---------0-1- ->     4'1001 15'000010000001001
  transition:     4'0100 17'--10---------0-1- ->     4'1010 15'000010000001010
  transition:     4'0100 17'---0---------1--- ->     4'0100 15'000010000000100
  transition:     4'0100 17'---1------------- ->     4'0000 15'000010000000000
  transition:     4'0010 17'---0---------0000 ->     4'0000 15'001000000000000
  transition:     4'0010 17'---000000000-01-- ->     4'0000 15'001000000000000
  transition:     4'0010 17'---0-----1--001-- ->     4'0000 15'001000000000000
  transition:     4'0010 17'---0-----1--101-- ->     4'0001 15'001000000000001
  transition:     4'0010 17'---0------1--01-- ->     4'0101 15'001000000000101
  transition:     4'0010 17'---0-------1-01-- ->     4'1001 15'001000000001001
  transition:     4'0010 17'---01--------01-- ->     4'1010 15'001000000001010
  transition:     4'0010 17'---0---1-----01-- ->     4'0100 15'001000000000100
  transition:     4'0010 17'---0----1---001-- ->     4'0110 15'001000000000110
  transition:     4'0010 17'---0----1---101-- ->     4'0111 15'001000000000111
  transition:     4'0010 17'---0-1-------01-- ->     4'0011 15'001000000000011
  transition:     4'0010 17'---0--1------01-- ->     4'0010 15'001000000000010
  transition:     4'0010 17'---000000-00-0--1 ->     4'0000 15'001000000000000
  transition:     4'0010 17'---0--1------0--1 ->     4'0010 15'001000000000010
  transition:     4'0010 17'---0-1-------0--1 ->     4'0011 15'001000000000011
  transition:     4'0010 17'---0---1-----0--1 ->     4'0100 15'001000000000100
  transition:     4'0010 17'---0-------1-0--1 ->     4'1001 15'001000000001001
  transition:     4'0010 17'---01--------0--1 ->     4'1010 15'001000000001010
  transition:     4'0010 17'---0----1---00--1 ->     4'0110 15'001000000000110
  transition:     4'0010 17'---0----1---10--1 ->     4'0111 15'001000000000111
  transition:     4'0010 17'---0------1--0--1 ->     4'0101 15'001000000000101
  transition:     4'0010 17'0000---------0-1- ->     4'0000 15'001000000000000
  transition:     4'0010 17'1--0---------0-1- ->     4'1000 15'001000000001000
  transition:     4'0010 17'-1-0---------0-1- ->     4'1001 15'001000000001001
  transition:     4'0010 17'--10---------0-1- ->     4'1010 15'001000000001010
  transition:     4'0010 17'---0---------1--- ->     4'0010 15'001000000000010
  transition:     4'0010 17'---1------------- ->     4'0000 15'001000000000000
  transition:     4'1010 17'---0---------0000 ->     4'0000 15'000000000010000
  transition:     4'1010 17'---000000000-01-- ->     4'0000 15'000000000010000
  transition:     4'1010 17'---0-----1--001-- ->     4'0000 15'000000000010000
  transition:     4'1010 17'---0-----1--101-- ->     4'0001 15'000000000010001
  transition:     4'1010 17'---0------1--01-- ->     4'0101 15'000000000010101
  transition:     4'1010 17'---0-------1-01-- ->     4'1001 15'000000000011001
  transition:     4'1010 17'---01--------01-- ->     4'1010 15'000000000011010
  transition:     4'1010 17'---0---1-----01-- ->     4'0100 15'000000000010100
  transition:     4'1010 17'---0----1---001-- ->     4'0110 15'000000000010110
  transition:     4'1010 17'---0----1---101-- ->     4'0111 15'000000000010111
  transition:     4'1010 17'---0-1-------01-- ->     4'0011 15'000000000010011
  transition:     4'1010 17'---0--1------01-- ->     4'0010 15'000000000010010
  transition:     4'1010 17'---000000-00-0--1 ->     4'0000 15'000000000010000
  transition:     4'1010 17'---0--1------0--1 ->     4'0010 15'000000000010010
  transition:     4'1010 17'---0-1-------0--1 ->     4'0011 15'000000000010011
  transition:     4'1010 17'---0---1-----0--1 ->     4'0100 15'000000000010100
  transition:     4'1010 17'---0-------1-0--1 ->     4'1001 15'000000000011001
  transition:     4'1010 17'---01--------0--1 ->     4'1010 15'000000000011010
  transition:     4'1010 17'---0----1---00--1 ->     4'0110 15'000000000010110
  transition:     4'1010 17'---0----1---10--1 ->     4'0111 15'000000000010111
  transition:     4'1010 17'---0------1--0--1 ->     4'0101 15'000000000010101
  transition:     4'1010 17'0000---------0-1- ->     4'0000 15'000000000010000
  transition:     4'1010 17'1--0---------0-1- ->     4'1000 15'000000000011000
  transition:     4'1010 17'-1-0---------0-1- ->     4'1001 15'000000000011001
  transition:     4'1010 17'--10---------0-1- ->     4'1010 15'000000000011010
  transition:     4'1010 17'---0---------1--- ->     4'1010 15'000000000011010
  transition:     4'1010 17'---1------------- ->     4'0000 15'000000000010000
  transition:     4'0110 17'---0---------0000 ->     4'0000 15'000000100000000
  transition:     4'0110 17'---000000000-01-- ->     4'0000 15'000000100000000
  transition:     4'0110 17'---0-----1--001-- ->     4'0000 15'000000100000000
  transition:     4'0110 17'---0-----1--101-- ->     4'0001 15'000000100000001
  transition:     4'0110 17'---0------1--01-- ->     4'0101 15'000000100000101
  transition:     4'0110 17'---0-------1-01-- ->     4'1001 15'000000100001001
  transition:     4'0110 17'---01--------01-- ->     4'1010 15'000000100001010
  transition:     4'0110 17'---0---1-----01-- ->     4'0100 15'000000100000100
  transition:     4'0110 17'---0----1---001-- ->     4'0110 15'000000100000110
  transition:     4'0110 17'---0----1---101-- ->     4'0111 15'000000100000111
  transition:     4'0110 17'---0-1-------01-- ->     4'0011 15'000000100000011
  transition:     4'0110 17'---0--1------01-- ->     4'0010 15'000000100000010
  transition:     4'0110 17'---000000-00-0--1 ->     4'0000 15'000000100000000
  transition:     4'0110 17'---0--1------0--1 ->     4'0010 15'000000100000010
  transition:     4'0110 17'---0-1-------0--1 ->     4'0011 15'000000100000011
  transition:     4'0110 17'---0---1-----0--1 ->     4'0100 15'000000100000100
  transition:     4'0110 17'---0-------1-0--1 ->     4'1001 15'000000100001001
  transition:     4'0110 17'---01--------0--1 ->     4'1010 15'000000100001010
  transition:     4'0110 17'---0----1---00--1 ->     4'0110 15'000000100000110
  transition:     4'0110 17'---0----1---10--1 ->     4'0111 15'000000100000111
  transition:     4'0110 17'---0------1--0--1 ->     4'0101 15'000000100000101
  transition:     4'0110 17'0000---------0-1- ->     4'0000 15'000000100000000
  transition:     4'0110 17'1--0---------0-1- ->     4'1000 15'000000100001000
  transition:     4'0110 17'-1-0---------0-1- ->     4'1001 15'000000100001001
  transition:     4'0110 17'--10---------0-1- ->     4'1010 15'000000100001010
  transition:     4'0110 17'---0---------1--- ->     4'0110 15'000000100000110
  transition:     4'0110 17'---1------------- ->     4'0000 15'000000100000000
  transition:     4'0001 17'---0---------0000 ->     4'0000 15'010000000000000
  transition:     4'0001 17'---000000000-01-- ->     4'0000 15'010000000000000
  transition:     4'0001 17'---0-----1--001-- ->     4'0000 15'010000000000000
  transition:     4'0001 17'---0-----1--101-- ->     4'0001 15'010000000000001
  transition:     4'0001 17'---0------1--01-- ->     4'0101 15'010000000000101
  transition:     4'0001 17'---0-------1-01-- ->     4'1001 15'010000000001001
  transition:     4'0001 17'---01--------01-- ->     4'1010 15'010000000001010
  transition:     4'0001 17'---0---1-----01-- ->     4'0100 15'010000000000100
  transition:     4'0001 17'---0----1---001-- ->     4'0110 15'010000000000110
  transition:     4'0001 17'---0----1---101-- ->     4'0111 15'010000000000111
  transition:     4'0001 17'---0-1-------01-- ->     4'0011 15'010000000000011
  transition:     4'0001 17'---0--1------01-- ->     4'0010 15'010000000000010
  transition:     4'0001 17'---000000-00-0--1 ->     4'0000 15'010000000000000
  transition:     4'0001 17'---0--1------0--1 ->     4'0010 15'010000000000010
  transition:     4'0001 17'---0-1-------0--1 ->     4'0011 15'010000000000011
  transition:     4'0001 17'---0---1-----0--1 ->     4'0100 15'010000000000100
  transition:     4'0001 17'---0-------1-0--1 ->     4'1001 15'010000000001001
  transition:     4'0001 17'---01--------0--1 ->     4'1010 15'010000000001010
  transition:     4'0001 17'---0----1---00--1 ->     4'0110 15'010000000000110
  transition:     4'0001 17'---0----1---10--1 ->     4'0111 15'010000000000111
  transition:     4'0001 17'---0------1--0--1 ->     4'0101 15'010000000000101
  transition:     4'0001 17'0000---------0-1- ->     4'0000 15'010000000000000
  transition:     4'0001 17'1--0---------0-1- ->     4'1000 15'010000000001000
  transition:     4'0001 17'-1-0---------0-1- ->     4'1001 15'010000000001001
  transition:     4'0001 17'--10---------0-1- ->     4'1010 15'010000000001010
  transition:     4'0001 17'---0---------1--- ->     4'0001 15'010000000000001
  transition:     4'0001 17'---1------------- ->     4'0000 15'010000000000000
  transition:     4'1001 17'---0---------0000 ->     4'0000 15'000000000100000
  transition:     4'1001 17'---000000000-01-- ->     4'0000 15'000000000100000
  transition:     4'1001 17'---0-----1--001-- ->     4'0000 15'000000000100000
  transition:     4'1001 17'---0-----1--101-- ->     4'0001 15'000000000100001
  transition:     4'1001 17'---0------1--01-- ->     4'0101 15'000000000100101
  transition:     4'1001 17'---0-------1-01-- ->     4'1001 15'000000000101001
  transition:     4'1001 17'---01--------01-- ->     4'1010 15'000000000101010
  transition:     4'1001 17'---0---1-----01-- ->     4'0100 15'000000000100100
  transition:     4'1001 17'---0----1---001-- ->     4'0110 15'000000000100110
  transition:     4'1001 17'---0----1---101-- ->     4'0111 15'000000000100111
  transition:     4'1001 17'---0-1-------01-- ->     4'0011 15'000000000100011
  transition:     4'1001 17'---0--1------01-- ->     4'0010 15'000000000100010
  transition:     4'1001 17'---000000-00-0--1 ->     4'0000 15'000000000100000
  transition:     4'1001 17'---0--1------0--1 ->     4'0010 15'000000000100010
  transition:     4'1001 17'---0-1-------0--1 ->     4'0011 15'000000000100011
  transition:     4'1001 17'---0---1-----0--1 ->     4'0100 15'000000000100100
  transition:     4'1001 17'---0-------1-0--1 ->     4'1001 15'000000000101001
  transition:     4'1001 17'---01--------0--1 ->     4'1010 15'000000000101010
  transition:     4'1001 17'---0----1---00--1 ->     4'0110 15'000000000100110
  transition:     4'1001 17'---0----1---10--1 ->     4'0111 15'000000000100111
  transition:     4'1001 17'---0------1--0--1 ->     4'0101 15'000000000100101
  transition:     4'1001 17'0000---------0-1- ->     4'0000 15'000000000100000
  transition:     4'1001 17'1--0---------0-1- ->     4'1000 15'000000000101000
  transition:     4'1001 17'-1-0---------0-1- ->     4'1001 15'000000000101001
  transition:     4'1001 17'--10---------0-1- ->     4'1010 15'000000000101010
  transition:     4'1001 17'---0---------1--- ->     4'1001 15'000000000101001
  transition:     4'1001 17'---1------------- ->     4'0000 15'000000000100000
  transition:     4'0101 17'---0---------0000 ->     4'0000 15'000001000000000
  transition:     4'0101 17'---000000000-01-- ->     4'0000 15'000001000000000
  transition:     4'0101 17'---0-----1--001-- ->     4'0000 15'000001000000000
  transition:     4'0101 17'---0-----1--101-- ->     4'0001 15'000001000000001
  transition:     4'0101 17'---0------1--01-- ->     4'0101 15'000001000000101
  transition:     4'0101 17'---0-------1-01-- ->     4'1001 15'000001000001001
  transition:     4'0101 17'---01--------01-- ->     4'1010 15'000001000001010
  transition:     4'0101 17'---0---1-----01-- ->     4'0100 15'000001000000100
  transition:     4'0101 17'---0----1---001-- ->     4'0110 15'000001000000110
  transition:     4'0101 17'---0----1---101-- ->     4'0111 15'000001000000111
  transition:     4'0101 17'---0-1-------01-- ->     4'0011 15'000001000000011
  transition:     4'0101 17'---0--1------01-- ->     4'0010 15'000001000000010
  transition:     4'0101 17'---000000-00-0--1 ->     4'0000 15'000001000000000
  transition:     4'0101 17'---0--1------0--1 ->     4'0010 15'000001000000010
  transition:     4'0101 17'---0-1-------0--1 ->     4'0011 15'000001000000011
  transition:     4'0101 17'---0---1-----0--1 ->     4'0100 15'000001000000100
  transition:     4'0101 17'---0-------1-0--1 ->     4'1001 15'000001000001001
  transition:     4'0101 17'---01--------0--1 ->     4'1010 15'000001000001010
  transition:     4'0101 17'---0----1---00--1 ->     4'0110 15'000001000000110
  transition:     4'0101 17'---0----1---10--1 ->     4'0111 15'000001000000111
  transition:     4'0101 17'---0------1--0--1 ->     4'0101 15'000001000000101
  transition:     4'0101 17'0000---------0-1- ->     4'0000 15'000001000000000
  transition:     4'0101 17'1--0---------0-1- ->     4'1000 15'000001000001000
  transition:     4'0101 17'-1-0---------0-1- ->     4'1001 15'000001000001001
  transition:     4'0101 17'--10---------0-1- ->     4'1010 15'000001000001010
  transition:     4'0101 17'---0---------1--- ->     4'0101 15'000001000000101
  transition:     4'0101 17'---1------------- ->     4'0000 15'000001000000000
  transition:     4'0011 17'---0---------0000 ->     4'0000 15'000100000000000
  transition:     4'0011 17'---000000000-01-- ->     4'0000 15'000100000000000
  transition:     4'0011 17'---0-----1--001-- ->     4'0000 15'000100000000000
  transition:     4'0011 17'---0-----1--101-- ->     4'0001 15'000100000000001
  transition:     4'0011 17'---0------1--01-- ->     4'0101 15'000100000000101
  transition:     4'0011 17'---0-------1-01-- ->     4'1001 15'000100000001001
  transition:     4'0011 17'---01--------01-- ->     4'1010 15'000100000001010
  transition:     4'0011 17'---0---1-----01-- ->     4'0100 15'000100000000100
  transition:     4'0011 17'---0----1---001-- ->     4'0110 15'000100000000110
  transition:     4'0011 17'---0----1---101-- ->     4'0111 15'000100000000111
  transition:     4'0011 17'---0-1-------01-- ->     4'0011 15'000100000000011
  transition:     4'0011 17'---0--1------01-- ->     4'0010 15'000100000000010
  transition:     4'0011 17'---000000-00-0--1 ->     4'0000 15'000100000000000
  transition:     4'0011 17'---0--1------0--1 ->     4'0010 15'000100000000010
  transition:     4'0011 17'---0-1-------0--1 ->     4'0011 15'000100000000011
  transition:     4'0011 17'---0---1-----0--1 ->     4'0100 15'000100000000100
  transition:     4'0011 17'---0-------1-0--1 ->     4'1001 15'000100000001001
  transition:     4'0011 17'---01--------0--1 ->     4'1010 15'000100000001010
  transition:     4'0011 17'---0----1---00--1 ->     4'0110 15'000100000000110
  transition:     4'0011 17'---0----1---10--1 ->     4'0111 15'000100000000111
  transition:     4'0011 17'---0------1--0--1 ->     4'0101 15'000100000000101
  transition:     4'0011 17'0000---------0-1- ->     4'0000 15'000100000000000
  transition:     4'0011 17'1--0---------0-1- ->     4'1000 15'000100000001000
  transition:     4'0011 17'-1-0---------0-1- ->     4'1001 15'000100000001001
  transition:     4'0011 17'--10---------0-1- ->     4'1010 15'000100000001010
  transition:     4'0011 17'---0---------1--- ->     4'0011 15'000100000000011
  transition:     4'0011 17'---1------------- ->     4'0000 15'000100000000000
  transition:     4'0111 17'---0---------0000 ->     4'0000 15'000000010000000
  transition:     4'0111 17'---000000000-01-- ->     4'0000 15'000000010000000
  transition:     4'0111 17'---0-----1--001-- ->     4'0000 15'000000010000000
  transition:     4'0111 17'---0-----1--101-- ->     4'0001 15'000000010000001
  transition:     4'0111 17'---0------1--01-- ->     4'0101 15'000000010000101
  transition:     4'0111 17'---0-------1-01-- ->     4'1001 15'000000010001001
  transition:     4'0111 17'---01--------01-- ->     4'1010 15'000000010001010
  transition:     4'0111 17'---0---1-----01-- ->     4'0100 15'000000010000100
  transition:     4'0111 17'---0----1---001-- ->     4'0110 15'000000010000110
  transition:     4'0111 17'---0----1---101-- ->     4'0111 15'000000010000111
  transition:     4'0111 17'---0-1-------01-- ->     4'0011 15'000000010000011
  transition:     4'0111 17'---0--1------01-- ->     4'0010 15'000000010000010
  transition:     4'0111 17'---000000-00-0--1 ->     4'0000 15'000000010000000
  transition:     4'0111 17'---0--1------0--1 ->     4'0010 15'000000010000010
  transition:     4'0111 17'---0-1-------0--1 ->     4'0011 15'000000010000011
  transition:     4'0111 17'---0---1-----0--1 ->     4'0100 15'000000010000100
  transition:     4'0111 17'---0-------1-0--1 ->     4'1001 15'000000010001001
  transition:     4'0111 17'---01--------0--1 ->     4'1010 15'000000010001010
  transition:     4'0111 17'---0----1---00--1 ->     4'0110 15'000000010000110
  transition:     4'0111 17'---0----1---10--1 ->     4'0111 15'000000010000111
  transition:     4'0111 17'---0------1--0--1 ->     4'0101 15'000000010000101
  transition:     4'0111 17'0000---------0-1- ->     4'0000 15'000000010000000
  transition:     4'0111 17'1--0---------0-1- ->     4'1000 15'000000010001000
  transition:     4'0111 17'-1-0---------0-1- ->     4'1001 15'000000010001001
  transition:     4'0111 17'--10---------0-1- ->     4'1010 15'000000010001010
  transition:     4'0111 17'---0---------1--- ->     4'0111 15'000000010000111
  transition:     4'0111 17'---1------------- ->     4'0000 15'000000010000000

15.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\id_stage_i.ID_alu_ctrl_o$937' from module `\toast_top'.

15.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 20 unused cells and 21 unused wires.
<suppressed ~23 debug messages>

15.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\id_stage_i.ID_alu_ctrl_o$937' from module `\toast_top'.
  Removing unused output signal $flatten\id_stage_i.$0\ID_alu_ctrl_o[3:0] [0].
  Removing unused output signal $flatten\id_stage_i.$0\ID_alu_ctrl_o[3:0] [1].
  Removing unused output signal $flatten\id_stage_i.$0\ID_alu_ctrl_o[3:0] [2].
  Removing unused output signal $flatten\id_stage_i.$0\ID_alu_ctrl_o[3:0] [3].

15.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\id_stage_i.ID_alu_ctrl_o$937' from module `\toast_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----------1
  1000 -> ---------1-
  0100 -> --------1--
  0010 -> -------1---
  1010 -> ------1----
  0110 -> -----1-----
  0001 -> ----1------
  1001 -> ---1-------
  0101 -> --1--------
  0011 -> -1---------
  0111 -> 1----------

15.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\id_stage_i.ID_alu_ctrl_o$937' from module `toast_top':
-------------------------------------

  Information on FSM $fsm$\id_stage_i.ID_alu_ctrl_o$937 (\id_stage_i.ID_alu_ctrl_o):

  Number of input signals:   17
  Number of output signals:  11
  Number of state bits:      11

  Input signals:
    0: $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:168$93_Y
    1: $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$85_Y
    2: $flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$84_Y
    3: \if_stage_i.stall_i
    4: \id_stage_i.decoder_i.instruction_i [30]
    5: $flatten\id_stage_i.\decoder_i.$procmux$664_CMP
    6: $flatten\id_stage_i.\decoder_i.$procmux$665_CMP
    7: $flatten\id_stage_i.\decoder_i.$procmux$666_CMP
    8: $flatten\id_stage_i.\decoder_i.$procmux$673_CMP
    9: $flatten\id_stage_i.\decoder_i.$procmux$674_CMP
   10: $flatten\id_stage_i.\decoder_i.$procmux$688_CMP
   11: $flatten\id_stage_i.\decoder_i.$procmux$689_CMP
   12: $flatten\id_stage_i.\decoder_i.$procmux$722_CMP
   13: $flatten\id_stage_i.$logic_or$/openlane/designs/toast_top/src/toast_ID_stage.v:192$152_Y
   14: $auto$opt_reduce.cc:134:opt_pmux$906
   15: $auto$opt_reduce.cc:134:opt_pmux$908
   16: $auto$opt_reduce.cc:134:opt_pmux$910

  Output signals:
    0: $flatten\ex_stage_i.\alu_i.$procmux$475_CMP
    1: $flatten\ex_stage_i.\alu_i.$procmux$476_CMP
    2: $flatten\ex_stage_i.\alu_i.$procmux$477_CMP
    3: $flatten\ex_stage_i.\alu_i.$procmux$480_CMP
    4: $flatten\ex_stage_i.\alu_i.$procmux$481_CMP
    5: $flatten\ex_stage_i.\alu_i.$procmux$482_CMP
    6: $flatten\ex_stage_i.\alu_i.$procmux$483_CMP
    7: $flatten\ex_stage_i.\alu_i.$procmux$484_CMP
    8: $flatten\ex_stage_i.\alu_i.$procmux$485_CMP
    9: $flatten\ex_stage_i.\alu_i.$procmux$486_CMP
   10: $flatten\ex_stage_i.\alu_i.$procmux$487_CMP

  State encoding:
    0: 11'----------1  <RESET STATE>
    1: 11'---------1-
    2: 11'--------1--
    3: 11'-------1---
    4: 11'------1----
    5: 11'-----1-----
    6: 11'----1------
    7: 11'---1-------
    8: 11'--1--------
    9: 11'-1---------
   10: 11'1----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 17'---0---------0000   ->     0 11'10000000000
      1:     0 17'---000000-00-0--1   ->     0 11'10000000000
      2:     0 17'0000---------0-1-   ->     0 11'10000000000
      3:     0 17'---0-----1--001--   ->     0 11'10000000000
      4:     0 17'---000000000-01--   ->     0 11'10000000000
      5:     0 17'---0---------1---   ->     0 11'10000000000
      6:     0 17'---1-------------   ->     0 11'10000000000
      7:     0 17'1--0---------0-1-   ->     1 11'10000000000
      8:     0 17'---0---1-----0--1   ->     2 11'10000000000
      9:     0 17'---0---1-----01--   ->     2 11'10000000000
     10:     0 17'---0--1------0--1   ->     3 11'10000000000
     11:     0 17'---0--1------01--   ->     3 11'10000000000
     12:     0 17'---01--------0--1   ->     4 11'10000000000
     13:     0 17'--10---------0-1-   ->     4 11'10000000000
     14:     0 17'---01--------01--   ->     4 11'10000000000
     15:     0 17'---0----1---00--1   ->     5 11'10000000000
     16:     0 17'---0----1---001--   ->     5 11'10000000000
     17:     0 17'---0-----1--101--   ->     6 11'10000000000
     18:     0 17'---0-------1-0--1   ->     7 11'10000000000
     19:     0 17'-1-0---------0-1-   ->     7 11'10000000000
     20:     0 17'---0-------1-01--   ->     7 11'10000000000
     21:     0 17'---0------1--0--1   ->     8 11'10000000000
     22:     0 17'---0------1--01--   ->     8 11'10000000000
     23:     0 17'---0-1-------0--1   ->     9 11'10000000000
     24:     0 17'---0-1-------01--   ->     9 11'10000000000
     25:     0 17'---0----1---10--1   ->    10 11'10000000000
     26:     0 17'---0----1---101--   ->    10 11'10000000000
     27:     1 17'---0---------0000   ->     0 11'00000000100
     28:     1 17'---000000-00-0--1   ->     0 11'00000000100
     29:     1 17'0000---------0-1-   ->     0 11'00000000100
     30:     1 17'---0-----1--001--   ->     0 11'00000000100
     31:     1 17'---000000000-01--   ->     0 11'00000000100
     32:     1 17'---1-------------   ->     0 11'00000000100
     33:     1 17'1--0---------0-1-   ->     1 11'00000000100
     34:     1 17'---0---------1---   ->     1 11'00000000100
     35:     1 17'---0---1-----0--1   ->     2 11'00000000100
     36:     1 17'---0---1-----01--   ->     2 11'00000000100
     37:     1 17'---0--1------0--1   ->     3 11'00000000100
     38:     1 17'---0--1------01--   ->     3 11'00000000100
     39:     1 17'---01--------0--1   ->     4 11'00000000100
     40:     1 17'--10---------0-1-   ->     4 11'00000000100
     41:     1 17'---01--------01--   ->     4 11'00000000100
     42:     1 17'---0----1---00--1   ->     5 11'00000000100
     43:     1 17'---0----1---001--   ->     5 11'00000000100
     44:     1 17'---0-----1--101--   ->     6 11'00000000100
     45:     1 17'---0-------1-0--1   ->     7 11'00000000100
     46:     1 17'-1-0---------0-1-   ->     7 11'00000000100
     47:     1 17'---0-------1-01--   ->     7 11'00000000100
     48:     1 17'---0------1--0--1   ->     8 11'00000000100
     49:     1 17'---0------1--01--   ->     8 11'00000000100
     50:     1 17'---0-1-------0--1   ->     9 11'00000000100
     51:     1 17'---0-1-------01--   ->     9 11'00000000100
     52:     1 17'---0----1---10--1   ->    10 11'00000000100
     53:     1 17'---0----1---101--   ->    10 11'00000000100
     54:     2 17'---0---------0000   ->     0 11'00001000000
     55:     2 17'---000000-00-0--1   ->     0 11'00001000000
     56:     2 17'0000---------0-1-   ->     0 11'00001000000
     57:     2 17'---0-----1--001--   ->     0 11'00001000000
     58:     2 17'---000000000-01--   ->     0 11'00001000000
     59:     2 17'---1-------------   ->     0 11'00001000000
     60:     2 17'1--0---------0-1-   ->     1 11'00001000000
     61:     2 17'---0---1-----0--1   ->     2 11'00001000000
     62:     2 17'---0---1-----01--   ->     2 11'00001000000
     63:     2 17'---0---------1---   ->     2 11'00001000000
     64:     2 17'---0--1------0--1   ->     3 11'00001000000
     65:     2 17'---0--1------01--   ->     3 11'00001000000
     66:     2 17'---01--------0--1   ->     4 11'00001000000
     67:     2 17'--10---------0-1-   ->     4 11'00001000000
     68:     2 17'---01--------01--   ->     4 11'00001000000
     69:     2 17'---0----1---00--1   ->     5 11'00001000000
     70:     2 17'---0----1---001--   ->     5 11'00001000000
     71:     2 17'---0-----1--101--   ->     6 11'00001000000
     72:     2 17'---0-------1-0--1   ->     7 11'00001000000
     73:     2 17'-1-0---------0-1-   ->     7 11'00001000000
     74:     2 17'---0-------1-01--   ->     7 11'00001000000
     75:     2 17'---0------1--0--1   ->     8 11'00001000000
     76:     2 17'---0------1--01--   ->     8 11'00001000000
     77:     2 17'---0-1-------0--1   ->     9 11'00001000000
     78:     2 17'---0-1-------01--   ->     9 11'00001000000
     79:     2 17'---0----1---10--1   ->    10 11'00001000000
     80:     2 17'---0----1---101--   ->    10 11'00001000000
     81:     3 17'---0---------0000   ->     0 11'00100000000
     82:     3 17'---000000-00-0--1   ->     0 11'00100000000
     83:     3 17'0000---------0-1-   ->     0 11'00100000000
     84:     3 17'---0-----1--001--   ->     0 11'00100000000
     85:     3 17'---000000000-01--   ->     0 11'00100000000
     86:     3 17'---1-------------   ->     0 11'00100000000
     87:     3 17'1--0---------0-1-   ->     1 11'00100000000
     88:     3 17'---0---1-----0--1   ->     2 11'00100000000
     89:     3 17'---0---1-----01--   ->     2 11'00100000000
     90:     3 17'---0--1------0--1   ->     3 11'00100000000
     91:     3 17'---0--1------01--   ->     3 11'00100000000
     92:     3 17'---0---------1---   ->     3 11'00100000000
     93:     3 17'---01--------0--1   ->     4 11'00100000000
     94:     3 17'--10---------0-1-   ->     4 11'00100000000
     95:     3 17'---01--------01--   ->     4 11'00100000000
     96:     3 17'---0----1---00--1   ->     5 11'00100000000
     97:     3 17'---0----1---001--   ->     5 11'00100000000
     98:     3 17'---0-----1--101--   ->     6 11'00100000000
     99:     3 17'---0-------1-0--1   ->     7 11'00100000000
    100:     3 17'-1-0---------0-1-   ->     7 11'00100000000
    101:     3 17'---0-------1-01--   ->     7 11'00100000000
    102:     3 17'---0------1--0--1   ->     8 11'00100000000
    103:     3 17'---0------1--01--   ->     8 11'00100000000
    104:     3 17'---0-1-------0--1   ->     9 11'00100000000
    105:     3 17'---0-1-------01--   ->     9 11'00100000000
    106:     3 17'---0----1---10--1   ->    10 11'00100000000
    107:     3 17'---0----1---101--   ->    10 11'00100000000
    108:     4 17'---0---------0000   ->     0 11'00000000001
    109:     4 17'---000000-00-0--1   ->     0 11'00000000001
    110:     4 17'0000---------0-1-   ->     0 11'00000000001
    111:     4 17'---0-----1--001--   ->     0 11'00000000001
    112:     4 17'---000000000-01--   ->     0 11'00000000001
    113:     4 17'---1-------------   ->     0 11'00000000001
    114:     4 17'1--0---------0-1-   ->     1 11'00000000001
    115:     4 17'---0---1-----0--1   ->     2 11'00000000001
    116:     4 17'---0---1-----01--   ->     2 11'00000000001
    117:     4 17'---0--1------0--1   ->     3 11'00000000001
    118:     4 17'---0--1------01--   ->     3 11'00000000001
    119:     4 17'---01--------0--1   ->     4 11'00000000001
    120:     4 17'--10---------0-1-   ->     4 11'00000000001
    121:     4 17'---01--------01--   ->     4 11'00000000001
    122:     4 17'---0---------1---   ->     4 11'00000000001
    123:     4 17'---0----1---00--1   ->     5 11'00000000001
    124:     4 17'---0----1---001--   ->     5 11'00000000001
    125:     4 17'---0-----1--101--   ->     6 11'00000000001
    126:     4 17'---0-------1-0--1   ->     7 11'00000000001
    127:     4 17'-1-0---------0-1-   ->     7 11'00000000001
    128:     4 17'---0-------1-01--   ->     7 11'00000000001
    129:     4 17'---0------1--0--1   ->     8 11'00000000001
    130:     4 17'---0------1--01--   ->     8 11'00000000001
    131:     4 17'---0-1-------0--1   ->     9 11'00000000001
    132:     4 17'---0-1-------01--   ->     9 11'00000000001
    133:     4 17'---0----1---10--1   ->    10 11'00000000001
    134:     4 17'---0----1---101--   ->    10 11'00000000001
    135:     5 17'---0---------0000   ->     0 11'00000010000
    136:     5 17'---000000-00-0--1   ->     0 11'00000010000
    137:     5 17'0000---------0-1-   ->     0 11'00000010000
    138:     5 17'---0-----1--001--   ->     0 11'00000010000
    139:     5 17'---000000000-01--   ->     0 11'00000010000
    140:     5 17'---1-------------   ->     0 11'00000010000
    141:     5 17'1--0---------0-1-   ->     1 11'00000010000
    142:     5 17'---0---1-----0--1   ->     2 11'00000010000
    143:     5 17'---0---1-----01--   ->     2 11'00000010000
    144:     5 17'---0--1------0--1   ->     3 11'00000010000
    145:     5 17'---0--1------01--   ->     3 11'00000010000
    146:     5 17'---01--------0--1   ->     4 11'00000010000
    147:     5 17'--10---------0-1-   ->     4 11'00000010000
    148:     5 17'---01--------01--   ->     4 11'00000010000
    149:     5 17'---0----1---00--1   ->     5 11'00000010000
    150:     5 17'---0----1---001--   ->     5 11'00000010000
    151:     5 17'---0---------1---   ->     5 11'00000010000
    152:     5 17'---0-----1--101--   ->     6 11'00000010000
    153:     5 17'---0-------1-0--1   ->     7 11'00000010000
    154:     5 17'-1-0---------0-1-   ->     7 11'00000010000
    155:     5 17'---0-------1-01--   ->     7 11'00000010000
    156:     5 17'---0------1--0--1   ->     8 11'00000010000
    157:     5 17'---0------1--01--   ->     8 11'00000010000
    158:     5 17'---0-1-------0--1   ->     9 11'00000010000
    159:     5 17'---0-1-------01--   ->     9 11'00000010000
    160:     5 17'---0----1---10--1   ->    10 11'00000010000
    161:     5 17'---0----1---101--   ->    10 11'00000010000
    162:     6 17'---0---------0000   ->     0 11'01000000000
    163:     6 17'---000000-00-0--1   ->     0 11'01000000000
    164:     6 17'0000---------0-1-   ->     0 11'01000000000
    165:     6 17'---0-----1--001--   ->     0 11'01000000000
    166:     6 17'---000000000-01--   ->     0 11'01000000000
    167:     6 17'---1-------------   ->     0 11'01000000000
    168:     6 17'1--0---------0-1-   ->     1 11'01000000000
    169:     6 17'---0---1-----0--1   ->     2 11'01000000000
    170:     6 17'---0---1-----01--   ->     2 11'01000000000
    171:     6 17'---0--1------0--1   ->     3 11'01000000000
    172:     6 17'---0--1------01--   ->     3 11'01000000000
    173:     6 17'---01--------0--1   ->     4 11'01000000000
    174:     6 17'--10---------0-1-   ->     4 11'01000000000
    175:     6 17'---01--------01--   ->     4 11'01000000000
    176:     6 17'---0----1---00--1   ->     5 11'01000000000
    177:     6 17'---0----1---001--   ->     5 11'01000000000
    178:     6 17'---0-----1--101--   ->     6 11'01000000000
    179:     6 17'---0---------1---   ->     6 11'01000000000
    180:     6 17'---0-------1-0--1   ->     7 11'01000000000
    181:     6 17'-1-0---------0-1-   ->     7 11'01000000000
    182:     6 17'---0-------1-01--   ->     7 11'01000000000
    183:     6 17'---0------1--0--1   ->     8 11'01000000000
    184:     6 17'---0------1--01--   ->     8 11'01000000000
    185:     6 17'---0-1-------0--1   ->     9 11'01000000000
    186:     6 17'---0-1-------01--   ->     9 11'01000000000
    187:     6 17'---0----1---10--1   ->    10 11'01000000000
    188:     6 17'---0----1---101--   ->    10 11'01000000000
    189:     7 17'---0---------0000   ->     0 11'00000000010
    190:     7 17'---000000-00-0--1   ->     0 11'00000000010
    191:     7 17'0000---------0-1-   ->     0 11'00000000010
    192:     7 17'---0-----1--001--   ->     0 11'00000000010
    193:     7 17'---000000000-01--   ->     0 11'00000000010
    194:     7 17'---1-------------   ->     0 11'00000000010
    195:     7 17'1--0---------0-1-   ->     1 11'00000000010
    196:     7 17'---0---1-----0--1   ->     2 11'00000000010
    197:     7 17'---0---1-----01--   ->     2 11'00000000010
    198:     7 17'---0--1------0--1   ->     3 11'00000000010
    199:     7 17'---0--1------01--   ->     3 11'00000000010
    200:     7 17'---01--------0--1   ->     4 11'00000000010
    201:     7 17'--10---------0-1-   ->     4 11'00000000010
    202:     7 17'---01--------01--   ->     4 11'00000000010
    203:     7 17'---0----1---00--1   ->     5 11'00000000010
    204:     7 17'---0----1---001--   ->     5 11'00000000010
    205:     7 17'---0-----1--101--   ->     6 11'00000000010
    206:     7 17'---0-------1-0--1   ->     7 11'00000000010
    207:     7 17'-1-0---------0-1-   ->     7 11'00000000010
    208:     7 17'---0-------1-01--   ->     7 11'00000000010
    209:     7 17'---0---------1---   ->     7 11'00000000010
    210:     7 17'---0------1--0--1   ->     8 11'00000000010
    211:     7 17'---0------1--01--   ->     8 11'00000000010
    212:     7 17'---0-1-------0--1   ->     9 11'00000000010
    213:     7 17'---0-1-------01--   ->     9 11'00000000010
    214:     7 17'---0----1---10--1   ->    10 11'00000000010
    215:     7 17'---0----1---101--   ->    10 11'00000000010
    216:     8 17'---0---------0000   ->     0 11'00000100000
    217:     8 17'---000000-00-0--1   ->     0 11'00000100000
    218:     8 17'0000---------0-1-   ->     0 11'00000100000
    219:     8 17'---0-----1--001--   ->     0 11'00000100000
    220:     8 17'---000000000-01--   ->     0 11'00000100000
    221:     8 17'---1-------------   ->     0 11'00000100000
    222:     8 17'1--0---------0-1-   ->     1 11'00000100000
    223:     8 17'---0---1-----0--1   ->     2 11'00000100000
    224:     8 17'---0---1-----01--   ->     2 11'00000100000
    225:     8 17'---0--1------0--1   ->     3 11'00000100000
    226:     8 17'---0--1------01--   ->     3 11'00000100000
    227:     8 17'---01--------0--1   ->     4 11'00000100000
    228:     8 17'--10---------0-1-   ->     4 11'00000100000
    229:     8 17'---01--------01--   ->     4 11'00000100000
    230:     8 17'---0----1---00--1   ->     5 11'00000100000
    231:     8 17'---0----1---001--   ->     5 11'00000100000
    232:     8 17'---0-----1--101--   ->     6 11'00000100000
    233:     8 17'---0-------1-0--1   ->     7 11'00000100000
    234:     8 17'-1-0---------0-1-   ->     7 11'00000100000
    235:     8 17'---0-------1-01--   ->     7 11'00000100000
    236:     8 17'---0------1--0--1   ->     8 11'00000100000
    237:     8 17'---0------1--01--   ->     8 11'00000100000
    238:     8 17'---0---------1---   ->     8 11'00000100000
    239:     8 17'---0-1-------0--1   ->     9 11'00000100000
    240:     8 17'---0-1-------01--   ->     9 11'00000100000
    241:     8 17'---0----1---10--1   ->    10 11'00000100000
    242:     8 17'---0----1---101--   ->    10 11'00000100000
    243:     9 17'---0---------0000   ->     0 11'00010000000
    244:     9 17'---000000-00-0--1   ->     0 11'00010000000
    245:     9 17'0000---------0-1-   ->     0 11'00010000000
    246:     9 17'---0-----1--001--   ->     0 11'00010000000
    247:     9 17'---000000000-01--   ->     0 11'00010000000
    248:     9 17'---1-------------   ->     0 11'00010000000
    249:     9 17'1--0---------0-1-   ->     1 11'00010000000
    250:     9 17'---0---1-----0--1   ->     2 11'00010000000
    251:     9 17'---0---1-----01--   ->     2 11'00010000000
    252:     9 17'---0--1------0--1   ->     3 11'00010000000
    253:     9 17'---0--1------01--   ->     3 11'00010000000
    254:     9 17'---01--------0--1   ->     4 11'00010000000
    255:     9 17'--10---------0-1-   ->     4 11'00010000000
    256:     9 17'---01--------01--   ->     4 11'00010000000
    257:     9 17'---0----1---00--1   ->     5 11'00010000000
    258:     9 17'---0----1---001--   ->     5 11'00010000000
    259:     9 17'---0-----1--101--   ->     6 11'00010000000
    260:     9 17'---0-------1-0--1   ->     7 11'00010000000
    261:     9 17'-1-0---------0-1-   ->     7 11'00010000000
    262:     9 17'---0-------1-01--   ->     7 11'00010000000
    263:     9 17'---0------1--0--1   ->     8 11'00010000000
    264:     9 17'---0------1--01--   ->     8 11'00010000000
    265:     9 17'---0-1-------0--1   ->     9 11'00010000000
    266:     9 17'---0-1-------01--   ->     9 11'00010000000
    267:     9 17'---0---------1---   ->     9 11'00010000000
    268:     9 17'---0----1---10--1   ->    10 11'00010000000
    269:     9 17'---0----1---101--   ->    10 11'00010000000
    270:    10 17'---0---------0000   ->     0 11'00000001000
    271:    10 17'---000000-00-0--1   ->     0 11'00000001000
    272:    10 17'0000---------0-1-   ->     0 11'00000001000
    273:    10 17'---0-----1--001--   ->     0 11'00000001000
    274:    10 17'---000000000-01--   ->     0 11'00000001000
    275:    10 17'---1-------------   ->     0 11'00000001000
    276:    10 17'1--0---------0-1-   ->     1 11'00000001000
    277:    10 17'---0---1-----0--1   ->     2 11'00000001000
    278:    10 17'---0---1-----01--   ->     2 11'00000001000
    279:    10 17'---0--1------0--1   ->     3 11'00000001000
    280:    10 17'---0--1------01--   ->     3 11'00000001000
    281:    10 17'---01--------0--1   ->     4 11'00000001000
    282:    10 17'--10---------0-1-   ->     4 11'00000001000
    283:    10 17'---01--------01--   ->     4 11'00000001000
    284:    10 17'---0----1---00--1   ->     5 11'00000001000
    285:    10 17'---0----1---001--   ->     5 11'00000001000
    286:    10 17'---0-----1--101--   ->     6 11'00000001000
    287:    10 17'---0-------1-0--1   ->     7 11'00000001000
    288:    10 17'-1-0---------0-1-   ->     7 11'00000001000
    289:    10 17'---0-------1-01--   ->     7 11'00000001000
    290:    10 17'---0------1--0--1   ->     8 11'00000001000
    291:    10 17'---0------1--01--   ->     8 11'00000001000
    292:    10 17'---0-1-------0--1   ->     9 11'00000001000
    293:    10 17'---0-1-------01--   ->     9 11'00000001000
    294:    10 17'---0----1---10--1   ->    10 11'00000001000
    295:    10 17'---0----1---101--   ->    10 11'00000001000
    296:    10 17'---0---------1---   ->    10 11'00000001000

-------------------------------------

15.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\id_stage_i.ID_alu_ctrl_o$937' from module `\toast_top'.

15.9. Executing OPT pass (performing simple optimizations).

15.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~2 debug messages>

15.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

15.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

15.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

15.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\mem_stage_i.$procdff$903 ($dff) from module toast_top (D = $flatten\mem_stage_i.$logic_or$/openlane/designs/toast_top/src/toast_MEM_stage.v:84$23_Y, Q = \mem_stage_i.MEM_exception_o, rval = 1'0).
Adding SRST signal on $flatten\mem_stage_i.$procdff$902 ($dff) from module toast_top (D = \ex_stage_i.EX_rd_addr_o, Q = \mem_stage_i.MEM_rd_addr_o, rval = 5'00000).
Adding SRST signal on $flatten\mem_stage_i.$procdff$901 ($dff) from module toast_top (D = \ex_stage_i.EX_rd_wr_en_o, Q = \mem_stage_i.MEM_rd_wr_en_o, rval = 1'0).
Adding SRST signal on $flatten\mem_stage_i.$procdff$900 ($dff) from module toast_top (D = \ex_stage_i.EX_alu_result_o, Q = \mem_stage_i.MEM_alu_result_o, rval = 0).
Adding SRST signal on $flatten\mem_stage_i.$procdff$899 ($dff) from module toast_top (D = \ex_stage_i.EX_memtoreg_o, Q = \mem_stage_i.MEM_memtoreg_o, rval = 1'0).
Adding SRST signal on $flatten\mem_stage_i.$procdff$898 ($dff) from module toast_top (D = \ex_stage_i.EX_alu_result_o [1:0], Q = \mem_stage_i.byte_addr, rval = 2'00).
Adding SRST signal on $flatten\mem_stage_i.$procdff$897 ($dff) from module toast_top (D = \ex_stage_i.EX_mem_op_o, Q = \mem_stage_i.mem_op, rval = 4'0000).
Adding SRST signal on $flatten\if_stage_i.$procdff$895 ($dff) from module toast_top (D = $flatten\if_stage_i.$ternary$/openlane/designs/toast_top/src/toast_IF_stage.v:65$133_Y, Q = \if_stage_i.IF_pc_o, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1068 ($sdff) from module toast_top (D = \if_stage_i.IMEM_addr_o, Q = \if_stage_i.IF_pc_o).
Adding SRST signal on $flatten\id_stage_i.$procdff$881 ($dff) from module toast_top (D = \id_stage_i.decoder_i.instruction_i [11:7], Q = \id_stage_i.ID_rd_addr_o, rval = 5'00000).
Adding SRST signal on $flatten\id_stage_i.$procdff$880 ($dff) from module toast_top (D = \id_stage_i.regfile_i.rs2_addr_i, Q = \id_stage_i.ID_rs2_addr_o, rval = 5'00000).
Adding SRST signal on $flatten\id_stage_i.$procdff$879 ($dff) from module toast_top (D = \id_stage_i.regfile_i.rs1_addr_i, Q = \id_stage_i.ID_rs1_addr_o, rval = 5'00000).
Adding SRST signal on $flatten\id_stage_i.$procdff$878 ($dff) from module toast_top (D = \id_stage_i.imm2, Q = \id_stage_i.ID_imm2_o, rval = 0).
Adding SRST signal on $flatten\id_stage_i.$procdff$877 ($dff) from module toast_top (D = \if_stage_i.IF_pc_o, Q = \id_stage_i.ID_imm1_o, rval = 0).
Adding SRST signal on $flatten\id_stage_i.$procdff$876 ($dff) from module toast_top (D = \id_stage_i.exception, Q = \id_stage_i.ID_exception_o, rval = 1'0).
Adding SRST signal on $flatten\id_stage_i.$procdff$875 ($dff) from module toast_top (D = $flatten\id_stage_i.$procmux$337_Y, Q = \id_stage_i.ID_branch_flag_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1082 ($sdff) from module toast_top (D = \id_stage_i.branch_flag, Q = \id_stage_i.ID_branch_flag_o).
Adding SRST signal on $flatten\id_stage_i.$procdff$874 ($dff) from module toast_top (D = $flatten\id_stage_i.$procmux$343_Y, Q = \id_stage_i.ID_branch_op_o, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1084 ($sdff) from module toast_top (D = \id_stage_i.branch_op, Q = \id_stage_i.ID_branch_op_o).
Adding SRST signal on $flatten\id_stage_i.$procdff$873 ($dff) from module toast_top (D = \id_stage_i.jump_en, Q = \id_stage_i.ID_jump_en_o, rval = 1'0).
Adding SRST signal on $flatten\id_stage_i.$procdff$872 ($dff) from module toast_top (D = $flatten\id_stage_i.$procmux$301_Y, Q = \id_stage_i.ID_mem_op_o, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1089 ($sdff) from module toast_top (D = \id_stage_i.mem_op, Q = \id_stage_i.ID_mem_op_o).
Adding SRST signal on $flatten\id_stage_i.$procdff$871 ($dff) from module toast_top (D = $flatten\id_stage_i.$procmux$313_Y, Q = \id_stage_i.ID_memtoreg_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1091 ($sdff) from module toast_top (D = \id_stage_i.mem_rd_en, Q = \id_stage_i.ID_memtoreg_o).
Adding SRST signal on $flatten\id_stage_i.$procdff$870 ($dff) from module toast_top (D = \id_stage_i.rd_wr_en, Q = \id_stage_i.ID_rd_wr_en_o, rval = 1'0).
Adding SRST signal on $flatten\id_stage_i.$procdff$869 ($dff) from module toast_top (D = \id_stage_i.mem_rd_en, Q = \id_stage_i.ID_mem_rd_en_o, rval = 1'0).
Adding SRST signal on $flatten\id_stage_i.$procdff$868 ($dff) from module toast_top (D = \id_stage_i.mem_wr_en, Q = \id_stage_i.ID_mem_wr_en_o, rval = 1'0).
Adding SRST signal on $flatten\id_stage_i.$procdff$866 ($dff) from module toast_top (D = $flatten\id_stage_i.$procmux$355_Y, Q = \id_stage_i.ID_alu_source_sel_o, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1102 ($sdff) from module toast_top (D = \id_stage_i.alu_source_sel, Q = \id_stage_i.ID_alu_source_sel_o).
Adding SRST signal on $flatten\id_stage_i.$procdff$865 ($dff) from module toast_top (D = $flatten\id_stage_i.$procmux$361_Y, Q = \id_stage_i.ID_pc_o, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1104 ($sdff) from module toast_top (D = \if_stage_i.IF_pc_o, Q = \id_stage_i.ID_pc_o).
Adding SRST signal on $flatten\id_stage_i.$procdff$864 ($dff) from module toast_top (D = \id_stage_i.rs2_data, Q = \id_stage_i.rs2_rd_data, rval = 0).
Adding SRST signal on $flatten\id_stage_i.$procdff$863 ($dff) from module toast_top (D = \id_stage_i.rs1_data, Q = \id_stage_i.rs1_rd_data, rval = 0).
Adding SRST signal on $flatten\ex_stage_i.$procdff$893 ($dff) from module toast_top (D = \ex_stage_i.alu_result, Q = \ex_stage_i.EX_alu_result_o, rval = 0).
Adding EN signal on $flatten\ex_stage_i.$procdff$892 ($dff) from module toast_top (D = $flatten\ex_stage_i.$0\EX_pc_dest_o[31:0], Q = \ex_stage_i.EX_pc_dest_o).
Adding SRST signal on $flatten\ex_stage_i.$procdff$891 ($dff) from module toast_top (D = \ex_stage_i.ID_rs2_data_i, Q = \ex_stage_i.EX_rs2_data_o, rval = 0).
Adding SRST signal on $flatten\ex_stage_i.$procdff$890 ($dff) from module toast_top (D = \id_stage_i.ID_rs2_addr_o, Q = \ex_stage_i.EX_rs2_addr_o, rval = 5'00000).
Adding SRST signal on $flatten\ex_stage_i.$procdff$889 ($dff) from module toast_top (D = \id_stage_i.ID_rd_addr_o, Q = \ex_stage_i.EX_rd_addr_o, rval = 5'00000).
Adding SRST signal on $flatten\ex_stage_i.$procdff$888 ($dff) from module toast_top (D = \id_stage_i.ID_rd_wr_en_o, Q = \ex_stage_i.EX_rd_wr_en_o, rval = 1'0).
Adding SRST signal on $flatten\ex_stage_i.$procdff$887 ($dff) from module toast_top (D = \id_stage_i.ID_memtoreg_o, Q = \ex_stage_i.EX_memtoreg_o, rval = 1'0).
Adding SRST signal on $flatten\ex_stage_i.$procdff$886 ($dff) from module toast_top (D = \id_stage_i.ID_mem_op_o, Q = \ex_stage_i.EX_mem_op_o, rval = 4'0000).
Adding SRST signal on $flatten\ex_stage_i.$procdff$884 ($dff) from module toast_top (D = \id_stage_i.ID_mem_wr_en_o, Q = \ex_stage_i.EX_mem_wr_en_o, rval = 1'0).
Adding SRST signal on $flatten\ex_stage_i.$procdff$883 ($dff) from module toast_top (D = \id_stage_i.ID_exception_o, Q = \ex_stage_i.EX_exception_o, rval = 1'0).
Adding SRST signal on $flatten\ex_stage_i.$procdff$882 ($dff) from module toast_top (D = $flatten\ex_stage_i.$procmux$386_Y, Q = \ex_stage_i.EX_branch_en_o, rval = 1'0).
Adding SRST signal on $flatten\control_i.$procdff$896 ($dff) from module toast_top (D = \control_i.IF_ID_Flush1, Q = \control_i.IF_ID_Flush2, rval = 1'0).

15.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 51 unused cells and 78 unused wires.
<suppressed ~56 debug messages>

15.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.9.9. Rerunning OPT passes. (Maybe there is more to do..)

15.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

15.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

15.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

15.9.13. Executing OPT_DFF pass (perform DFF optimizations).

15.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

15.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.9.16. Rerunning OPT passes. (Maybe there is more to do..)

15.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

15.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

15.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.9.20. Executing OPT_DFF pass (perform DFF optimizations).

15.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

15.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.9.23. Finished OPT passes. (There is nothing left to do.)

15.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$222 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$223 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$224 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$225 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$226 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$227 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$228 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$229 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$230 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$231 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$232 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$233 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$234 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$235 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$236 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$237 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$238 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$239 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$240 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$241 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$242 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$243 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$244 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$245 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$246 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$247 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$248 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$249 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$250 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$251 (id_stage_i.regfile_i.regfile_data).
Removed top 27 address bits (of 32) from memory init port toast_top.$flatten\id_stage_i.\regfile_i.$meminit$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:69$252 (id_stage_i.regfile_i.regfile_data).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$997 ($eq).
Removed top 5 bits (of 6) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$959 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$990 ($eq).
Removed top 9 bits (of 10) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$957 ($eq).
Removed top 31 bits (of 32) from mux cell toast_top.$flatten\control_i.$ternary$/openlane/designs/toast_top/src/toast_control.v:213$104 ($mux).
Removed top 5 bits (of 7) from port B of cell toast_top.$flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:168$94 ($eq).
Removed top 2 bits (of 7) from port B of cell toast_top.$flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:168$93 ($eq).
Removed top 1 bits (of 7) from port B of cell toast_top.$flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$87 ($eq).
Removed top 1 bits (of 7) from port B of cell toast_top.$flatten\control_i.$eq$/openlane/designs/toast_top/src/toast_control.v:163$84 ($eq).
Removed top 1 bits (of 2) from mux cell toast_top.$flatten\control_i.$procmux$523 ($mux).
Removed top 1 bits (of 2) from mux cell toast_top.$flatten\control_i.$procmux$532 ($mux).
Removed top 29 bits (of 32) from port B of cell toast_top.$flatten\if_stage_i.$add$/openlane/designs/toast_top/src/toast_IF_stage.v:53$130 ($add).
Removed top 29 bits (of 32) from port B of cell toast_top.$flatten\if_stage_i.$sub$/openlane/designs/toast_top/src/toast_IF_stage.v:52$129 ($sub).
Removed top 1 bits (of 5) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1008 ($eq).
Removed top 1 bits (of 5) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1010 ($eq).
Removed top 1 bits (of 5) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1017 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1024 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1028 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1035 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1037 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1044 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1046 ($eq).
Removed top 1 bits (of 5) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1053 ($eq).
Removed top 1 bits (of 5) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1055 ($eq).
Removed top 1 bits (of 2) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1057 ($eq).
Removed top 10 bits (of 11) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$963 ($eq).
Removed top 1 bits (of 5) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$961 ($eq).
Removed top 11 bits (of 32) from port B of cell toast_top.$flatten\id_stage_i.\decoder_i.$eq$/openlane/designs/toast_top/src/toast_decoder.v:126$4 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$988 ($eq).
Removed top 31 bits (of 32) from mux cell toast_top.$flatten\id_stage_i.\decoder_i.$ternary$/openlane/designs/toast_top/src/toast_decoder.v:152$9 ($mux).
Removed top 1 bits (of 3) from port B of cell toast_top.$flatten\id_stage_i.\decoder_i.$procmux$664_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell toast_top.$flatten\id_stage_i.\decoder_i.$procmux$663 ($pmux).
Removed top 2 bits (of 3) from port B of cell toast_top.$flatten\id_stage_i.\decoder_i.$procmux$665_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toast_top.$flatten\id_stage_i.\decoder_i.$procmux$722_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell toast_top.$flatten\id_stage_i.\decoder_i.$procmux$767_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell toast_top.$flatten\id_stage_i.\decoder_i.$procmux$768_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$981 ($eq).
Removed top 25 bits (of 32) from port B of cell toast_top.$flatten\id_stage_i.\decoder_i.$eq$/openlane/designs/toast_top/src/toast_decoder.v:126$3 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$1001 ($eq).
Removed top 31 bits (of 32) from mux cell toast_top.$flatten\ex_stage_i.\alu_i.$ternary$/openlane/designs/toast_top/src/toast_alu.v:50$123 ($mux).
Removed top 31 bits (of 32) from mux cell toast_top.$flatten\ex_stage_i.\alu_i.$ternary$/openlane/designs/toast_top/src/toast_alu.v:51$125 ($mux).
Removed top 31 bits (of 32) from mux cell toast_top.$flatten\ex_stage_i.\alu_i.$ternary$/openlane/designs/toast_top/src/toast_alu.v:52$127 ($mux).
Removed top 1 bits (of 4) from port B of cell toast_top.$auto$fsm_map.cc:77:implement_pattern_cache$979 ($eq).
Removed top 1 bits (of 2) from port B of cell toast_top.$flatten\ex_stage_i.$procmux$405_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell toast_top.$flatten\ex_stage_i.$procmux$395_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell toast_top.$flatten\ex_stage_i.$ternary$/openlane/designs/toast_top/src/toast_EX_stage.v:174$147 ($mux).
Removed top 31 bits (of 32) from mux cell toast_top.$flatten\ex_stage_i.$ternary$/openlane/designs/toast_top/src/toast_EX_stage.v:171$146 ($mux).
Removed top 1 bits (of 4) from port B of cell toast_top.$flatten\mem_stage_i.$procmux$634_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$flatten\mem_stage_i.$procmux$620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell toast_top.$flatten\mem_stage_i.$procmux$617_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toast_top.$flatten\mem_stage_i.$procmux$597_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell toast_top.$flatten\mem_stage_i.$procmux$565_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell toast_top.$flatten\mem_stage_i.$procmux$553_CMP0 ($eq).
Removed top 1 bits (of 2) from wire toast_top.$flatten\control_i.$2\forwardA_o[1:0].
Removed top 1 bits (of 2) from wire toast_top.$flatten\control_i.$2\forwardB_o[1:0].
Removed top 31 bits (of 32) from wire toast_top.$flatten\ex_stage_i.$ternary$/openlane/designs/toast_top/src/toast_EX_stage.v:171$146_Y.
Removed top 31 bits (of 32) from wire toast_top.$flatten\ex_stage_i.$ternary$/openlane/designs/toast_top/src/toast_EX_stage.v:174$147_Y.
Removed top 31 bits (of 32) from wire toast_top.$flatten\ex_stage_i.\alu_i.$ternary$/openlane/designs/toast_top/src/toast_alu.v:50$123_Y.
Removed top 31 bits (of 32) from wire toast_top.$flatten\ex_stage_i.\alu_i.$ternary$/openlane/designs/toast_top/src/toast_alu.v:51$125_Y.
Removed top 31 bits (of 32) from wire toast_top.$flatten\ex_stage_i.\alu_i.$ternary$/openlane/designs/toast_top/src/toast_alu.v:52$127_Y.
Removed top 1 bits (of 4) from wire toast_top.$flatten\id_stage_i.\decoder_i.$3\mem_op_o[3:0].
Removed top 31 bits (of 32) from wire toast_top.$flatten\id_stage_i.\decoder_i.$ternary$/openlane/designs/toast_top/src/toast_decoder.v:152$9_Y.

15.11. Executing PEEPOPT pass (run peephole optimizers).

15.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

15.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toast_top:
  creating $macc model for $flatten\branchgen_i.$add$/openlane/designs/toast_top/src/toast_branchgen.v:50$110 ($add).
  creating $macc model for $flatten\branchgen_i.$add$/openlane/designs/toast_top/src/toast_branchgen.v:51$111 ($add).
  creating $macc model for $flatten\ex_stage_i.\alu_i.$add$/openlane/designs/toast_top/src/toast_alu.v:25$113 ($add).
  creating $macc model for $flatten\ex_stage_i.\alu_i.$sub$/openlane/designs/toast_top/src/toast_alu.v:26$114 ($sub).
  creating $macc model for $flatten\if_stage_i.$add$/openlane/designs/toast_top/src/toast_IF_stage.v:53$130 ($add).
  creating $macc model for $flatten\if_stage_i.$sub$/openlane/designs/toast_top/src/toast_IF_stage.v:52$129 ($sub).
  creating $alu model for $macc $flatten\if_stage_i.$sub$/openlane/designs/toast_top/src/toast_IF_stage.v:52$129.
  creating $alu model for $macc $flatten\if_stage_i.$add$/openlane/designs/toast_top/src/toast_IF_stage.v:53$130.
  creating $alu model for $macc $flatten\ex_stage_i.\alu_i.$sub$/openlane/designs/toast_top/src/toast_alu.v:26$114.
  creating $alu model for $macc $flatten\ex_stage_i.\alu_i.$add$/openlane/designs/toast_top/src/toast_alu.v:25$113.
  creating $alu model for $macc $flatten\branchgen_i.$add$/openlane/designs/toast_top/src/toast_branchgen.v:51$111.
  creating $alu model for $macc $flatten\branchgen_i.$add$/openlane/designs/toast_top/src/toast_branchgen.v:50$110.
  creating $alu model for $flatten\ex_stage_i.\alu_i.$lt$/openlane/designs/toast_top/src/toast_alu.v:51$124 ($lt): new $alu
  creating $alu model for $flatten\ex_stage_i.\alu_i.$lt$/openlane/designs/toast_top/src/toast_alu.v:52$126 ($lt): new $alu
  creating $alu model for $flatten\ex_stage_i.\alu_i.$eq$/openlane/designs/toast_top/src/toast_alu.v:50$122 ($eq): merged with $flatten\ex_stage_i.\alu_i.$lt$/openlane/designs/toast_top/src/toast_alu.v:52$126.
  creating $alu cell for $flatten\branchgen_i.$add$/openlane/designs/toast_top/src/toast_branchgen.v:50$110: $auto$alumacc.cc:485:replace_alu$1137
  creating $alu cell for $flatten\branchgen_i.$add$/openlane/designs/toast_top/src/toast_branchgen.v:51$111: $auto$alumacc.cc:485:replace_alu$1140
  creating $alu cell for $flatten\ex_stage_i.\alu_i.$lt$/openlane/designs/toast_top/src/toast_alu.v:52$126, $flatten\ex_stage_i.\alu_i.$eq$/openlane/designs/toast_top/src/toast_alu.v:50$122: $auto$alumacc.cc:485:replace_alu$1143
  creating $alu cell for $flatten\ex_stage_i.\alu_i.$lt$/openlane/designs/toast_top/src/toast_alu.v:51$124: $auto$alumacc.cc:485:replace_alu$1154
  creating $alu cell for $flatten\ex_stage_i.\alu_i.$add$/openlane/designs/toast_top/src/toast_alu.v:25$113: $auto$alumacc.cc:485:replace_alu$1167
  creating $alu cell for $flatten\ex_stage_i.\alu_i.$sub$/openlane/designs/toast_top/src/toast_alu.v:26$114: $auto$alumacc.cc:485:replace_alu$1170
  creating $alu cell for $flatten\if_stage_i.$add$/openlane/designs/toast_top/src/toast_IF_stage.v:53$130: $auto$alumacc.cc:485:replace_alu$1173
  creating $alu cell for $flatten\if_stage_i.$sub$/openlane/designs/toast_top/src/toast_IF_stage.v:52$129: $auto$alumacc.cc:485:replace_alu$1176
  created 8 $alu and 0 $macc cells.

15.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module toast_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\id_stage_i.\regfile_i.$memrd$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:62$211 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\id_stage_i.\regfile_i.$logic_and$/openlane/designs/toast_top/src/toast_regfile.v:59$210_Y.
    Found 1 candidates: $flatten\id_stage_i.\regfile_i.$memrd$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:57$205
    Analyzing resource sharing with $flatten\id_stage_i.\regfile_i.$memrd$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:57$205 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\id_stage_i.\regfile_i.$logic_and$/openlane/designs/toast_top/src/toast_regfile.v:54$204_Y.
      Activation pattern for cell $flatten\id_stage_i.\regfile_i.$memrd$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:62$211: $flatten\id_stage_i.\regfile_i.$logic_and$/openlane/designs/toast_top/src/toast_regfile.v:59$210_Y = 1'0
      Activation pattern for cell $flatten\id_stage_i.\regfile_i.$memrd$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:57$205: $flatten\id_stage_i.\regfile_i.$logic_and$/openlane/designs/toast_top/src/toast_regfile.v:54$204_Y = 1'0
      Size of SAT problem: 0 cells, 448 variables, 1143 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\id_stage_i.\regfile_i.$logic_and$/openlane/designs/toast_top/src/toast_regfile.v:59$210_Y $flatten\id_stage_i.\regfile_i.$logic_and$/openlane/designs/toast_top/src/toast_regfile.v:54$204_Y } = 2'00
  Analyzing resource sharing options for $flatten\id_stage_i.\regfile_i.$memrd$\regfile_data$/openlane/designs/toast_top/src/toast_regfile.v:57$205 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\id_stage_i.\regfile_i.$logic_and$/openlane/designs/toast_top/src/toast_regfile.v:54$204_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\ex_stage_i.\alu_i.$sshr$/openlane/designs/toast_top/src/toast_alu.v:34$120 ($sshr):
    Found 1 activation_patterns using ctrl signal \id_stage_i.ID_alu_ctrl_o [10].
    No candidates found.
  Analyzing resource sharing options for $flatten\ex_stage_i.\alu_i.$shr$/openlane/designs/toast_top/src/toast_alu.v:33$119 ($shr):
    Found 1 activation_patterns using ctrl signal \id_stage_i.ID_alu_ctrl_o [5].
    No candidates found.
  Analyzing resource sharing options for $flatten\ex_stage_i.\alu_i.$shl$/openlane/designs/toast_top/src/toast_alu.v:32$118 ($shl):
    Found 1 activation_patterns using ctrl signal \id_stage_i.ID_alu_ctrl_o [8].
    No candidates found.

15.15. Executing OPT pass (performing simple optimizations).

15.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~2 debug messages>

15.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

15.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

15.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.15.6. Executing OPT_DFF pass (perform DFF optimizations).

15.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

15.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.15.9. Rerunning OPT passes. (Maybe there is more to do..)

15.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

15.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

15.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.15.13. Executing OPT_DFF pass (perform DFF optimizations).

15.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

15.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.15.16. Finished OPT passes. (There is nothing left to do.)

15.16. Executing MEMORY pass.

15.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

15.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

15.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing toast_top.id_stage_i.regfile_i.regfile_data write port 0.

15.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

15.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\id_stage_i.regfile_i.regfile_data'[0] in module `\toast_top': merging output FF to cell.
    Write port 0: transparent.
Checking read port `\id_stage_i.regfile_i.regfile_data'[1] in module `\toast_top': merging output FF to cell.
    Write port 0: transparent.

15.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 10 unused cells and 76 unused wires.
<suppressed ~15 debug messages>

15.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory toast_top.id_stage_i.regfile_i.regfile_data by address:

15.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

15.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

15.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

15.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

15.18. Executing OPT pass (performing simple optimizations).

15.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~37 debug messages>

15.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

15.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\if_stage_i.$procdff$894 ($dff) from module toast_top (D = $flatten\if_stage_i.$0\IMEM_addr_o[31:0] [1:0], Q = \if_stage_i.IMEM_addr_o [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$1109 ($dffe) from module toast_top (D = \ex_stage_i.ID_pc_dest_i, Q = \ex_stage_i.EX_pc_dest_o, rval = 0).

15.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 5 unused cells and 21 unused wires.
<suppressed ~6 debug messages>

15.18.5. Rerunning OPT passes. (Removed registers in this run.)

15.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.18.8. Executing OPT_DFF pass (perform DFF optimizations).

15.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

15.18.10. Finished fast OPT passes.

15.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \id_stage_i.regfile_i.regfile_data in module \toast_top:
  created 32 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of toast_top.id_stage_i.regfile_i.regfile_data: $\id_stage_i.regfile_i.regfile_data$rdreg[0]
Extracted data FF from read port 1 of toast_top.id_stage_i.regfile_i.regfile_data: $\id_stage_i.regfile_i.regfile_data$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

15.20. Executing OPT pass (performing simple optimizations).

15.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~12 debug messages>

15.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

15.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
    Consolidated identical input bits for $pmux cell $flatten\id_stage_i.\decoder_i.$procmux$672:
      Old ports: A=4'0010, B=16'0000000110001001, Y=$flatten\id_stage_i.\decoder_i.$2\mem_op_o[3:0]
      New ports: A=3'010, B=12'000001100101, Y={ $flatten\id_stage_i.\decoder_i.$2\mem_op_o[3:0] [3] $flatten\id_stage_i.\decoder_i.$2\mem_op_o[3:0] [1:0] }
      New connections: $flatten\id_stage_i.\decoder_i.$2\mem_op_o[3:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\if_stage_i.$procmux$456:
      Old ports: A={ $flatten\if_stage_i.$add$/openlane/designs/toast_top/src/toast_IF_stage.v:53$130_Y [31:2] 2'x }, B={ $flatten\if_stage_i.$sub$/openlane/designs/toast_top/src/toast_IF_stage.v:52$129_Y [31:2] 2'x }, Y=$flatten\if_stage_i.$3\pc_next[31:0]
      New ports: A=$flatten\if_stage_i.$add$/openlane/designs/toast_top/src/toast_IF_stage.v:53$130_Y [31:2], B=$flatten\if_stage_i.$sub$/openlane/designs/toast_top/src/toast_IF_stage.v:52$129_Y [31:2], Y=$flatten\if_stage_i.$3\pc_next[31:0] [31:2]
      New connections: $flatten\if_stage_i.$3\pc_next[31:0] [1:0] = 2'x
    Consolidated identical input bits for $mux cell $flatten\mem_stage_i.$procmux$542:
      Old ports: A={ 16'0000000000000000 \DMEM_rd_data_i [15:0] }, B={ 16'0000000000000000 \DMEM_rd_data_i [31:16] }, Y=$flatten\mem_stage_i.$5\MEM_dout_o[31:0]
      New ports: A=\DMEM_rd_data_i [15:0], B=\DMEM_rd_data_i [31:16], Y=$flatten\mem_stage_i.$5\MEM_dout_o[31:0] [15:0]
      New connections: $flatten\mem_stage_i.$5\MEM_dout_o[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\mem_stage_i.$procmux$550:
      Old ports: A={ 24'000000000000000000000000 \DMEM_rd_data_i [7:0] }, B={ 24'000000000000000000000000 \DMEM_rd_data_i [15:8] 24'000000000000000000000000 \DMEM_rd_data_i [23:16] 24'000000000000000000000000 \DMEM_rd_data_i [31:24] }, Y=$flatten\mem_stage_i.$4\MEM_dout_o[31:0]
      New ports: A=\DMEM_rd_data_i [7:0], B={ \DMEM_rd_data_i [15:8] \DMEM_rd_data_i [23:16] \DMEM_rd_data_i [31:24] }, Y=$flatten\mem_stage_i.$4\MEM_dout_o[31:0] [7:0]
      New connections: $flatten\mem_stage_i.$4\MEM_dout_o[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\mem_stage_i.$procmux$561:
      Old ports: A={ \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15:0] }, B={ \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31:16] }, Y=$flatten\mem_stage_i.$3\MEM_dout_o[31:0]
      New ports: A=\DMEM_rd_data_i [15:0], B=\DMEM_rd_data_i [31:16], Y=$flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15:0]
      New connections: $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [31:16] = { $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] $flatten\mem_stage_i.$3\MEM_dout_o[31:0] [15] }
    Consolidated identical input bits for $pmux cell $flatten\mem_stage_i.$procmux$571:
      Old ports: A={ \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7] \DMEM_rd_data_i [7:0] }, B={ \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15] \DMEM_rd_data_i [15:8] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23] \DMEM_rd_data_i [23:16] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31] \DMEM_rd_data_i [31:24] }, Y=$flatten\mem_stage_i.$2\MEM_dout_o[31:0]
      New ports: A=\DMEM_rd_data_i [7:0], B={ \DMEM_rd_data_i [15:8] \DMEM_rd_data_i [23:16] \DMEM_rd_data_i [31:24] }, Y=$flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7:0]
      New connections: $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [31:8] = { $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] $flatten\mem_stage_i.$2\MEM_dout_o[31:0] [7] }
    Consolidated identical input bits for $pmux cell $flatten\mem_stage_i.$procmux$593:
      Old ports: A=4'0000, B=8'00111100, Y=$flatten\mem_stage_i.$3\byte_en[3:0]
      New ports: A=2'00, B=4'0110, Y={ $flatten\mem_stage_i.$3\byte_en[3:0] [2] $flatten\mem_stage_i.$3\byte_en[3:0] [0] }
      New connections: { $flatten\mem_stage_i.$3\byte_en[3:0] [3] $flatten\mem_stage_i.$3\byte_en[3:0] [1] } = { $flatten\mem_stage_i.$3\byte_en[3:0] [2] $flatten\mem_stage_i.$3\byte_en[3:0] [0] }
  Optimizing cells in module \toast_top.
Performed a total of 7 changes.

15.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

15.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\branchgen_i.$procmux$489 in front of them:
        $auto$alumacc.cc:485:replace_alu$1140
        $auto$alumacc.cc:485:replace_alu$1137

    Found cells that share an operand and can be merged by moving the $pmux $flatten\ex_stage_i.\alu_i.$procmux$479 in front of them:
        $auto$alumacc.cc:485:replace_alu$1170
        $auto$alumacc.cc:485:replace_alu$1167

    Found cells that share an operand and can be merged by moving the $mux $flatten\if_stage_i.$procmux$456 in front of them:
        $auto$alumacc.cc:485:replace_alu$1176
        $auto$alumacc.cc:485:replace_alu$1173

15.20.7. Executing OPT_DFF pass (perform DFF optimizations).

15.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 1 unused cells and 122 unused wires.
<suppressed ~2 debug messages>

15.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~4 debug messages>

15.20.10. Rerunning OPT passes. (Maybe there is more to do..)

15.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

15.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$1777:
      Old ports: A=30'111111111111111111111111111111, B=30'000000000000000000000000000001, Y=$auto$rtlil.cc:2468:Mux$1778
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2468:Mux$1778 [1]
      New connections: { $auto$rtlil.cc:2468:Mux$1778 [29:2] $auto$rtlil.cc:2468:Mux$1778 [0] } = { $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] $auto$rtlil.cc:2468:Mux$1778 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\branchgen_i.$procmux$489: $auto$opt_reduce.cc:134:opt_pmux$1782
    New ctrl vector for $pmux cell $flatten\ex_stage_i.\alu_i.$procmux$479: { $auto$opt_reduce.cc:134:opt_pmux$1784 \id_stage_i.ID_alu_ctrl_o [3] \id_stage_i.ID_alu_ctrl_o [9] \id_stage_i.ID_alu_ctrl_o [2] \id_stage_i.ID_alu_ctrl_o [8] \id_stage_i.ID_alu_ctrl_o [5] \id_stage_i.ID_alu_ctrl_o [10] }
  Optimizing cells in module \toast_top.
Performed a total of 3 changes.

15.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.20.14. Executing OPT_SHARE pass.

15.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[9]$1280 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[9]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[8]$1278 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[8]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[7]$1276 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[7]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[6]$1274 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[6]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[5]$1272 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[5]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[4]$1270 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[4]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[3]$1268 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[3]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[31]$1324 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[31]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[30]$1322 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[30]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[2]$1266 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[2]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[29]$1320 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[29]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[28]$1318 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[28]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[27]$1316 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[27]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[26]$1314 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[26]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[25]$1312 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[25]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[24]$1310 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[24]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[23]$1308 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[23]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[22]$1306 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[22]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[21]$1304 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[21]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[20]$1302 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[20]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[1]$1264 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[1]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[19]$1300 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[19]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[18]$1298 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[18]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[17]$1296 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[17]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[16]$1294 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[16]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[15]$1292 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[15]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[14]$1290 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[14]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[13]$1288 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[13]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[12]$1286 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[12]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[11]$1284 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[11]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[10]$1282 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[10]).
Adding EN signal on $memory\id_stage_i.regfile_i.regfile_data[0]$1262 ($dff) from module toast_top (D = \ex_stage_i.WB_rd_wr_data_i, Q = \id_stage_i.regfile_i.regfile_data[0]).

15.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 32 unused cells and 34 unused wires.
<suppressed ~33 debug messages>

15.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~1 debug messages>

15.20.18. Rerunning OPT passes. (Maybe there is more to do..)

15.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

15.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

15.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

15.20.22. Executing OPT_SHARE pass.

15.20.23. Executing OPT_DFF pass (perform DFF optimizations).

15.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

15.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

15.20.26. Finished OPT passes. (There is nothing left to do.)

15.21. Executing TECHMAP pass (map to technology primitives).

15.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$49f1dc3dcd6d2c748486fe94c6744a34a19bbafe\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~3559 debug messages>

15.22. Executing OPT pass (performing simple optimizations).

15.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~1181 debug messages>

15.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~2328 debug messages>
Removed a total of 776 cells.

15.22.3. Executing OPT_DFF pass (perform DFF optimizations).

15.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 149 unused cells and 1920 unused wires.
<suppressed ~150 debug messages>

15.22.5. Finished fast OPT passes.

15.23. Executing ABC pass (technology mapping using ABC).

15.23.1. Extracting gate netlist of module `\toast_top' to `<abc-temp-dir>/input.blif'..
Extracted 6092 gates and 7597 wires to a netlist network with 1502 inputs and 377 outputs.

15.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.23.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       39
ABC RESULTS:               MUX cells:     2893
ABC RESULTS:               XOR cells:      254
ABC RESULTS:               NOR cells:      172
ABC RESULTS:               AND cells:       72
ABC RESULTS:               NOT cells:      399
ABC RESULTS:              NAND cells:       84
ABC RESULTS:             ORNOT cells:      124
ABC RESULTS:                OR cells:      824
ABC RESULTS:            ANDNOT cells:     1384
ABC RESULTS:        internal signals:     5718
ABC RESULTS:           input signals:     1502
ABC RESULTS:          output signals:      377
Removing temp directory.

15.24. Executing OPT pass (performing simple optimizations).

15.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.
<suppressed ~1204 debug messages>

15.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

15.24.3. Executing OPT_DFF pass (perform DFF optimizations).

15.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 10 unused cells and 2933 unused wires.
<suppressed ~37 debug messages>

15.24.5. Finished fast OPT passes.

15.25. Executing HIERARCHY pass (managing design hierarchy).

15.25.1. Analyzing design hierarchy..
Top module:  \toast_top

15.25.2. Analyzing design hierarchy..
Top module:  \toast_top
Removed 0 unused modules.

15.26. Printing statistics.

=== toast_top ===

   Number of wires:               6264
   Number of wire bits:           9863
   Number of public wires:         272
   Number of public wire bits:    3871
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7669
     $_ANDNOT_                    1383
     $_AND_                         72
     $_DFFE_PP_                   1026
     $_DFF_P_                       41
     $_MUX_                       2893
     $_NAND_                        83
     $_NOR_                        170
     $_NOT_                        388
     $_ORNOT_                      123
     $_OR_                         815
     $_SDFFCE_PN0P_                 32
     $_SDFFE_PN0N_                  74
     $_SDFF_PN0_                   266
     $_SDFF_PP0_                    10
     $_XNOR_                        39
     $_XOR_                        254

15.27. Executing CHECK pass (checking for obvious problems).
Checking module toast_top...
Found and reported 0 problems.

16. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/toast_top/runs/delay_four/tmp/synthesis/post_techmap.dot'.
Dumping module toast_top to page 1.
Warning: WIDTHLABEL \IMEM_data_i [0] 1
Warning: WIDTHLABEL \IMEM_data_i [1] 1
Warning: WIDTHLABEL \IMEM_data_i [2] 1
Warning: WIDTHLABEL \IMEM_data_i [3] 1
Warning: WIDTHLABEL \IMEM_data_i [4] 1
Warning: WIDTHLABEL \IMEM_data_i [5] 1
Warning: WIDTHLABEL \IMEM_data_i [6] 1
Warning: WIDTHLABEL \IMEM_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [0] 1
Warning: WIDTHLABEL \IMEM_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [1] 1
Warning: WIDTHLABEL \IMEM_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [2] 1
Warning: WIDTHLABEL \IMEM_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [3] 1
Warning: WIDTHLABEL \IMEM_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [4] 1
Warning: WIDTHLABEL \IMEM_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [0] 1
Warning: WIDTHLABEL \IMEM_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [1] 1
Warning: WIDTHLABEL \IMEM_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [2] 1
Warning: WIDTHLABEL \IMEM_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [3] 1
Warning: WIDTHLABEL \IMEM_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \IMEM_data_i [12] 1
Warning: WIDTHLABEL \IMEM_data_i [13] 1
Warning: WIDTHLABEL \IMEM_data_i [14] 1
Warning: WIDTHLABEL \IMEM_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.branch_op [0] 1
Warning: WIDTHLABEL \id_stage_i.branch_op [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \IMEM_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [7] 1
Warning: WIDTHLABEL \IMEM_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [8] 1
Warning: WIDTHLABEL \IMEM_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [9] 1
Warning: WIDTHLABEL \IMEM_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [10] 1
Warning: WIDTHLABEL \IMEM_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [1] 1
Warning: WIDTHLABEL \IMEM_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [0] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [7] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [9] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [8] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [11] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [10] 1
Warning: WIDTHLABEL \IMEM_data_i [25] 1
Warning: WIDTHLABEL \IMEM_data_i [26] 1
Warning: WIDTHLABEL \IMEM_data_i [27] 1
Warning: WIDTHLABEL \IMEM_data_i [28] 1
Warning: WIDTHLABEL \IMEM_data_i [29] 1
Warning: WIDTHLABEL \IMEM_data_i [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [7] 1
Warning: WIDTHLABEL \id_stage_i.branch_op [0] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [0] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [8] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [8] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [1] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [9] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [9] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [2] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [10] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [10] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [3] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [11] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [11] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [4] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [5] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [6] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [7] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [8] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [9] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [10] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [11] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [12] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [13] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [14] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [15] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [16] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [17] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [18] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [19] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [20] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [21] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [22] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [23] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [24] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [25] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [26] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [27] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [28] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [29] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [30] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [0] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [0] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [0] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [1] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [3] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [2] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [1] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [0] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [2] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [16] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [24] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [16] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [0] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [0] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [1] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [17] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [25] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [17] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [1] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [2] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [2] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [2] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [18] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [26] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [18] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [10] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [3] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [3] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [3] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [19] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [27] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [19] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [2] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [2] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [4] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [4] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [4] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [20] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [28] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [20] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [5] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [5] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [5] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [5] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [21] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [29] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [21] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [6] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [6] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [6] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [6] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [22] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [30] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [22] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [7] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [7] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [7] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [7] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [23] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [31] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [23] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [3] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [8] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [8] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [8] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [8] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [9] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [9] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [9] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [9] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [10] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [10] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [10] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [10] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [11] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [11] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [11] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [11] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [12] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [12] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [12] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [12] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [13] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [13] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [13] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [13] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [14] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [14] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [14] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [14] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [15] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [15] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [15] 1
Warning: WIDTHLABEL \DMEM_rd_data_i [15] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [4] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [16] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [16] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [17] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [17] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [18] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [18] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [19] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [19] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [20] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [20] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [21] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [21] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [22] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [22] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [23] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [23] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [24] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [24] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [25] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [25] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [26] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [26] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [27] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [27] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [28] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [28] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [29] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [29] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [30] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [30] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [31] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [31] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [5] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [6] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [7] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [8] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [9] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [10] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [11] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [12] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [13] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [14] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [15] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [16] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [17] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [18] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [19] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [20] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [20] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [21] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [21] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [22] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [22] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [23] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [23] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [24] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [24] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [25] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [25] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [26] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [26] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [27] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [27] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [28] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [28] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [29] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [29] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [30] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [30] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [31] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [31] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [0] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [1] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [2] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [3] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [4] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [5] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [6] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [7] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [9] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [10] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [11] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [12] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [13] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [14] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [15] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [16] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [16] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [17] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [17] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [18] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [18] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [19] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [19] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [20] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [20] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [21] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [21] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [22] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [22] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [23] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [23] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [24] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [24] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [25] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [25] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [26] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [26] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [27] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [27] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [28] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [28] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [29] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [29] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [30] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [30] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [31] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [31] 1
Warning: WIDTHLABEL \DMEM_wr_data_o [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [0] 1
Warning: WIDTHLABEL \boot_addr_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [1] 1
Warning: WIDTHLABEL \boot_addr_i [1] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [2] 1
Warning: WIDTHLABEL \boot_addr_i [2] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [3] 1
Warning: WIDTHLABEL \boot_addr_i [3] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [4] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [4] 1
Warning: WIDTHLABEL \boot_addr_i [4] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [5] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [5] 1
Warning: WIDTHLABEL \boot_addr_i [5] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [6] 1
Warning: WIDTHLABEL \boot_addr_i [6] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [7] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [7] 1
Warning: WIDTHLABEL \boot_addr_i [7] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [8] 1
Warning: WIDTHLABEL \boot_addr_i [8] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [9] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [9] 1
Warning: WIDTHLABEL \boot_addr_i [9] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [10] 1
Warning: WIDTHLABEL \boot_addr_i [10] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [11] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [11] 1
Warning: WIDTHLABEL \boot_addr_i [11] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [12] 1
Warning: WIDTHLABEL \boot_addr_i [12] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [13] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [13] 1
Warning: WIDTHLABEL \boot_addr_i [13] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [14] 1
Warning: WIDTHLABEL \boot_addr_i [14] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [15] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [15] 1
Warning: WIDTHLABEL \boot_addr_i [15] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [16] 1
Warning: WIDTHLABEL \boot_addr_i [16] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [17] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [17] 1
Warning: WIDTHLABEL \boot_addr_i [17] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [18] 1
Warning: WIDTHLABEL \boot_addr_i [18] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [19] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [19] 1
Warning: WIDTHLABEL \boot_addr_i [19] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [20] 1
Warning: WIDTHLABEL \boot_addr_i [20] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [21] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [21] 1
Warning: WIDTHLABEL \boot_addr_i [21] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [22] 1
Warning: WIDTHLABEL \boot_addr_i [22] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [23] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [23] 1
Warning: WIDTHLABEL \boot_addr_i [23] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [24] 1
Warning: WIDTHLABEL \boot_addr_i [24] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [25] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [25] 1
Warning: WIDTHLABEL \boot_addr_i [25] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [26] 1
Warning: WIDTHLABEL \boot_addr_i [26] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [27] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [27] 1
Warning: WIDTHLABEL \boot_addr_i [27] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [28] 1
Warning: WIDTHLABEL \boot_addr_i [28] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [29] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [29] 1
Warning: WIDTHLABEL \boot_addr_i [29] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [30] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [30] 1
Warning: WIDTHLABEL \boot_addr_i [30] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [31] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [31] 1
Warning: WIDTHLABEL \boot_addr_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [1] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [3] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [5] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [6] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [7] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [8] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [9] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [10] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [11] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [12] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [13] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [14] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [15] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [16] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [17] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [18] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_wr_byte_en_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \DMEM_wr_byte_en_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_wr_byte_en_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \DMEM_wr_byte_en_o [3] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [8] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [7] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [10] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [9] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [0] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [1] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [2] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [3] 1
Warning: WIDTHLABEL \id_stage_i.branch_op [0] 1
Warning: WIDTHLABEL \id_stage_i.branch_op [1] 1
Warning: WIDTHLABEL \id_stage_i.alu_source_sel [0] 1
Warning: WIDTHLABEL \id_stage_i.alu_source_sel [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[3] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[29] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[31] [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_ctrl_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[0] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[7] [31] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [0] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [0] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [1] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [1] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [2] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [2] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [3] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [3] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [4] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [4] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [5] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [5] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [6] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [6] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [7] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [7] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [8] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [8] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [9] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [9] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [10] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [10] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [11] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [11] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [12] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [12] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [13] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [13] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [14] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [14] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [15] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [15] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [16] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [16] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [17] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [17] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [18] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [18] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [19] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [19] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [20] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [20] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [21] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [21] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [22] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [22] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [23] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [23] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [24] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [24] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [25] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [25] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [26] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [26] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [27] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [27] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [28] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [28] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [29] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [29] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [30] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [30] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [31] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [5] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [7] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [9] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [11] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [13] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [15] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [17] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [19] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [21] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [23] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [25] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [27] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [29] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [30] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.ID_pc_dest_i [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_pc_dest_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[5] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[4] [31] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [0] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [1] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [2] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [3] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [4] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [5] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [6] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [7] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [8] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [9] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [10] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [11] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [12] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [13] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [14] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [15] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [16] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [17] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [18] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [19] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [20] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [21] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [22] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [23] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [24] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [25] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [26] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [27] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [28] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [29] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [30] 1
Warning: WIDTHLABEL \id_stage_i.rs1_rd_data [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[28] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[2] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[30] [31] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [0] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [1] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [2] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [3] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [4] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [5] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [6] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [7] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [8] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [9] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [10] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [11] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [12] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [13] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [14] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [15] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [16] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [17] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [18] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [19] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [20] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [21] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [22] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [23] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [24] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [25] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [26] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [27] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [28] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [29] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [30] 1
Warning: WIDTHLABEL \id_stage_i.rs2_rd_data [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[21] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[1] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[18] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[17] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[16] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[15] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[14] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[13] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[12] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[11] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[10] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[8] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[20] [31] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [2] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [3] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [4] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [5] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [6] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [7] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [8] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [9] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [10] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [11] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [12] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [13] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [14] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [15] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [16] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [17] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [18] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [19] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [20] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [21] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [22] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [23] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [24] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [25] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [26] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [27] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [28] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [29] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [30] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[9] [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs2_addr_i [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.rs1_addr_i [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs1_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [0] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [1] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [2] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [3] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [4] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [5] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [6] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [7] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [8] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [9] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [10] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [11] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [12] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [13] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [14] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [15] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [16] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [17] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [18] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [19] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [20] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [21] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [22] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [23] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [24] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [25] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [26] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [27] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [28] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [29] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [30] 1
Warning: WIDTHLABEL \id_stage_i.imm2 [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm2_o [31] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [0] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [1] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [2] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [3] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [4] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [5] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [6] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [7] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [8] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [9] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [10] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [11] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [12] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [13] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [14] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [15] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [16] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [17] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [18] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [19] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [20] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [21] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [22] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [23] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [24] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [25] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [26] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [27] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [28] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [29] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [30] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_imm1_o [31] 1
Warning: WIDTHLABEL \id_stage_i.branch_op [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [0] 1
Warning: WIDTHLABEL \id_stage_i.branch_op [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_branch_op_o [1] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [0] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [1] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [2] 1
Warning: WIDTHLABEL \id_stage_i.mem_op [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [3] 1
Warning: WIDTHLABEL \id_stage_i.alu_source_sel [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [0] 1
Warning: WIDTHLABEL \id_stage_i.alu_source_sel [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_alu_source_sel_o [1] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [0] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [1] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [2] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [3] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [4] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [5] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [5] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [6] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [6] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [7] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [8] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [9] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [10] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [11] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [12] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [12] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [13] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [13] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [14] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [14] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [15] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [15] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [16] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [16] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [17] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [17] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [18] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [18] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [19] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [19] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [20] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [20] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [21] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [21] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [22] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [22] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [23] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [23] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [24] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [24] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [25] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [25] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [26] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [26] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [27] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [27] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [28] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [28] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [29] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [29] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [30] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [30] 1
Warning: WIDTHLABEL \if_stage_i.IF_pc_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_pc_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [5] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [7] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [9] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [11] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [13] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [15] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [17] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [19] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [21] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [23] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [25] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [27] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [29] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [30] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.alu_result [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [5] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [7] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [9] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [11] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [13] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [15] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [17] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [19] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [21] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [23] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [25] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [27] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [29] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [30] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.ID_rs2_data_i [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_data_o [31] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rs2_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rs2_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [4] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [0] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [1] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [2] 1
Warning: WIDTHLABEL \id_stage_i.ID_mem_op_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[19] [31] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [0] 1
Warning: WIDTHLABEL \if_stage_i.IMEM_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[25] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[26] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[27] [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [5] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [5] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [6] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [6] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [7] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [7] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [8] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [8] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [9] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [9] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [10] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [10] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [11] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [11] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [12] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [12] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [13] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [13] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [14] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [14] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [15] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [15] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [16] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [16] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [17] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [17] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [18] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [18] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [19] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [19] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [20] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [20] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [21] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [21] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [22] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [22] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [23] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [23] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [24] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [24] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [25] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [25] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [26] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [26] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [27] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [27] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [28] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [28] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [29] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [29] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [30] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [30] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [31] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_alu_result_o [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_alu_result_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.byte_addr [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_mem_op_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.mem_op [3] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [7] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [0] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [8] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [1] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [9] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [2] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [10] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [3] 1
Warning: WIDTHLABEL \id_stage_i.decoder_i.instruction_i [11] 1
Warning: WIDTHLABEL \id_stage_i.ID_rd_addr_o [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[22] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[23] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[24] [31] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [0] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [0] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [1] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [1] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [2] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [2] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [3] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [3] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [4] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [4] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [5] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [5] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [6] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [6] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [7] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [7] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [8] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [8] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [9] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [9] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [10] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [10] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [11] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [11] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [12] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [12] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [13] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [13] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [14] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [14] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [15] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [15] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [16] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [16] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [17] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [17] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [18] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [18] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [19] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [19] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [20] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [20] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [21] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [21] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [22] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [22] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [23] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [23] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [24] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [24] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [25] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [25] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [26] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [26] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [27] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [27] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [28] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [28] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [29] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [29] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [30] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [30] 1
Warning: WIDTHLABEL \ex_stage_i.WB_rd_wr_data_i [31] 1
Warning: WIDTHLABEL \id_stage_i.regfile_i.regfile_data[6] [31] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [0] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [0] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [1] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [1] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [2] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [2] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [3] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [3] 1
Warning: WIDTHLABEL \ex_stage_i.EX_rd_addr_o [4] 1
Warning: WIDTHLABEL \mem_stage_i.MEM_rd_addr_o [4] 1

17. Executing SHARE pass (SAT-based resource sharing).

18. Executing OPT pass (performing simple optimizations).

18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toast_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toast_top.
Performed a total of 0 changes.

18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toast_top'.
Removed a total of 0 cells.

18.6. Executing OPT_DFF pass (perform DFF optimizations).

18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..

18.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toast_top.

18.9. Finished OPT passes. (There is nothing left to do.)

19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 0 unused cells and 173 unused wires.
<suppressed ~173 debug messages>

20. Printing statistics.

=== toast_top ===

   Number of wires:               6091
   Number of wire bits:           7826
   Number of public wires:          99
   Number of public wire bits:    1834
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7669
     $_ANDNOT_                    1383
     $_AND_                         72
     $_DFFE_PP_                   1026
     $_DFF_P_                       41
     $_MUX_                       2893
     $_NAND_                        83
     $_NOR_                        170
     $_NOT_                        388
     $_ORNOT_                      123
     $_OR_                         815
     $_SDFFCE_PN0P_                 32
     $_SDFFE_PN0N_                  74
     $_SDFF_PN0_                   266
     $_SDFF_PP0_                    10
     $_XNOR_                        39
     $_XOR_                        254

mapping tbuf

21. Executing TECHMAP pass (map to technology primitives).

21.1. Executing Verilog-2005 frontend: /home/nikhil/Desktop/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/nikhil/Desktop/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

23. Executing TECHMAP pass (map to technology primitives).

23.1. Executing Verilog-2005 frontend: /home/nikhil/Desktop/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/nikhil/Desktop/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

23.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

24. Executing SIMPLEMAP pass (map simple cells to gate primitives).

25. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

25.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\toast_top':
  mapped 1449 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

26. Printing statistics.

=== toast_top ===

   Number of wires:               7605
   Number of wire bits:           9340
   Number of public wires:          99
   Number of public wire bits:    1834
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9183
     $_ANDNOT_                    1383
     $_AND_                         72
     $_MUX_                       4407
     $_NAND_                        83
     $_NOR_                        170
     $_NOT_                        388
     $_ORNOT_                      123
     $_OR_                         815
     $_XNOR_                        39
     $_XOR_                        254
     sky130_fd_sc_hd__dfxtp_2     1449

[INFO]: USING STRATEGY DELAY 4

27. Executing ABC pass (technology mapping using ABC).

27.1. Extracting gate netlist of module `\toast_top' to `/tmp/yosys-abc-TSqWmY/input.blif'..
Extracted 7734 gates and 9280 wires to a netlist network with 1545 inputs and 1486 outputs.

27.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-TSqWmY/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-TSqWmY/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-TSqWmY/input.blif 
ABC: + read_lib -w /openlane/designs/toast_top/runs/delay_four/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/toast_top/runs/delay_four/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/toast_top/runs/delay_four/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/toast_top/runs/delay_four/tmp/synthesis/synthesis.sdc 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 17 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =   6852 ( 25.4 %)   Cap = 12.7 ff ( 17.6 %)   Area =    81320.49 ( 71.7 %)   Delay =  6396.33 ps  (  1.5 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   6852 ( 25.4 %)   Cap = 11.5 ff (  9.6 %)   Area =    63474.63 ( 68.1 %)   Delay =  5737.02 ps  (  1.3 %)               
ABC: Path  0 --     177 : 0    1 pi                       A =   0.00  Df =  17.4  -10.3 ps  S =  29.7 ps  Cin =  0.0 ff  Cout =   4.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3155 : 1   15 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 185.5  -33.1 ps  S = 145.0 ps  Cin =  4.6 ff  Cout =  69.6 ff  Cmax = 785.5 ff  G = 1445  
ABC: Path  2 --    3157 : 3    1 sky130_fd_sc_hd__or3_4   A =  11.26  Df = 518.5 -188.3 ps  S =  65.6 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 531.9 ff  G =  196  
ABC: Path  3 --    3158 : 1    6 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 656.0 -216.3 ps  S =  63.3 ps  Cin =  4.6 ff  Cout =  25.8 ff  Cmax = 785.5 ff  G =  525  
ABC: Path  4 --    7651 : 5    2 sky130_fd_sc_hd__o311a_4 A =  21.27  Df = 959.0 -348.5 ps  S =  55.6 ps  Cin =  4.4 ff  Cout =   7.4 ff  Cmax = 539.3 ff  G =  159  
ABC: Path  5 --    7652 : 1   17 sky130_fd_sc_hd__buf_6   A =  11.26  Df =1121.9 -335.7 ps  S = 143.8 ps  Cin =  4.6 ff  Cout =  69.1 ff  Cmax = 785.5 ff  G = 1424  
ABC: Path  6 --    8292 : 4    1 sky130_fd_sc_hd__a211o_2 A =  10.01  Df =1457.9 -469.7 ps  S =  52.7 ps  Cin =  2.4 ff  Cout =   4.8 ff  Cmax = 325.0 ff  G =  189  
ABC: Path  7 --    8295 : 4    4 sky130_fd_sc_hd__o211a_4 A =  17.52  Df =1697.0 -517.5 ps  S =  60.3 ps  Cin =  4.7 ff  Cout =  12.0 ff  Cmax = 509.0 ff  G =  245  
ABC: Path  8 --    8380 : 4    2 sky130_fd_sc_hd__a22o_2  A =  10.01  Df =1962.6 -470.0 ps  S =  56.5 ps  Cin =  2.3 ff  Cout =   7.2 ff  Cmax = 301.2 ff  G =  291  
ABC: Path  9 --    8495 : 3    4 sky130_fd_sc_hd__nor3b_2 A =  12.51  Df =2200.2 -411.5 ps  S = 213.7 ps  Cin =  3.4 ff  Cout =   9.4 ff  Cmax =  93.4 ff  G =  264  
ABC: Path 10 --    8642 : 3    3 sky130_fd_sc_hd__or3b_4  A =  11.26  Df =2618.4 -330.8 ps  S =  75.6 ps  Cin =  2.1 ff  Cout =   9.9 ff  Cmax = 469.7 ff  G =  440  
ABC: Path 11 --    8882 : 4    1 sky130_fd_sc_hd__or4_4   A =  11.26  Df =3089.3 -480.7 ps  S =  77.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 534.7 ff  G =   98  
ABC: Path 12 --    8884 : 5    3 sky130_fd_sc_hd__a311o_2 A =  11.26  Df =3493.3 -711.5 ps  S =  64.0 ps  Cin =  2.3 ff  Cout =   6.3 ff  Cmax = 298.5 ff  G =  269  
ABC: Path 13 --    8921 : 4    2 sky130_fd_sc_hd__a31o_2  A =   8.76  Df =3709.3 -646.6 ps  S =  63.0 ps  Cin =  2.4 ff  Cout =   7.5 ff  Cmax = 271.9 ff  G =  304  
ABC: Path 14 --    8953 : 5    1 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =4080.4 -798.4 ps  S =  50.9 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =  103  
ABC: Path 15 --    8954 : 3    4 sky130_fd_sc_hd__o21a_2  A =   8.76  Df =4215.0 -786.3 ps  S =  73.9 ps  Cin =  2.4 ff  Cout =  11.4 ff  Cmax = 294.8 ff  G =  457  
ABC: Path 16 --    9011 : 4    1 sky130_fd_sc_hd__a22o_2  A =  10.01  Df =4442.3 -806.5 ps  S =  37.8 ps  Cin =  2.3 ff  Cout =   2.6 ff  Cmax = 301.2 ff  G =  101  
ABC: Path 17 --    9012 : 3    4 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =4781.9 -125.5 ps  S =  86.1 ps  Cin =  2.4 ff  Cout =  14.9 ff  Cmax = 309.5 ff  G =  607  
ABC: Path 18 --    9044 : 3    2 sky130_fd_sc_hd__mux2_4  A =  15.01  Df =5000.6  -37.9 ps  S =  55.5 ps  Cin =  3.2 ff  Cout =   7.3 ff  Cmax = 536.5 ff  G =  210  
ABC: Path 19 --    9054 : 4    1 sky130_fd_sc_hd__or4_4   A =  11.26  Df =5439.4 -293.0 ps  S =  84.6 ps  Cin =  2.4 ff  Cout =   5.2 ff  Cmax = 534.7 ff  G =  205  
ABC: Path 20 --    9067 : 4    1 sky130_fd_sc_hd__a31o_4  A =  17.52  Df =5737.0 -294.7 ps  S = 121.0 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 499.0 ff  G =  727  
ABC: Start-point = pi176 (\control_i.MEM_rd_addr_i [3]).  End-point = po1127 ($auto$rtlil.cc:2560:MuxGate$22938).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1545/ 1486  lat =    0  nd =  6852  edge =  18175  area =63471.05  delay =24.00  lev = 24
ABC: + write_blif /tmp/yosys-abc-TSqWmY/output.blif 

27.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      424
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__mux2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      103
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a31o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      114
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      109
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       98
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      233
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      113
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      200
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      186
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2175
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      314
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1650
ABC RESULTS:        internal signals:     6249
ABC RESULTS:           input signals:     1545
ABC RESULTS:          output signals:     1486
Removing temp directory.

28. Executing SETUNDEF pass (replace undef values with defined constants).

29. Executing HILOMAP pass (mapping to constant drivers).

30. Executing SPLITNETS pass (splitting up multi-bit signals).

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toast_top..
Removed 0 unused cells and 9338 unused wires.
<suppressed ~249 debug messages>

32. Executing INSBUF pass (insert buffer cells for connected wires).

33. Executing CHECK pass (checking for obvious problems).
Checking module toast_top...
Warning: Wire toast_top.\exception_o is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [31] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [30] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [29] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [28] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [27] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [26] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [25] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [24] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [23] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [22] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [21] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [20] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [19] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [18] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [17] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [16] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [15] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [14] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [13] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [12] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [11] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [10] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [9] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [8] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [7] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [6] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [5] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [4] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [3] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [2] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [1] is used but has no driver.
Warning: Wire toast_top.\IMEM_addr_o [0] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [31] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [30] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [29] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [28] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [27] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [26] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [25] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [24] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [23] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [22] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [21] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [20] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [19] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [18] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [17] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [16] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [15] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [14] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [13] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [12] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [11] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [10] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [9] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [8] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [7] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [6] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [5] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [4] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [3] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [2] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [1] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_data_o [0] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_byte_en_o [3] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_byte_en_o [2] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_byte_en_o [1] is used but has no driver.
Warning: Wire toast_top.\DMEM_wr_byte_en_o [0] is used but has no driver.
Warning: Wire toast_top.\DMEM_rst_o is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [31] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [30] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [29] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [28] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [27] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [26] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [25] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [24] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [23] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [22] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [21] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [20] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [19] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [18] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [17] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [16] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [15] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [14] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [13] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [12] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [11] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [10] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [9] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [8] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [7] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [6] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [5] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [4] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [3] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [2] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [1] is used but has no driver.
Warning: Wire toast_top.\DMEM_addr_o [0] is used but has no driver.
Found and reported 102 problems.

34. Printing statistics.

=== toast_top ===

   Number of wires:               8212
   Number of wire bits:           8401
   Number of public wires:        1397
   Number of public wire bits:    1586
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8303
     sky130_fd_sc_hd__a2111o_2       6
     sky130_fd_sc_hd__a211o_2       65
     sky130_fd_sc_hd__a211oi_2       6
     sky130_fd_sc_hd__a21bo_2       14
     sky130_fd_sc_hd__a21boi_2      15
     sky130_fd_sc_hd__a21o_2        98
     sky130_fd_sc_hd__a21oi_2       93
     sky130_fd_sc_hd__a221o_2       69
     sky130_fd_sc_hd__a221oi_2       3
     sky130_fd_sc_hd__a221oi_4       1
     sky130_fd_sc_hd__a22o_2       114
     sky130_fd_sc_hd__a22oi_2       13
     sky130_fd_sc_hd__a22oi_4        1
     sky130_fd_sc_hd__a2bb2o_2      18
     sky130_fd_sc_hd__a311o_2       15
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        79
     sky130_fd_sc_hd__a31o_4         1
     sky130_fd_sc_hd__a31oi_2        7
     sky130_fd_sc_hd__a32o_2        22
     sky130_fd_sc_hd__a32oi_2        2
     sky130_fd_sc_hd__a41o_2         6
     sky130_fd_sc_hd__a41oi_2        3
     sky130_fd_sc_hd__and2_2       314
     sky130_fd_sc_hd__and2_4         2
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2        97
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__and3b_2        6
     sky130_fd_sc_hd__and4_2        25
     sky130_fd_sc_hd__and4_4         1
     sky130_fd_sc_hd__and4b_2        8
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1       1650
     sky130_fd_sc_hd__buf_2         11
     sky130_fd_sc_hd__buf_4          5
     sky130_fd_sc_hd__buf_6          6
     sky130_fd_sc_hd__conb_1         2
     sky130_fd_sc_hd__dfxtp_2     1449
     sky130_fd_sc_hd__inv_2         71
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__mux2_2      2175
     sky130_fd_sc_hd__mux2_4         1
     sky130_fd_sc_hd__mux4_2       424
     sky130_fd_sc_hd__nand2_2      200
     sky130_fd_sc_hd__nand2_4        1
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2       13
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nand4_4        1
     sky130_fd_sc_hd__nor2_2       186
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2         9
     sky130_fd_sc_hd__nor3b_2        6
     sky130_fd_sc_hd__nor4_2         6
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       3
     sky130_fd_sc_hd__o2111ai_2      2
     sky130_fd_sc_hd__o211a_2      109
     sky130_fd_sc_hd__o211a_4        1
     sky130_fd_sc_hd__o211ai_2       9
     sky130_fd_sc_hd__o21a_2       113
     sky130_fd_sc_hd__o21ai_2       57
     sky130_fd_sc_hd__o21ba_2       14
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2       28
     sky130_fd_sc_hd__o221ai_2       8
     sky130_fd_sc_hd__o22a_2        19
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       8
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o311a_4        1
     sky130_fd_sc_hd__o311ai_2       2
     sky130_fd_sc_hd__o31a_2        44
     sky130_fd_sc_hd__o31ai_2       13
     sky130_fd_sc_hd__o32a_2        11
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        233
     sky130_fd_sc_hd__or2_4          2
     sky130_fd_sc_hd__or2b_2        15
     sky130_fd_sc_hd__or3_2         31
     sky130_fd_sc_hd__or3_4          3
     sky130_fd_sc_hd__or3b_2         9
     sky130_fd_sc_hd__or3b_4         2
     sky130_fd_sc_hd__or4_2         20
     sky130_fd_sc_hd__or4_4          6
     sky130_fd_sc_hd__or4b_2         9
     sky130_fd_sc_hd__or4b_4         1
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2      103
     sky130_fd_sc_hd__xor2_2        69

   Chip area for module '\toast_top': 94302.944000

35. Executing Verilog backend.

35.1. Executing BMUXMAP pass.

35.2. Executing DEMUXMAP pass.
Dumping module `\toast_top'.

Warnings: 1850 unique messages, 8304 total
End of script. Logfile hash: 10e5a10caf, CPU: user 6.17s system 0.05s, MEM: 56.90 MB peak
Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)
Time spent: 70% 2x abc (14 sec), 6% 33x opt_expr (1 sec), ...
