<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='cdc_ufifo.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: cdc_ufifo
    <br/>
    Created: Dec  2, 2010
    <br/>
    Updated: Jan 28, 2011
    <br/>
    SVN Updated: Dec  2, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Other
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Clock Domain Crossing micro FIFO (Verilog/SystemVerilog):
     <br/>
     cdc_ufifo provide an minimalist fifo. Most advantage - not use RAM blocks.
     <br/>
     it can be 4 buffer data cells minimum.
     <br/>
     by default used implementation without ram, only standart register cells used, and it can be selected if need. most slowest stage is the output multiplexor
     <br/>
     Shadowed outputs: provide an register after multiplexer to remove data unsynchronized changes from outputs when skiped some cycles.
     <br/>
    </p>
   </div>
   <div id="d_tested:">
    <h2>
     
     
     tested:
    </h2>
    <p id="p_tested:">
     CycloneII project works on up to 50 MHz data transfers
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
