
STM32_BASIC_TIMER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013c0  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001584  08001584  00002584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001594  08001594  0000300c  2**0
                  CONTENTS
  4 .ARM          00000008  08001594  08001594  00002594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800159c  0800159c  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800159c  0800159c  0000259c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080015a0  080015a0  000025a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080015a4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080015b0  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080015b0  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000039a3  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e89  00000000  00000000  000069df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000400  00000000  00000000  00007868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002e4  00000000  00000000  00007c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020802  00000000  00000000  00007f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000057e2  00000000  00000000  0002874e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cace6  00000000  00000000  0002df30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8c16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e6c  00000000  00000000  000f8c5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000f9ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800156c 	.word	0x0800156c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	0800156c 	.word	0x0800156c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96a 	b.w	80004f0 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	460c      	mov	r4, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14e      	bne.n	80002de <__udivmoddi4+0xaa>
 8000240:	4694      	mov	ip, r2
 8000242:	458c      	cmp	ip, r1
 8000244:	4686      	mov	lr, r0
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	d962      	bls.n	8000312 <__udivmoddi4+0xde>
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0320 	rsb	r3, r2, #32
 8000252:	4091      	lsls	r1, r2
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	fa0c fc02 	lsl.w	ip, ip, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000262:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000266:	fa1f f68c 	uxth.w	r6, ip
 800026a:	fbb1 f4f7 	udiv	r4, r1, r7
 800026e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000272:	fb07 1114 	mls	r1, r7, r4, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb04 f106 	mul.w	r1, r4, r6
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f104 30ff 	add.w	r0, r4, #4294967295
 800028a:	f080 8112 	bcs.w	80004b2 <__udivmoddi4+0x27e>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 810f 	bls.w	80004b2 <__udivmoddi4+0x27e>
 8000294:	3c02      	subs	r4, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a59      	subs	r1, r3, r1
 800029a:	fa1f f38e 	uxth.w	r3, lr
 800029e:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a2:	fb07 1110 	mls	r1, r7, r0, r1
 80002a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002aa:	fb00 f606 	mul.w	r6, r0, r6
 80002ae:	429e      	cmp	r6, r3
 80002b0:	d90a      	bls.n	80002c8 <__udivmoddi4+0x94>
 80002b2:	eb1c 0303 	adds.w	r3, ip, r3
 80002b6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ba:	f080 80fc 	bcs.w	80004b6 <__udivmoddi4+0x282>
 80002be:	429e      	cmp	r6, r3
 80002c0:	f240 80f9 	bls.w	80004b6 <__udivmoddi4+0x282>
 80002c4:	4463      	add	r3, ip
 80002c6:	3802      	subs	r0, #2
 80002c8:	1b9b      	subs	r3, r3, r6
 80002ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa6>
 80002d2:	40d3      	lsrs	r3, r2
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xba>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb4>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa6>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x150>
 80002f6:	42a3      	cmp	r3, r4
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xcc>
 80002fa:	4290      	cmp	r0, r2
 80002fc:	f0c0 80f0 	bcc.w	80004e0 <__udivmoddi4+0x2ac>
 8000300:	1a86      	subs	r6, r0, r2
 8000302:	eb64 0303 	sbc.w	r3, r4, r3
 8000306:	2001      	movs	r0, #1
 8000308:	2d00      	cmp	r5, #0
 800030a:	d0e6      	beq.n	80002da <__udivmoddi4+0xa6>
 800030c:	e9c5 6300 	strd	r6, r3, [r5]
 8000310:	e7e3      	b.n	80002da <__udivmoddi4+0xa6>
 8000312:	2a00      	cmp	r2, #0
 8000314:	f040 8090 	bne.w	8000438 <__udivmoddi4+0x204>
 8000318:	eba1 040c 	sub.w	r4, r1, ip
 800031c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000320:	fa1f f78c 	uxth.w	r7, ip
 8000324:	2101      	movs	r1, #1
 8000326:	fbb4 f6f8 	udiv	r6, r4, r8
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb08 4416 	mls	r4, r8, r6, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb07 f006 	mul.w	r0, r7, r6
 800033a:	4298      	cmp	r0, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x11c>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 34ff 	add.w	r4, r6, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x11a>
 8000348:	4298      	cmp	r0, r3
 800034a:	f200 80cd 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 800034e:	4626      	mov	r6, r4
 8000350:	1a1c      	subs	r4, r3, r0
 8000352:	fa1f f38e 	uxth.w	r3, lr
 8000356:	fbb4 f0f8 	udiv	r0, r4, r8
 800035a:	fb08 4410 	mls	r4, r8, r0, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb00 f707 	mul.w	r7, r0, r7
 8000366:	429f      	cmp	r7, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x148>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x146>
 8000374:	429f      	cmp	r7, r3
 8000376:	f200 80b0 	bhi.w	80004da <__udivmoddi4+0x2a6>
 800037a:	4620      	mov	r0, r4
 800037c:	1bdb      	subs	r3, r3, r7
 800037e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x9c>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa20 fc06 	lsr.w	ip, r0, r6
 8000394:	fa04 f301 	lsl.w	r3, r4, r1
 8000398:	ea43 030c 	orr.w	r3, r3, ip
 800039c:	40f4      	lsrs	r4, r6
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	0c38      	lsrs	r0, r7, #16
 80003a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a8:	fbb4 fef0 	udiv	lr, r4, r0
 80003ac:	fa1f fc87 	uxth.w	ip, r7
 80003b0:	fb00 441e 	mls	r4, r0, lr, r4
 80003b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b8:	fb0e f90c 	mul.w	r9, lr, ip
 80003bc:	45a1      	cmp	r9, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d90a      	bls.n	80003da <__udivmoddi4+0x1a6>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ca:	f080 8084 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8081 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80003d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d8:	443c      	add	r4, r7
 80003da:	eba4 0409 	sub.w	r4, r4, r9
 80003de:	fa1f f983 	uxth.w	r9, r3
 80003e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1d2>
 80003f6:	193c      	adds	r4, r7, r4
 80003f8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003fc:	d267      	bcs.n	80004ce <__udivmoddi4+0x29a>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d965      	bls.n	80004ce <__udivmoddi4+0x29a>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040a:	fba0 9302 	umull	r9, r3, r0, r2
 800040e:	eba4 040c 	sub.w	r4, r4, ip
 8000412:	429c      	cmp	r4, r3
 8000414:	46ce      	mov	lr, r9
 8000416:	469c      	mov	ip, r3
 8000418:	d351      	bcc.n	80004be <__udivmoddi4+0x28a>
 800041a:	d04e      	beq.n	80004ba <__udivmoddi4+0x286>
 800041c:	b155      	cbz	r5, 8000434 <__udivmoddi4+0x200>
 800041e:	ebb8 030e 	subs.w	r3, r8, lr
 8000422:	eb64 040c 	sbc.w	r4, r4, ip
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	40cb      	lsrs	r3, r1
 800042c:	431e      	orrs	r6, r3
 800042e:	40cc      	lsrs	r4, r1
 8000430:	e9c5 6400 	strd	r6, r4, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	e750      	b.n	80002da <__udivmoddi4+0xa6>
 8000438:	f1c2 0320 	rsb	r3, r2, #32
 800043c:	fa20 f103 	lsr.w	r1, r0, r3
 8000440:	fa0c fc02 	lsl.w	ip, ip, r2
 8000444:	fa24 f303 	lsr.w	r3, r4, r3
 8000448:	4094      	lsls	r4, r2
 800044a:	430c      	orrs	r4, r1
 800044c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000450:	fa00 fe02 	lsl.w	lr, r0, r2
 8000454:	fa1f f78c 	uxth.w	r7, ip
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3110 	mls	r1, r8, r0, r3
 8000460:	0c23      	lsrs	r3, r4, #16
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f107 	mul.w	r1, r0, r7
 800046a:	4299      	cmp	r1, r3
 800046c:	d908      	bls.n	8000480 <__udivmoddi4+0x24c>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 36ff 	add.w	r6, r0, #4294967295
 8000476:	d22c      	bcs.n	80004d2 <__udivmoddi4+0x29e>
 8000478:	4299      	cmp	r1, r3
 800047a:	d92a      	bls.n	80004d2 <__udivmoddi4+0x29e>
 800047c:	3802      	subs	r0, #2
 800047e:	4463      	add	r3, ip
 8000480:	1a5b      	subs	r3, r3, r1
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb3 f1f8 	udiv	r1, r3, r8
 8000488:	fb08 3311 	mls	r3, r8, r1, r3
 800048c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000490:	fb01 f307 	mul.w	r3, r1, r7
 8000494:	42a3      	cmp	r3, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x276>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a0:	d213      	bcs.n	80004ca <__udivmoddi4+0x296>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d911      	bls.n	80004ca <__udivmoddi4+0x296>
 80004a6:	3902      	subs	r1, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	1ae4      	subs	r4, r4, r3
 80004ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b0:	e739      	b.n	8000326 <__udivmoddi4+0xf2>
 80004b2:	4604      	mov	r4, r0
 80004b4:	e6f0      	b.n	8000298 <__udivmoddi4+0x64>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e706      	b.n	80002c8 <__udivmoddi4+0x94>
 80004ba:	45c8      	cmp	r8, r9
 80004bc:	d2ae      	bcs.n	800041c <__udivmoddi4+0x1e8>
 80004be:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7a8      	b.n	800041c <__udivmoddi4+0x1e8>
 80004ca:	4631      	mov	r1, r6
 80004cc:	e7ed      	b.n	80004aa <__udivmoddi4+0x276>
 80004ce:	4603      	mov	r3, r0
 80004d0:	e799      	b.n	8000406 <__udivmoddi4+0x1d2>
 80004d2:	4630      	mov	r0, r6
 80004d4:	e7d4      	b.n	8000480 <__udivmoddi4+0x24c>
 80004d6:	46d6      	mov	lr, sl
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1a6>
 80004da:	4463      	add	r3, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e74d      	b.n	800037c <__udivmoddi4+0x148>
 80004e0:	4606      	mov	r6, r0
 80004e2:	4623      	mov	r3, r4
 80004e4:	4608      	mov	r0, r1
 80004e6:	e70f      	b.n	8000308 <__udivmoddi4+0xd4>
 80004e8:	3e02      	subs	r6, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	e730      	b.n	8000350 <__udivmoddi4+0x11c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 f900 	bl	80006fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f802 	bl	8000504 <SystemClock_Config>
//  Transmit_Message(message);
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000500:	bf00      	nop
 8000502:	e7fd      	b.n	8000500 <main+0xc>

08000504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b094      	sub	sp, #80	@ 0x50
 8000508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050a:	f107 031c 	add.w	r3, r7, #28
 800050e:	2234      	movs	r2, #52	@ 0x34
 8000510:	2100      	movs	r1, #0
 8000512:	4618      	mov	r0, r3
 8000514:	f000 fffe 	bl	8001514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000518:	f107 0308 	add.w	r3, r7, #8
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	605a      	str	r2, [r3, #4]
 8000522:	609a      	str	r2, [r3, #8]
 8000524:	60da      	str	r2, [r3, #12]
 8000526:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000528:	2300      	movs	r3, #0
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	4b29      	ldr	r3, [pc, #164]	@ (80005d4 <SystemClock_Config+0xd0>)
 800052e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000530:	4a28      	ldr	r2, [pc, #160]	@ (80005d4 <SystemClock_Config+0xd0>)
 8000532:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000536:	6413      	str	r3, [r2, #64]	@ 0x40
 8000538:	4b26      	ldr	r3, [pc, #152]	@ (80005d4 <SystemClock_Config+0xd0>)
 800053a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800053c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000544:	2300      	movs	r3, #0
 8000546:	603b      	str	r3, [r7, #0]
 8000548:	4b23      	ldr	r3, [pc, #140]	@ (80005d8 <SystemClock_Config+0xd4>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000550:	4a21      	ldr	r2, [pc, #132]	@ (80005d8 <SystemClock_Config+0xd4>)
 8000552:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000556:	6013      	str	r3, [r2, #0]
 8000558:	4b1f      	ldr	r3, [pc, #124]	@ (80005d8 <SystemClock_Config+0xd4>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000560:	603b      	str	r3, [r7, #0]
 8000562:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000564:	2302      	movs	r3, #2
 8000566:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000568:	2301      	movs	r3, #1
 800056a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800056c:	2310      	movs	r3, #16
 800056e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000570:	2302      	movs	r3, #2
 8000572:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000574:	2300      	movs	r3, #0
 8000576:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000578:	2310      	movs	r3, #16
 800057a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800057c:	2364      	movs	r3, #100	@ 0x64
 800057e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000580:	2302      	movs	r3, #2
 8000582:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000584:	2302      	movs	r3, #2
 8000586:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000588:	2302      	movs	r3, #2
 800058a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058c:	f107 031c 	add.w	r3, r7, #28
 8000590:	4618      	mov	r0, r3
 8000592:	f000 fd21 	bl	8000fd8 <HAL_RCC_OscConfig>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d001      	beq.n	80005a0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800059c:	f000 f81e 	bl	80005dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a0:	230f      	movs	r3, #15
 80005a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a4:	2302      	movs	r3, #2
 80005a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a8:	2300      	movs	r3, #0
 80005aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b2:	2300      	movs	r3, #0
 80005b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005b6:	f107 0308 	add.w	r3, r7, #8
 80005ba:	2102      	movs	r1, #2
 80005bc:	4618      	mov	r0, r3
 80005be:	f000 f9f5 	bl	80009ac <HAL_RCC_ClockConfig>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80005c8:	f000 f808 	bl	80005dc <Error_Handler>
  }


}
 80005cc:	bf00      	nop
 80005ce:	3750      	adds	r7, #80	@ 0x50
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40023800 	.word	0x40023800
 80005d8:	40007000 	.word	0x40007000

080005dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e0:	b672      	cpsid	i
}
 80005e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e4:	bf00      	nop
 80005e6:	e7fd      	b.n	80005e4 <Error_Handler+0x8>

080005e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	4b12      	ldr	r3, [pc, #72]	@ (800063c <HAL_MspInit+0x54>)
 80005f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005f6:	4a11      	ldr	r2, [pc, #68]	@ (800063c <HAL_MspInit+0x54>)
 80005f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80005fe:	4b0f      	ldr	r3, [pc, #60]	@ (800063c <HAL_MspInit+0x54>)
 8000600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000602:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060a:	2300      	movs	r3, #0
 800060c:	603b      	str	r3, [r7, #0]
 800060e:	4b0b      	ldr	r3, [pc, #44]	@ (800063c <HAL_MspInit+0x54>)
 8000610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000612:	4a0a      	ldr	r2, [pc, #40]	@ (800063c <HAL_MspInit+0x54>)
 8000614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000618:	6413      	str	r3, [r2, #64]	@ 0x40
 800061a:	4b08      	ldr	r3, [pc, #32]	@ (800063c <HAL_MspInit+0x54>)
 800061c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800061e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000622:	603b      	str	r3, [r7, #0]
 8000624:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000626:	2200      	movs	r2, #0
 8000628:	210f      	movs	r1, #15
 800062a:	f06f 0001 	mvn.w	r0, #1
 800062e:	f000 f994 	bl	800095a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40023800 	.word	0x40023800

08000640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <NMI_Handler+0x4>

08000648 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <HardFault_Handler+0x4>

08000650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <MemManage_Handler+0x4>

08000658 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <BusFault_Handler+0x4>

08000660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <UsageFault_Handler+0x4>

08000668 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr

08000676 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800067a:	f000 f891 	bl	80007a0 <HAL_IncTick>

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000688:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <SystemInit+0x20>)
 800068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068e:	4a05      	ldr	r2, [pc, #20]	@ (80006a4 <SystemInit+0x20>)
 8000690:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000694:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80006a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006e0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80006ac:	f7ff ffea 	bl	8000684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80006b0:	480c      	ldr	r0, [pc, #48]	@ (80006e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006b2:	490d      	ldr	r1, [pc, #52]	@ (80006e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006b4:	4a0d      	ldr	r2, [pc, #52]	@ (80006ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006b8:	e002      	b.n	80006c0 <LoopCopyDataInit>

080006ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006be:	3304      	adds	r3, #4

080006c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006c4:	d3f9      	bcc.n	80006ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006c6:	4a0a      	ldr	r2, [pc, #40]	@ (80006f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006c8:	4c0a      	ldr	r4, [pc, #40]	@ (80006f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006cc:	e001      	b.n	80006d2 <LoopFillZerobss>

080006ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006d0:	3204      	adds	r2, #4

080006d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006d4:	d3fb      	bcc.n	80006ce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80006d6:	f000 ff25 	bl	8001524 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006da:	f7ff ff0b 	bl	80004f4 <main>
  bx  lr    
 80006de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80006e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006ec:	080015a4 	.word	0x080015a4
  ldr r2, =_sbss
 80006f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006f4:	2000002c 	.word	0x2000002c

080006f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006f8:	e7fe      	b.n	80006f8 <ADC_IRQHandler>
	...

080006fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000700:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <HAL_Init+0x40>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a0d      	ldr	r2, [pc, #52]	@ (800073c <HAL_Init+0x40>)
 8000706:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800070a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800070c:	4b0b      	ldr	r3, [pc, #44]	@ (800073c <HAL_Init+0x40>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a0a      	ldr	r2, [pc, #40]	@ (800073c <HAL_Init+0x40>)
 8000712:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000716:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000718:	4b08      	ldr	r3, [pc, #32]	@ (800073c <HAL_Init+0x40>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a07      	ldr	r2, [pc, #28]	@ (800073c <HAL_Init+0x40>)
 800071e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000724:	2003      	movs	r0, #3
 8000726:	f000 f90d 	bl	8000944 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800072a:	2000      	movs	r0, #0
 800072c:	f000 f808 	bl	8000740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000730:	f7ff ff5a 	bl	80005e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000734:	2300      	movs	r3, #0
}
 8000736:	4618      	mov	r0, r3
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40023c00 	.word	0x40023c00

08000740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000748:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <HAL_InitTick+0x54>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <HAL_InitTick+0x58>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f917 	bl	8000992 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f8ed 	bl	800095a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x5c>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000000 	.word	0x20000000
 8000798:	20000008 	.word	0x20000008
 800079c:	20000004 	.word	0x20000004

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000008 	.word	0x20000008
 80007c4:	20000028 	.word	0x20000028

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	20000028 	.word	0x20000028

080007e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f003 0307 	and.w	r3, r3, #7
 80007ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <__NVIC_SetPriorityGrouping+0x44>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007f6:	68ba      	ldr	r2, [r7, #8]
 80007f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007fc:	4013      	ands	r3, r2
 80007fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000808:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800080c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000812:	4a04      	ldr	r2, [pc, #16]	@ (8000824 <__NVIC_SetPriorityGrouping+0x44>)
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	60d3      	str	r3, [r2, #12]
}
 8000818:	bf00      	nop
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	e000ed00 	.word	0xe000ed00

08000828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800082c:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <__NVIC_GetPriorityGrouping+0x18>)
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	0a1b      	lsrs	r3, r3, #8
 8000832:	f003 0307 	and.w	r3, r3, #7
}
 8000836:	4618      	mov	r0, r3
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	6039      	str	r1, [r7, #0]
 800084e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000854:	2b00      	cmp	r3, #0
 8000856:	db0a      	blt.n	800086e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	b2da      	uxtb	r2, r3
 800085c:	490c      	ldr	r1, [pc, #48]	@ (8000890 <__NVIC_SetPriority+0x4c>)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	0112      	lsls	r2, r2, #4
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	440b      	add	r3, r1
 8000868:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800086c:	e00a      	b.n	8000884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4908      	ldr	r1, [pc, #32]	@ (8000894 <__NVIC_SetPriority+0x50>)
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	f003 030f 	and.w	r3, r3, #15
 800087a:	3b04      	subs	r3, #4
 800087c:	0112      	lsls	r2, r2, #4
 800087e:	b2d2      	uxtb	r2, r2
 8000880:	440b      	add	r3, r1
 8000882:	761a      	strb	r2, [r3, #24]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	e000e100 	.word	0xe000e100
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000898:	b480      	push	{r7}
 800089a:	b089      	sub	sp, #36	@ 0x24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	f1c3 0307 	rsb	r3, r3, #7
 80008b2:	2b04      	cmp	r3, #4
 80008b4:	bf28      	it	cs
 80008b6:	2304      	movcs	r3, #4
 80008b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3304      	adds	r3, #4
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d902      	bls.n	80008c8 <NVIC_EncodePriority+0x30>
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	3b03      	subs	r3, #3
 80008c6:	e000      	b.n	80008ca <NVIC_EncodePriority+0x32>
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008cc:	f04f 32ff 	mov.w	r2, #4294967295
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	43da      	mvns	r2, r3
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	401a      	ands	r2, r3
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e0:	f04f 31ff 	mov.w	r1, #4294967295
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ea:	43d9      	mvns	r1, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f0:	4313      	orrs	r3, r2
         );
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3724      	adds	r7, #36	@ 0x24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
	...

08000900 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3b01      	subs	r3, #1
 800090c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000910:	d301      	bcc.n	8000916 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000912:	2301      	movs	r3, #1
 8000914:	e00f      	b.n	8000936 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000916:	4a0a      	ldr	r2, [pc, #40]	@ (8000940 <SysTick_Config+0x40>)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3b01      	subs	r3, #1
 800091c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800091e:	210f      	movs	r1, #15
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	f7ff ff8e 	bl	8000844 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000928:	4b05      	ldr	r3, [pc, #20]	@ (8000940 <SysTick_Config+0x40>)
 800092a:	2200      	movs	r2, #0
 800092c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800092e:	4b04      	ldr	r3, [pc, #16]	@ (8000940 <SysTick_Config+0x40>)
 8000930:	2207      	movs	r2, #7
 8000932:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	e000e010 	.word	0xe000e010

08000944 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f7ff ff47 	bl	80007e0 <__NVIC_SetPriorityGrouping>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800095a:	b580      	push	{r7, lr}
 800095c:	b086      	sub	sp, #24
 800095e:	af00      	add	r7, sp, #0
 8000960:	4603      	mov	r3, r0
 8000962:	60b9      	str	r1, [r7, #8]
 8000964:	607a      	str	r2, [r7, #4]
 8000966:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800096c:	f7ff ff5c 	bl	8000828 <__NVIC_GetPriorityGrouping>
 8000970:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	68b9      	ldr	r1, [r7, #8]
 8000976:	6978      	ldr	r0, [r7, #20]
 8000978:	f7ff ff8e 	bl	8000898 <NVIC_EncodePriority>
 800097c:	4602      	mov	r2, r0
 800097e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000982:	4611      	mov	r1, r2
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff5d 	bl	8000844 <__NVIC_SetPriority>
}
 800098a:	bf00      	nop
 800098c:	3718      	adds	r7, #24
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b082      	sub	sp, #8
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ffb0 	bl	8000900 <SysTick_Config>
 80009a0:	4603      	mov	r3, r0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d101      	bne.n	80009c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80009bc:	2301      	movs	r3, #1
 80009be:	e0cc      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80009c0:	4b68      	ldr	r3, [pc, #416]	@ (8000b64 <HAL_RCC_ClockConfig+0x1b8>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f003 030f 	and.w	r3, r3, #15
 80009c8:	683a      	ldr	r2, [r7, #0]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	d90c      	bls.n	80009e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009ce:	4b65      	ldr	r3, [pc, #404]	@ (8000b64 <HAL_RCC_ClockConfig+0x1b8>)
 80009d0:	683a      	ldr	r2, [r7, #0]
 80009d2:	b2d2      	uxtb	r2, r2
 80009d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80009d6:	4b63      	ldr	r3, [pc, #396]	@ (8000b64 <HAL_RCC_ClockConfig+0x1b8>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f003 030f 	and.w	r3, r3, #15
 80009de:	683a      	ldr	r2, [r7, #0]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d001      	beq.n	80009e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80009e4:	2301      	movs	r3, #1
 80009e6:	e0b8      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f003 0302 	and.w	r3, r3, #2
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d020      	beq.n	8000a36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f003 0304 	and.w	r3, r3, #4
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d005      	beq.n	8000a0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000a00:	4b59      	ldr	r3, [pc, #356]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	4a58      	ldr	r2, [pc, #352]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8000a0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f003 0308 	and.w	r3, r3, #8
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d005      	beq.n	8000a24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000a18:	4b53      	ldr	r3, [pc, #332]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	4a52      	ldr	r2, [pc, #328]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8000a22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a24:	4b50      	ldr	r3, [pc, #320]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	494d      	ldr	r1, [pc, #308]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a32:	4313      	orrs	r3, r2
 8000a34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d044      	beq.n	8000acc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d107      	bne.n	8000a5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a4a:	4b47      	ldr	r3, [pc, #284]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d119      	bne.n	8000a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e07f      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d003      	beq.n	8000a6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d107      	bne.n	8000a7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a6a:	4b3f      	ldr	r3, [pc, #252]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d109      	bne.n	8000a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e06f      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a7a:	4b3b      	ldr	r3, [pc, #236]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f003 0302 	and.w	r3, r3, #2
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d101      	bne.n	8000a8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e067      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a8a:	4b37      	ldr	r3, [pc, #220]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	f023 0203 	bic.w	r2, r3, #3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	4934      	ldr	r1, [pc, #208]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000a9c:	f7ff fe94 	bl	80007c8 <HAL_GetTick>
 8000aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000aa2:	e00a      	b.n	8000aba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000aa4:	f7ff fe90 	bl	80007c8 <HAL_GetTick>
 8000aa8:	4602      	mov	r2, r0
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d901      	bls.n	8000aba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	e04f      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000aba:	4b2b      	ldr	r3, [pc, #172]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	f003 020c 	and.w	r2, r3, #12
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d1eb      	bne.n	8000aa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000acc:	4b25      	ldr	r3, [pc, #148]	@ (8000b64 <HAL_RCC_ClockConfig+0x1b8>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f003 030f 	and.w	r3, r3, #15
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d20c      	bcs.n	8000af4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ada:	4b22      	ldr	r3, [pc, #136]	@ (8000b64 <HAL_RCC_ClockConfig+0x1b8>)
 8000adc:	683a      	ldr	r2, [r7, #0]
 8000ade:	b2d2      	uxtb	r2, r2
 8000ae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ae2:	4b20      	ldr	r3, [pc, #128]	@ (8000b64 <HAL_RCC_ClockConfig+0x1b8>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f003 030f 	and.w	r3, r3, #15
 8000aea:	683a      	ldr	r2, [r7, #0]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d001      	beq.n	8000af4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000af0:	2301      	movs	r3, #1
 8000af2:	e032      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f003 0304 	and.w	r3, r3, #4
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d008      	beq.n	8000b12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b00:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	4916      	ldr	r1, [pc, #88]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0308 	and.w	r3, r3, #8
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d009      	beq.n	8000b32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000b1e:	4b12      	ldr	r3, [pc, #72]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	691b      	ldr	r3, [r3, #16]
 8000b2a:	00db      	lsls	r3, r3, #3
 8000b2c:	490e      	ldr	r1, [pc, #56]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b32:	f000 f821 	bl	8000b78 <HAL_RCC_GetSysClockFreq>
 8000b36:	4602      	mov	r2, r0
 8000b38:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <HAL_RCC_ClockConfig+0x1bc>)
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	091b      	lsrs	r3, r3, #4
 8000b3e:	f003 030f 	and.w	r3, r3, #15
 8000b42:	490a      	ldr	r1, [pc, #40]	@ (8000b6c <HAL_RCC_ClockConfig+0x1c0>)
 8000b44:	5ccb      	ldrb	r3, [r1, r3]
 8000b46:	fa22 f303 	lsr.w	r3, r2, r3
 8000b4a:	4a09      	ldr	r2, [pc, #36]	@ (8000b70 <HAL_RCC_ClockConfig+0x1c4>)
 8000b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8000b4e:	4b09      	ldr	r3, [pc, #36]	@ (8000b74 <HAL_RCC_ClockConfig+0x1c8>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff fdf4 	bl	8000740 <HAL_InitTick>

  return HAL_OK;
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023c00 	.word	0x40023c00
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	08001584 	.word	0x08001584
 8000b70:	20000000 	.word	0x20000000
 8000b74:	20000004 	.word	0x20000004

08000b78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000b7c:	b0ae      	sub	sp, #184	@ 0xb8
 8000b7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000b80:	2300      	movs	r3, #0
 8000b82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8000b86:	2300      	movs	r3, #0
 8000b88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8000b92:	2300      	movs	r3, #0
 8000b94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b9e:	4bcb      	ldr	r3, [pc, #812]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000ba0:	689b      	ldr	r3, [r3, #8]
 8000ba2:	f003 030c 	and.w	r3, r3, #12
 8000ba6:	2b0c      	cmp	r3, #12
 8000ba8:	f200 8206 	bhi.w	8000fb8 <HAL_RCC_GetSysClockFreq+0x440>
 8000bac:	a201      	add	r2, pc, #4	@ (adr r2, 8000bb4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8000bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb2:	bf00      	nop
 8000bb4:	08000be9 	.word	0x08000be9
 8000bb8:	08000fb9 	.word	0x08000fb9
 8000bbc:	08000fb9 	.word	0x08000fb9
 8000bc0:	08000fb9 	.word	0x08000fb9
 8000bc4:	08000bf1 	.word	0x08000bf1
 8000bc8:	08000fb9 	.word	0x08000fb9
 8000bcc:	08000fb9 	.word	0x08000fb9
 8000bd0:	08000fb9 	.word	0x08000fb9
 8000bd4:	08000bf9 	.word	0x08000bf9
 8000bd8:	08000fb9 	.word	0x08000fb9
 8000bdc:	08000fb9 	.word	0x08000fb9
 8000be0:	08000fb9 	.word	0x08000fb9
 8000be4:	08000de9 	.word	0x08000de9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000be8:	4bb9      	ldr	r3, [pc, #740]	@ (8000ed0 <HAL_RCC_GetSysClockFreq+0x358>)
 8000bea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8000bee:	e1e7      	b.n	8000fc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000bf0:	4bb8      	ldr	r3, [pc, #736]	@ (8000ed4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8000bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8000bf6:	e1e3      	b.n	8000fc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bf8:	4bb4      	ldr	r3, [pc, #720]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000c00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c04:	4bb1      	ldr	r3, [pc, #708]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d071      	beq.n	8000cf4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c10:	4bae      	ldr	r3, [pc, #696]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	099b      	lsrs	r3, r3, #6
 8000c16:	2200      	movs	r2, #0
 8000c18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000c1c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8000c20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000c32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8000c36:	4622      	mov	r2, r4
 8000c38:	462b      	mov	r3, r5
 8000c3a:	f04f 0000 	mov.w	r0, #0
 8000c3e:	f04f 0100 	mov.w	r1, #0
 8000c42:	0159      	lsls	r1, r3, #5
 8000c44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000c48:	0150      	lsls	r0, r2, #5
 8000c4a:	4602      	mov	r2, r0
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	4621      	mov	r1, r4
 8000c50:	1a51      	subs	r1, r2, r1
 8000c52:	6439      	str	r1, [r7, #64]	@ 0x40
 8000c54:	4629      	mov	r1, r5
 8000c56:	eb63 0301 	sbc.w	r3, r3, r1
 8000c5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8000c5c:	f04f 0200 	mov.w	r2, #0
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8000c68:	4649      	mov	r1, r9
 8000c6a:	018b      	lsls	r3, r1, #6
 8000c6c:	4641      	mov	r1, r8
 8000c6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000c72:	4641      	mov	r1, r8
 8000c74:	018a      	lsls	r2, r1, #6
 8000c76:	4641      	mov	r1, r8
 8000c78:	1a51      	subs	r1, r2, r1
 8000c7a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8000c7c:	4649      	mov	r1, r9
 8000c7e:	eb63 0301 	sbc.w	r3, r3, r1
 8000c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c84:	f04f 0200 	mov.w	r2, #0
 8000c88:	f04f 0300 	mov.w	r3, #0
 8000c8c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8000c90:	4649      	mov	r1, r9
 8000c92:	00cb      	lsls	r3, r1, #3
 8000c94:	4641      	mov	r1, r8
 8000c96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000c9a:	4641      	mov	r1, r8
 8000c9c:	00ca      	lsls	r2, r1, #3
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	4622      	mov	r2, r4
 8000ca6:	189b      	adds	r3, r3, r2
 8000ca8:	633b      	str	r3, [r7, #48]	@ 0x30
 8000caa:	462b      	mov	r3, r5
 8000cac:	460a      	mov	r2, r1
 8000cae:	eb42 0303 	adc.w	r3, r2, r3
 8000cb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000cb4:	f04f 0200 	mov.w	r2, #0
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8000cc0:	4629      	mov	r1, r5
 8000cc2:	024b      	lsls	r3, r1, #9
 8000cc4:	4621      	mov	r1, r4
 8000cc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8000cca:	4621      	mov	r1, r4
 8000ccc:	024a      	lsls	r2, r1, #9
 8000cce:	4610      	mov	r0, r2
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000cdc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000ce0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8000ce4:	f7ff fa8e 	bl	8000204 <__aeabi_uldivmod>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4613      	mov	r3, r2
 8000cee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000cf2:	e067      	b.n	8000dc4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cf4:	4b75      	ldr	r3, [pc, #468]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	099b      	lsrs	r3, r3, #6
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000d00:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8000d04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000d0e:	2300      	movs	r3, #0
 8000d10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000d12:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8000d16:	4622      	mov	r2, r4
 8000d18:	462b      	mov	r3, r5
 8000d1a:	f04f 0000 	mov.w	r0, #0
 8000d1e:	f04f 0100 	mov.w	r1, #0
 8000d22:	0159      	lsls	r1, r3, #5
 8000d24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000d28:	0150      	lsls	r0, r2, #5
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	4621      	mov	r1, r4
 8000d30:	1a51      	subs	r1, r2, r1
 8000d32:	62b9      	str	r1, [r7, #40]	@ 0x28
 8000d34:	4629      	mov	r1, r5
 8000d36:	eb63 0301 	sbc.w	r3, r3, r1
 8000d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d3c:	f04f 0200 	mov.w	r2, #0
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8000d48:	4649      	mov	r1, r9
 8000d4a:	018b      	lsls	r3, r1, #6
 8000d4c:	4641      	mov	r1, r8
 8000d4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000d52:	4641      	mov	r1, r8
 8000d54:	018a      	lsls	r2, r1, #6
 8000d56:	4641      	mov	r1, r8
 8000d58:	ebb2 0a01 	subs.w	sl, r2, r1
 8000d5c:	4649      	mov	r1, r9
 8000d5e:	eb63 0b01 	sbc.w	fp, r3, r1
 8000d62:	f04f 0200 	mov.w	r2, #0
 8000d66:	f04f 0300 	mov.w	r3, #0
 8000d6a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d6e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d76:	4692      	mov	sl, r2
 8000d78:	469b      	mov	fp, r3
 8000d7a:	4623      	mov	r3, r4
 8000d7c:	eb1a 0303 	adds.w	r3, sl, r3
 8000d80:	623b      	str	r3, [r7, #32]
 8000d82:	462b      	mov	r3, r5
 8000d84:	eb4b 0303 	adc.w	r3, fp, r3
 8000d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d8a:	f04f 0200 	mov.w	r2, #0
 8000d8e:	f04f 0300 	mov.w	r3, #0
 8000d92:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000d96:	4629      	mov	r1, r5
 8000d98:	028b      	lsls	r3, r1, #10
 8000d9a:	4621      	mov	r1, r4
 8000d9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8000da0:	4621      	mov	r1, r4
 8000da2:	028a      	lsls	r2, r1, #10
 8000da4:	4610      	mov	r0, r2
 8000da6:	4619      	mov	r1, r3
 8000da8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000dac:	2200      	movs	r2, #0
 8000dae:	673b      	str	r3, [r7, #112]	@ 0x70
 8000db0:	677a      	str	r2, [r7, #116]	@ 0x74
 8000db2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8000db6:	f7ff fa25 	bl	8000204 <__aeabi_uldivmod>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000dc4:	4b41      	ldr	r3, [pc, #260]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	0c1b      	lsrs	r3, r3, #16
 8000dca:	f003 0303 	and.w	r3, r3, #3
 8000dce:	3301      	adds	r3, #1
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8000dd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8000dda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8000de6:	e0eb      	b.n	8000fc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000de8:	4b38      	ldr	r3, [pc, #224]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000df0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000df4:	4b35      	ldr	r3, [pc, #212]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d06b      	beq.n	8000ed8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e00:	4b32      	ldr	r3, [pc, #200]	@ (8000ecc <HAL_RCC_GetSysClockFreq+0x354>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	099b      	lsrs	r3, r3, #6
 8000e06:	2200      	movs	r2, #0
 8000e08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000e0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000e0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e12:	663b      	str	r3, [r7, #96]	@ 0x60
 8000e14:	2300      	movs	r3, #0
 8000e16:	667b      	str	r3, [r7, #100]	@ 0x64
 8000e18:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8000e1c:	4622      	mov	r2, r4
 8000e1e:	462b      	mov	r3, r5
 8000e20:	f04f 0000 	mov.w	r0, #0
 8000e24:	f04f 0100 	mov.w	r1, #0
 8000e28:	0159      	lsls	r1, r3, #5
 8000e2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000e2e:	0150      	lsls	r0, r2, #5
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	4621      	mov	r1, r4
 8000e36:	1a51      	subs	r1, r2, r1
 8000e38:	61b9      	str	r1, [r7, #24]
 8000e3a:	4629      	mov	r1, r5
 8000e3c:	eb63 0301 	sbc.w	r3, r3, r1
 8000e40:	61fb      	str	r3, [r7, #28]
 8000e42:	f04f 0200 	mov.w	r2, #0
 8000e46:	f04f 0300 	mov.w	r3, #0
 8000e4a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8000e4e:	4659      	mov	r1, fp
 8000e50:	018b      	lsls	r3, r1, #6
 8000e52:	4651      	mov	r1, sl
 8000e54:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000e58:	4651      	mov	r1, sl
 8000e5a:	018a      	lsls	r2, r1, #6
 8000e5c:	4651      	mov	r1, sl
 8000e5e:	ebb2 0801 	subs.w	r8, r2, r1
 8000e62:	4659      	mov	r1, fp
 8000e64:	eb63 0901 	sbc.w	r9, r3, r1
 8000e68:	f04f 0200 	mov.w	r2, #0
 8000e6c:	f04f 0300 	mov.w	r3, #0
 8000e70:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e74:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e78:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e7c:	4690      	mov	r8, r2
 8000e7e:	4699      	mov	r9, r3
 8000e80:	4623      	mov	r3, r4
 8000e82:	eb18 0303 	adds.w	r3, r8, r3
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	462b      	mov	r3, r5
 8000e8a:	eb49 0303 	adc.w	r3, r9, r3
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	f04f 0200 	mov.w	r2, #0
 8000e94:	f04f 0300 	mov.w	r3, #0
 8000e98:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8000e9c:	4629      	mov	r1, r5
 8000e9e:	024b      	lsls	r3, r1, #9
 8000ea0:	4621      	mov	r1, r4
 8000ea2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8000ea6:	4621      	mov	r1, r4
 8000ea8:	024a      	lsls	r2, r1, #9
 8000eaa:	4610      	mov	r0, r2
 8000eac:	4619      	mov	r1, r3
 8000eae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000eb6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8000eb8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000ebc:	f7ff f9a2 	bl	8000204 <__aeabi_uldivmod>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000eca:	e065      	b.n	8000f98 <HAL_RCC_GetSysClockFreq+0x420>
 8000ecc:	40023800 	.word	0x40023800
 8000ed0:	00f42400 	.word	0x00f42400
 8000ed4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ed8:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd0 <HAL_RCC_GetSysClockFreq+0x458>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	099b      	lsrs	r3, r3, #6
 8000ede:	2200      	movs	r2, #0
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	4611      	mov	r1, r2
 8000ee4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8000ee8:	653b      	str	r3, [r7, #80]	@ 0x50
 8000eea:	2300      	movs	r3, #0
 8000eec:	657b      	str	r3, [r7, #84]	@ 0x54
 8000eee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8000ef2:	4642      	mov	r2, r8
 8000ef4:	464b      	mov	r3, r9
 8000ef6:	f04f 0000 	mov.w	r0, #0
 8000efa:	f04f 0100 	mov.w	r1, #0
 8000efe:	0159      	lsls	r1, r3, #5
 8000f00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000f04:	0150      	lsls	r0, r2, #5
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4641      	mov	r1, r8
 8000f0c:	1a51      	subs	r1, r2, r1
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	4649      	mov	r1, r9
 8000f12:	eb63 0301 	sbc.w	r3, r3, r1
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	f04f 0200 	mov.w	r2, #0
 8000f1c:	f04f 0300 	mov.w	r3, #0
 8000f20:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8000f24:	4659      	mov	r1, fp
 8000f26:	018b      	lsls	r3, r1, #6
 8000f28:	4651      	mov	r1, sl
 8000f2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000f2e:	4651      	mov	r1, sl
 8000f30:	018a      	lsls	r2, r1, #6
 8000f32:	4651      	mov	r1, sl
 8000f34:	1a54      	subs	r4, r2, r1
 8000f36:	4659      	mov	r1, fp
 8000f38:	eb63 0501 	sbc.w	r5, r3, r1
 8000f3c:	f04f 0200 	mov.w	r2, #0
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	00eb      	lsls	r3, r5, #3
 8000f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f4a:	00e2      	lsls	r2, r4, #3
 8000f4c:	4614      	mov	r4, r2
 8000f4e:	461d      	mov	r5, r3
 8000f50:	4643      	mov	r3, r8
 8000f52:	18e3      	adds	r3, r4, r3
 8000f54:	603b      	str	r3, [r7, #0]
 8000f56:	464b      	mov	r3, r9
 8000f58:	eb45 0303 	adc.w	r3, r5, r3
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	f04f 0300 	mov.w	r3, #0
 8000f66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8000f6a:	4629      	mov	r1, r5
 8000f6c:	028b      	lsls	r3, r1, #10
 8000f6e:	4621      	mov	r1, r4
 8000f70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8000f74:	4621      	mov	r1, r4
 8000f76:	028a      	lsls	r2, r1, #10
 8000f78:	4610      	mov	r0, r2
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000f80:	2200      	movs	r2, #0
 8000f82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f84:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000f86:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000f8a:	f7ff f93b 	bl	8000204 <__aeabi_uldivmod>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	4613      	mov	r3, r2
 8000f94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8000f98:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <HAL_RCC_GetSysClockFreq+0x458>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	0f1b      	lsrs	r3, r3, #28
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8000fa6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8000faa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8000fb6:	e003      	b.n	8000fc0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8000fba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8000fbe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000fc0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	37b8      	adds	r7, #184	@ 0xb8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000fce:	bf00      	nop
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	00f42400 	.word	0x00f42400

08000fd8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d101      	bne.n	8000fea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e28d      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	f000 8083 	beq.w	80010fe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000ff8:	4b94      	ldr	r3, [pc, #592]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f003 030c 	and.w	r3, r3, #12
 8001000:	2b04      	cmp	r3, #4
 8001002:	d019      	beq.n	8001038 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001004:	4b91      	ldr	r3, [pc, #580]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800100c:	2b08      	cmp	r3, #8
 800100e:	d106      	bne.n	800101e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001010:	4b8e      	ldr	r3, [pc, #568]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001018:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800101c:	d00c      	beq.n	8001038 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800101e:	4b8b      	ldr	r3, [pc, #556]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001026:	2b0c      	cmp	r3, #12
 8001028:	d112      	bne.n	8001050 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800102a:	4b88      	ldr	r3, [pc, #544]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001032:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001036:	d10b      	bne.n	8001050 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001038:	4b84      	ldr	r3, [pc, #528]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d05b      	beq.n	80010fc <HAL_RCC_OscConfig+0x124>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d157      	bne.n	80010fc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e25a      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001058:	d106      	bne.n	8001068 <HAL_RCC_OscConfig+0x90>
 800105a:	4b7c      	ldr	r3, [pc, #496]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a7b      	ldr	r2, [pc, #492]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001060:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001064:	6013      	str	r3, [r2, #0]
 8001066:	e01d      	b.n	80010a4 <HAL_RCC_OscConfig+0xcc>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001070:	d10c      	bne.n	800108c <HAL_RCC_OscConfig+0xb4>
 8001072:	4b76      	ldr	r3, [pc, #472]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a75      	ldr	r2, [pc, #468]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001078:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	4b73      	ldr	r3, [pc, #460]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a72      	ldr	r2, [pc, #456]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e00b      	b.n	80010a4 <HAL_RCC_OscConfig+0xcc>
 800108c:	4b6f      	ldr	r3, [pc, #444]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a6e      	ldr	r2, [pc, #440]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001096:	6013      	str	r3, [r2, #0]
 8001098:	4b6c      	ldr	r3, [pc, #432]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a6b      	ldr	r2, [pc, #428]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800109e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d013      	beq.n	80010d4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ac:	f7ff fb8c 	bl	80007c8 <HAL_GetTick>
 80010b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b2:	e008      	b.n	80010c6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010b4:	f7ff fb88 	bl	80007c8 <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b64      	cmp	r3, #100	@ 0x64
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e21f      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c6:	4b61      	ldr	r3, [pc, #388]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d0f0      	beq.n	80010b4 <HAL_RCC_OscConfig+0xdc>
 80010d2:	e014      	b.n	80010fe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010d4:	f7ff fb78 	bl	80007c8 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010da:	e008      	b.n	80010ee <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010dc:	f7ff fb74 	bl	80007c8 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b64      	cmp	r3, #100	@ 0x64
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e20b      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ee:	4b57      	ldr	r3, [pc, #348]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f0      	bne.n	80010dc <HAL_RCC_OscConfig+0x104>
 80010fa:	e000      	b.n	80010fe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d06f      	beq.n	80011ea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800110a:	4b50      	ldr	r3, [pc, #320]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f003 030c 	and.w	r3, r3, #12
 8001112:	2b00      	cmp	r3, #0
 8001114:	d017      	beq.n	8001146 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001116:	4b4d      	ldr	r3, [pc, #308]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800111e:	2b08      	cmp	r3, #8
 8001120:	d105      	bne.n	800112e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001122:	4b4a      	ldr	r3, [pc, #296]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d00b      	beq.n	8001146 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800112e:	4b47      	ldr	r3, [pc, #284]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001136:	2b0c      	cmp	r3, #12
 8001138:	d11c      	bne.n	8001174 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800113a:	4b44      	ldr	r3, [pc, #272]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d116      	bne.n	8001174 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001146:	4b41      	ldr	r3, [pc, #260]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <HAL_RCC_OscConfig+0x186>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d001      	beq.n	800115e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e1d3      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115e:	4b3b      	ldr	r3, [pc, #236]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	691b      	ldr	r3, [r3, #16]
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	4937      	ldr	r1, [pc, #220]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800116e:	4313      	orrs	r3, r2
 8001170:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001172:	e03a      	b.n	80011ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d020      	beq.n	80011be <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800117c:	4b34      	ldr	r3, [pc, #208]	@ (8001250 <HAL_RCC_OscConfig+0x278>)
 800117e:	2201      	movs	r2, #1
 8001180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001182:	f7ff fb21 	bl	80007c8 <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800118a:	f7ff fb1d 	bl	80007c8 <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e1b4      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119c:	4b2b      	ldr	r3, [pc, #172]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a8:	4b28      	ldr	r3, [pc, #160]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	4925      	ldr	r1, [pc, #148]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	600b      	str	r3, [r1, #0]
 80011bc:	e015      	b.n	80011ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011be:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <HAL_RCC_OscConfig+0x278>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011c4:	f7ff fb00 	bl	80007c8 <HAL_GetTick>
 80011c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ca:	e008      	b.n	80011de <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011cc:	f7ff fafc 	bl	80007c8 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d901      	bls.n	80011de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e193      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011de:	4b1b      	ldr	r3, [pc, #108]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f0      	bne.n	80011cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d036      	beq.n	8001264 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d016      	beq.n	800122c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <HAL_RCC_OscConfig+0x27c>)
 8001200:	2201      	movs	r2, #1
 8001202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001204:	f7ff fae0 	bl	80007c8 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800120c:	f7ff fadc 	bl	80007c8 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e173      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800121e:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <HAL_RCC_OscConfig+0x274>)
 8001220:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0x234>
 800122a:	e01b      	b.n	8001264 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800122c:	4b09      	ldr	r3, [pc, #36]	@ (8001254 <HAL_RCC_OscConfig+0x27c>)
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001232:	f7ff fac9 	bl	80007c8 <HAL_GetTick>
 8001236:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001238:	e00e      	b.n	8001258 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800123a:	f7ff fac5 	bl	80007c8 <HAL_GetTick>
 800123e:	4602      	mov	r2, r0
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d907      	bls.n	8001258 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e15c      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
 800124c:	40023800 	.word	0x40023800
 8001250:	42470000 	.word	0x42470000
 8001254:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001258:	4b8a      	ldr	r3, [pc, #552]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800125a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800125c:	f003 0302 	and.w	r3, r3, #2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1ea      	bne.n	800123a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0304 	and.w	r3, r3, #4
 800126c:	2b00      	cmp	r3, #0
 800126e:	f000 8097 	beq.w	80013a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001272:	2300      	movs	r3, #0
 8001274:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001276:	4b83      	ldr	r3, [pc, #524]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10f      	bne.n	80012a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	4b7f      	ldr	r3, [pc, #508]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	4a7e      	ldr	r2, [pc, #504]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800128c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001290:	6413      	str	r3, [r2, #64]	@ 0x40
 8001292:	4b7c      	ldr	r3, [pc, #496]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800129e:	2301      	movs	r3, #1
 80012a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a2:	4b79      	ldr	r3, [pc, #484]	@ (8001488 <HAL_RCC_OscConfig+0x4b0>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d118      	bne.n	80012e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ae:	4b76      	ldr	r3, [pc, #472]	@ (8001488 <HAL_RCC_OscConfig+0x4b0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a75      	ldr	r2, [pc, #468]	@ (8001488 <HAL_RCC_OscConfig+0x4b0>)
 80012b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ba:	f7ff fa85 	bl	80007c8 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012c2:	f7ff fa81 	bl	80007c8 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e118      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d4:	4b6c      	ldr	r3, [pc, #432]	@ (8001488 <HAL_RCC_OscConfig+0x4b0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0f0      	beq.n	80012c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d106      	bne.n	80012f6 <HAL_RCC_OscConfig+0x31e>
 80012e8:	4b66      	ldr	r3, [pc, #408]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 80012ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012ec:	4a65      	ldr	r2, [pc, #404]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80012f4:	e01c      	b.n	8001330 <HAL_RCC_OscConfig+0x358>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b05      	cmp	r3, #5
 80012fc:	d10c      	bne.n	8001318 <HAL_RCC_OscConfig+0x340>
 80012fe:	4b61      	ldr	r3, [pc, #388]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001302:	4a60      	ldr	r2, [pc, #384]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	6713      	str	r3, [r2, #112]	@ 0x70
 800130a:	4b5e      	ldr	r3, [pc, #376]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800130c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800130e:	4a5d      	ldr	r2, [pc, #372]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6713      	str	r3, [r2, #112]	@ 0x70
 8001316:	e00b      	b.n	8001330 <HAL_RCC_OscConfig+0x358>
 8001318:	4b5a      	ldr	r3, [pc, #360]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800131a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800131c:	4a59      	ldr	r2, [pc, #356]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800131e:	f023 0301 	bic.w	r3, r3, #1
 8001322:	6713      	str	r3, [r2, #112]	@ 0x70
 8001324:	4b57      	ldr	r3, [pc, #348]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001328:	4a56      	ldr	r2, [pc, #344]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800132a:	f023 0304 	bic.w	r3, r3, #4
 800132e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d015      	beq.n	8001364 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001338:	f7ff fa46 	bl	80007c8 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133e:	e00a      	b.n	8001356 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001340:	f7ff fa42 	bl	80007c8 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800134e:	4293      	cmp	r3, r2
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e0d7      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001356:	4b4b      	ldr	r3, [pc, #300]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0ee      	beq.n	8001340 <HAL_RCC_OscConfig+0x368>
 8001362:	e014      	b.n	800138e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001364:	f7ff fa30 	bl	80007c8 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800136a:	e00a      	b.n	8001382 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800136c:	f7ff fa2c 	bl	80007c8 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800137a:	4293      	cmp	r3, r2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e0c1      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001382:	4b40      	ldr	r3, [pc, #256]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1ee      	bne.n	800136c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800138e:	7dfb      	ldrb	r3, [r7, #23]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d105      	bne.n	80013a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001394:	4b3b      	ldr	r3, [pc, #236]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001398:	4a3a      	ldr	r2, [pc, #232]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800139a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800139e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 80ad 	beq.w	8001504 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80013aa:	4b36      	ldr	r3, [pc, #216]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f003 030c 	and.w	r3, r3, #12
 80013b2:	2b08      	cmp	r3, #8
 80013b4:	d060      	beq.n	8001478 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d145      	bne.n	800144a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013be:	4b33      	ldr	r3, [pc, #204]	@ (800148c <HAL_RCC_OscConfig+0x4b4>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c4:	f7ff fa00 	bl	80007c8 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013cc:	f7ff f9fc 	bl	80007c8 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e093      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013de:	4b29      	ldr	r3, [pc, #164]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f0      	bne.n	80013cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69da      	ldr	r2, [r3, #28]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a1b      	ldr	r3, [r3, #32]
 80013f2:	431a      	orrs	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013f8:	019b      	lsls	r3, r3, #6
 80013fa:	431a      	orrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001400:	085b      	lsrs	r3, r3, #1
 8001402:	3b01      	subs	r3, #1
 8001404:	041b      	lsls	r3, r3, #16
 8001406:	431a      	orrs	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800140c:	061b      	lsls	r3, r3, #24
 800140e:	431a      	orrs	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001414:	071b      	lsls	r3, r3, #28
 8001416:	491b      	ldr	r1, [pc, #108]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 8001418:	4313      	orrs	r3, r2
 800141a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800141c:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <HAL_RCC_OscConfig+0x4b4>)
 800141e:	2201      	movs	r2, #1
 8001420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001422:	f7ff f9d1 	bl	80007c8 <HAL_GetTick>
 8001426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001428:	e008      	b.n	800143c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800142a:	f7ff f9cd 	bl	80007c8 <HAL_GetTick>
 800142e:	4602      	mov	r2, r0
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d901      	bls.n	800143c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001438:	2303      	movs	r3, #3
 800143a:	e064      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0f0      	beq.n	800142a <HAL_RCC_OscConfig+0x452>
 8001448:	e05c      	b.n	8001504 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144a:	4b10      	ldr	r3, [pc, #64]	@ (800148c <HAL_RCC_OscConfig+0x4b4>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001450:	f7ff f9ba 	bl	80007c8 <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001458:	f7ff f9b6 	bl	80007c8 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e04d      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800146a:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <HAL_RCC_OscConfig+0x4ac>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f0      	bne.n	8001458 <HAL_RCC_OscConfig+0x480>
 8001476:	e045      	b.n	8001504 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d107      	bne.n	8001490 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e040      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
 8001484:	40023800 	.word	0x40023800
 8001488:	40007000 	.word	0x40007000
 800148c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001490:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <HAL_RCC_OscConfig+0x538>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	699b      	ldr	r3, [r3, #24]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d030      	beq.n	8001500 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d129      	bne.n	8001500 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d122      	bne.n	8001500 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80014c0:	4013      	ands	r3, r2
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80014c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d119      	bne.n	8001500 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d6:	085b      	lsrs	r3, r3, #1
 80014d8:	3b01      	subs	r3, #1
 80014da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014dc:	429a      	cmp	r2, r3
 80014de:	d10f      	bne.n	8001500 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d107      	bne.n	8001500 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d001      	beq.n	8001504 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e000      	b.n	8001506 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40023800 	.word	0x40023800

08001514 <memset>:
 8001514:	4402      	add	r2, r0
 8001516:	4603      	mov	r3, r0
 8001518:	4293      	cmp	r3, r2
 800151a:	d100      	bne.n	800151e <memset+0xa>
 800151c:	4770      	bx	lr
 800151e:	f803 1b01 	strb.w	r1, [r3], #1
 8001522:	e7f9      	b.n	8001518 <memset+0x4>

08001524 <__libc_init_array>:
 8001524:	b570      	push	{r4, r5, r6, lr}
 8001526:	4d0d      	ldr	r5, [pc, #52]	@ (800155c <__libc_init_array+0x38>)
 8001528:	4c0d      	ldr	r4, [pc, #52]	@ (8001560 <__libc_init_array+0x3c>)
 800152a:	1b64      	subs	r4, r4, r5
 800152c:	10a4      	asrs	r4, r4, #2
 800152e:	2600      	movs	r6, #0
 8001530:	42a6      	cmp	r6, r4
 8001532:	d109      	bne.n	8001548 <__libc_init_array+0x24>
 8001534:	4d0b      	ldr	r5, [pc, #44]	@ (8001564 <__libc_init_array+0x40>)
 8001536:	4c0c      	ldr	r4, [pc, #48]	@ (8001568 <__libc_init_array+0x44>)
 8001538:	f000 f818 	bl	800156c <_init>
 800153c:	1b64      	subs	r4, r4, r5
 800153e:	10a4      	asrs	r4, r4, #2
 8001540:	2600      	movs	r6, #0
 8001542:	42a6      	cmp	r6, r4
 8001544:	d105      	bne.n	8001552 <__libc_init_array+0x2e>
 8001546:	bd70      	pop	{r4, r5, r6, pc}
 8001548:	f855 3b04 	ldr.w	r3, [r5], #4
 800154c:	4798      	blx	r3
 800154e:	3601      	adds	r6, #1
 8001550:	e7ee      	b.n	8001530 <__libc_init_array+0xc>
 8001552:	f855 3b04 	ldr.w	r3, [r5], #4
 8001556:	4798      	blx	r3
 8001558:	3601      	adds	r6, #1
 800155a:	e7f2      	b.n	8001542 <__libc_init_array+0x1e>
 800155c:	0800159c 	.word	0x0800159c
 8001560:	0800159c 	.word	0x0800159c
 8001564:	0800159c 	.word	0x0800159c
 8001568:	080015a0 	.word	0x080015a0

0800156c <_init>:
 800156c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800156e:	bf00      	nop
 8001570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001572:	bc08      	pop	{r3}
 8001574:	469e      	mov	lr, r3
 8001576:	4770      	bx	lr

08001578 <_fini>:
 8001578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800157a:	bf00      	nop
 800157c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800157e:	bc08      	pop	{r3}
 8001580:	469e      	mov	lr, r3
 8001582:	4770      	bx	lr
