<html><body>
<pre>
 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: RAMCtrl                             Date:  8-24-2016, 11:01PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
74 /144 ( 51%) 202 /720  ( 28%) 188/432 ( 44%)   46 /144 ( 32%) 68 /81  ( 84%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          18/18*      24/54       60/90      10/11
FB2           5/18       23/54       18/90      10/10*
FB3          18/18*      24/54       40/90       8/10
FB4          17/18       25/54       30/90      10/10*
FB5          13/18       24/54       25/90       5/10
FB6           1/18       25/54       25/90       9/10
FB7           1/18       25/54        2/90       9/10
FB8           1/18       18/54        2/90       7/10
             -----       -----       -----      -----    
             74/144     188/432     202/720     68/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Signal 'ECS' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    61      73
Output        :   27          27    |  GCK/IO           :     2       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     68          68

** Power Data **

There are 74 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IDE_IRQ'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:FALLING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
*************************  Summary of Mapped Logic  ************************

** 31 Outputs **

Signal                                    Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                      Pts   Inps          No.  Type    Use     Mode Rate State
nRAM_SEL                                  1     4     FB1_2   11   I/O     O       STD  FAST 
DSACK<1>                                  2     6     FB1_3   12   I/O     O       STD  FAST 
DSACK<0>                                  1     4     FB1_5   13   I/O     O       STD  FAST 
BYTE<0>                                   4     5     FB1_6   14   I/O     O       STD  FAST 
BYTE<1>                                   3     5     FB1_8   15   I/O     O       STD  FAST 
ROM_OE                                    2     5     FB1_9   16   I/O     O       STD  FAST RESET
BYTE<3>                                   2     3     FB1_11  17   I/O     O       STD  FAST 
BYTE<2>                                   2     5     FB1_12  18   I/O     O       STD  FAST 
D<3>                                      4     6     FB1_15  20   I/O     I/O     STD  FAST 
IDE_DIR                                   2     5     FB2_6   2    GTS/I/O O       STD  FAST RESET
ROM_WE                                    0     0     FB2_12  7    I/O     O       STD  FAST 
ROM_EN                                    0     0     FB2_14  8    I/O     O       STD  FAST 
D<2>                                      4     6     FB3_6   25   I/O     I/O     STD  FAST 
D<0>                                      4     6     FB3_9   28   I/O     I/O     STD  FAST 
D<1>                                      4     6     FB3_11  29   I/O     I/O     STD  FAST 
WE<0>                                     1     3     FB3_12  30   I/O     O       STD  FAST 
OE<0>                                     1     3     FB3_14  32   I/O     O       STD  FAST 
WE<1>                                     1     3     FB3_15  33   I/O     O       STD  FAST 
OE<1>                                     1     3     FB3_17  34   I/O     O       STD  FAST 
STERM                                     2     3     FB4_6   90   I/O     O       STD  FAST 
IDE_CS<0>                                 1     1     FB4_8   91   I/O     O       STD  FAST 
IDE_CS<1>                                 1     1     FB4_9   92   I/O     O       STD  FAST 
IDE_A<0>                                  1     1     FB4_11  93   I/O     O       STD  FAST 
IDE_A<2>                                  1     1     FB4_12  94   I/O     O       STD  FAST 
IDE_A<1>                                  1     1     FB4_14  95   I/O     O       STD  FAST 
IDE_R                                     2     5     FB4_15  96   I/O     O       STD  FAST RESET
IDE_W                                     2     4     FB4_17  97   I/O     O       STD  FAST RESET
IO4                                       1     1     FB5_9   40   I/O     O       STD  FAST 
IO5                                       1     1     FB5_11  41   I/O     O       STD  FAST 
INT2                                      0     0     FB5_12  42   I/O     O       STD  FAST 
CIIN                                      3     4     FB5_17  49   I/O     O       STD  FAST 

** 43 Buried Nodes **

Signal                                    Total Total Loc     Pwr  Reg Init
Name                                      Pts   Inps          Mode State
SHUT_UP<0>                                1     11    FB1_1   STD  RESET
BASEADR_4MB<0>                            2     12    FB1_4   STD  RESET
BASEADR<0>                                2     12    FB1_7   STD  RESET
Dout1<1>                                  4     9     FB1_10  STD  RESET
Dout1<0>                                  5     9     FB1_13  STD  RESET
Dout2<3>                                  6     9     FB1_14  STD  RESET
Dout2<2>                                  6     9     FB1_16  STD  RESET
Dout2<0>                                  6     9     FB1_17  STD  RESET
Dout2<1>                                  7     9     FB1_18  STD  RESET
RAM4MB                                    8     15    FB2_1   STD  RESET
RAM2MB                                    8     15    FB2_18  STD  RESET
IDE_BASEADR<7>                            2     13    FB3_1   STD  RESET
IDE_BASEADR<6>                            2     13    FB3_2   STD  RESET
IDE_BASEADR<5>                            2     13    FB3_3   STD  RESET
IDE_BASEADR<4>                            2     13    FB3_4   STD  RESET
IDE_BASEADR<3>                            2     13    FB3_5   STD  RESET
IDE_BASEADR<2>                            2     13    FB3_7   STD  RESET
IDE_BASEADR<1>                            2     13    FB3_8   STD  RESET
IDE_BASEADR<0>                            2     13    FB3_10  STD  RESET
BASEADR<1>                                2     12    FB3_13  STD  RESET
BASEADR_4MB<2>                            3     14    FB3_16  STD  RESET
BASEADR_4MB<1>                            3     13    FB3_18  STD  RESET
INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST__$INT  1     4     FB4_2   STD  
IDE_ENABLE                                1     3     FB4_3   STD  RESET
IDE_DSACK_D1                              1     3     FB4_4   STD  RESET
IDE_DSACK_D0                              1     2     FB4_5   STD  RESET
AUTO_CONFIG_D0                            1     2     FB4_7   STD  RESET
nAS_D0                                    2     2     FB4_10  STD  RESET
Dout1<2>                                  3     9     FB4_13  STD  RESET
Dout1<3>                                  4     9     FB4_16  STD  RESET
DSACK_16BIT                               5     8     FB4_18  STD  RESET
SHUT_UP<1>                                1     12    FB5_6   STD  RESET
IDE_DSACK_D3                              1     3     FB5_7   STD  RESET
IDE_DSACK_D2                              1     3     FB5_8   STD  RESET
AUTO_CONFIG_PAUSE                         1     3     FB5_10  STD  RESET
BASEADR<2>                                2     12    FB5_13  STD  RESET
AUTO_CONFIG_DONE<1>                       3     6     FB5_14  STD  RESET
AUTO_CONFIG_DONE<0>                       3     6     FB5_15  STD  RESET
AUTO_CONFIG_DONE_CYCLE<1>                 4     15    FB5_16  STD  RESET
AUTO_CONFIG_DONE_CYCLE<0>                 4     14    FB5_18  STD  RESET

Signal                                    Total Total Loc     Pwr  Reg Init
Name                                      Pts   Inps          Mode State
IDE_SPACE                                 25    25    FB6_16  STD  RESET
AUTO_CONFIG_FINISH                        2     25    FB7_18  STD  RESET
AUTO_CONFIG                               2     18    FB8_18  STD  RESET

** 37 Inputs **

Signal                                    Loc     Pin  Pin     Pin     
Name                                              No.  Type    Use     
clk                                       FB1_17  22   GCK/I/O GCK
reset                                     FB2_2   99   GSR/I/O GSR/I
nAS                                       FB2_5   1    GTS/I/O I
A<25>                                     FB2_8   3    GTS/I/O I
SIZ<1>                                    FB2_9   4    GTS/I/O I
SIZ<0>                                    FB2_11  6    I/O     I
nDS                                       FB2_15  9    I/O     I
RW                                        FB2_17  10   I/O     I
ECS                                       FB3_2   23   GCK/I/O GCK
A<31>                                     FB4_2   87   I/O     I
A<30>                                     FB4_5   89   I/O     I
IDE_WAIT                                  FB5_8   39   I/O     I
A<18>                                     FB6_2   74   I/O     I
A<23>                                     FB6_5   76   I/O     I
A<22>                                     FB6_6   77   I/O     I
A<21>                                     FB6_8   78   I/O     I
A<26>                                     FB6_9   79   I/O     I
A<24>                                     FB6_12  81   I/O     I
A<29>                                     FB6_14  82   I/O     I
A<27>                                     FB6_15  85   I/O     I
A<28>                                     FB6_17  86   I/O     I
A<2>                                      FB7_2   50   I/O     I
A<1>                                      FB7_5   52   I/O     I
A<0>                                      FB7_6   53   I/O     I
A<5>                                      FB7_8   54   I/O     I
A<4>                                      FB7_9   55   I/O     I
A<3>                                      FB7_11  56   I/O     I
A<19>                                     FB7_14  59   I/O     I
A<6>                                      FB7_15  60   I/O     I
A<11>                                     FB7_17  61   I/O     I
A<10>                                     FB8_2   63   I/O     I
A<9>                                      FB8_5   64   I/O     I
A<13>                                     FB8_8   66   I/O     I
A<12>                                     FB8_9   67   I/O     I
A<16>                                     FB8_11  68   I/O     I
A<17>                                     FB8_14  71   I/O     I
A<20>                                     FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
SHUT_UP<0>            1       0   /\4   0     FB1_1         (b)     (b)
nRAM_SEL              1       0     0   4     FB1_2   11    I/O     O
DSACK<1>              2       0     0   3     FB1_3   12    I/O     O
BASEADR_4MB<0>        2       0     0   3     FB1_4         (b)     (b)
DSACK<0>              1       0     0   4     FB1_5   13    I/O     O
BYTE<0>               4       0     0   1     FB1_6   14    I/O     O
BASEADR<0>            2       0     0   3     FB1_7         (b)     (b)
BYTE<1>               3       0     0   2     FB1_8   15    I/O     O
ROM_OE                2       0     0   3     FB1_9   16    I/O     O
Dout1<1>              4       0     0   1     FB1_10        (b)     (b)
BYTE<3>               2       0     0   3     FB1_11  17    I/O     O
BYTE<2>               2       0     0   3     FB1_12  18    I/O     O
Dout1<0>              5       0     0   0     FB1_13        (b)     (b)
Dout2<3>              6       1<-   0   0     FB1_14  19    I/O     (b)
D<3>                  4       0   /\1   0     FB1_15  20    I/O     I/O
Dout2<2>              6       1<-   0   0     FB1_16        (b)     (b)
Dout2<0>              6       2<- /\1   0     FB1_17  22    GCK/I/O GCK
Dout2<1>              7       4<- /\2   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG           9: DSACK_16BIT       17: RAM2MB 
  2: AUTO_CONFIG_D0       10: Dout1<3>          18: RAM4MB 
  3: AUTO_CONFIG_DONE<0>  11: Dout2<3>          19: ROM_OE 
  4: A<0>                 12: IDE_ENABLE        20: RW 
  5: A<1>                 13: IDE_SPACE         21: SIZ<0> 
  6: A<4>                 14: A<2>              22: SIZ<1> 
  7: A<5>                 15: A<3>              23: nAS 
  8: A<6>                 16: D<1>.PIN          24: nDS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SHUT_UP<0>           X.X.XXXX.....XX....X..XX................ 11
nRAM_SEL             X...........X...XX...................... 4
DSACK<1>             XX......X...X...XX...................... 6
BASEADR_4MB<0>       X.X.XXXX.....XXX...X..XX................ 12
DSACK<0>             X...........X...XX...................... 4
BYTE<0>              ...XX..............XXX.................. 5
BASEADR<0>           X.X.XXXX.....XXX...X..XX................ 12
BYTE<1>              ...XX..............XXX.................. 5
ROM_OE               ...........XX.....XX..X................. 5
Dout1<1>             X...XXXX.....XX....X..X................. 9
BYTE<3>              ...XX..............X.................... 3
BYTE<2>              ...XX..............XXX.................. 5
Dout1<0>             X...XXXX.....XX....X..X................. 9
Dout2<3>             X...XXXX.....XX....X..X................. 9
D<3>                 X.X......XX........X..X................. 6
Dout2<2>             X...XXXX.....XX....X..X................. 9
Dout2<0>             X...XXXX.....XX....X..X................. 9
Dout2<1>             X...XXXX.....XX....X..X................. 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
RAM4MB                8       3<-   0   0     FB2_1         (b)     (b)
(unused)              0       0   /\3   2     FB2_2   99    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O I
IDE_DIR               2       0     0   3     FB2_6   2     GTS/I/O O
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   3     GTS/I/O I
(unused)              0       0     0   5     FB2_9   4     GTS/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     I
ROM_WE                0       0     0   5     FB2_12  7     I/O     O
(unused)              0       0     0   5     FB2_13        (b)     
ROM_EN                0       0     0   5     FB2_14  8     I/O     O
(unused)              0       0     0   5     FB2_15  9     I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0   \/3   2     FB2_17  10    I/O     I
RAM2MB                8       3<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<21>              9: A<29>             17: BASEADR_4MB<2> 
  2: A<22>             10: A<30>             18: IDE_ENABLE 
  3: A<23>             11: A<31>             19: IDE_R 
  4: A<24>             12: BASEADR<0>        20: IDE_SPACE 
  5: A<25>             13: BASEADR<1>        21: RW 
  6: A<26>             14: BASEADR<2>        22: SHUT_UP<0> 
  7: A<27>             15: BASEADR_4MB<0>    23: nAS 
  8: A<28>             16: BASEADR_4MB<1>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAM4MB               XXXXXXXXXXX...XXX....X.................. 15
IDE_DIR              .................XXXX.X................. 5
ROM_WE               ........................................ 0
ROM_EN               ........................................ 0
RAM2MB               XXXXXXXXXXXXXX.......X.................. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE_BASEADR<7>        2       0     0   3     FB3_1         (b)     (b)
IDE_BASEADR<6>        2       0     0   3     FB3_2   23    GCK/I/O GCK
IDE_BASEADR<5>        2       0     0   3     FB3_3         (b)     (b)
IDE_BASEADR<4>        2       0     0   3     FB3_4         (b)     (b)
IDE_BASEADR<3>        2       0     0   3     FB3_5   24    I/O     (b)
D<2>                  4       0     0   1     FB3_6   25    I/O     I/O
IDE_BASEADR<2>        2       0     0   3     FB3_7         (b)     (b)
IDE_BASEADR<1>        2       0     0   3     FB3_8   27    GCK/I/O (b)
D<0>                  4       0     0   1     FB3_9   28    I/O     I/O
IDE_BASEADR<0>        2       0     0   3     FB3_10        (b)     (b)
D<1>                  4       0     0   1     FB3_11  29    I/O     I/O
WE<0>                 1       0     0   4     FB3_12  30    I/O     O
BASEADR<1>            2       0     0   3     FB3_13        (b)     (b)
OE<0>                 1       0     0   4     FB3_14  32    I/O     O
WE<1>                 1       0     0   4     FB3_15  33    I/O     O
BASEADR_4MB<2>        3       0     0   2     FB3_16        (b)     (b)
OE<1>                 1       0     0   4     FB3_17  34    I/O     O
BASEADR_4MB<1>        3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG           9: Dout1<1>          17: D<2>.PIN 
  2: AUTO_CONFIG_DONE<0>  10: Dout1<2>          18: D<1>.PIN 
  3: AUTO_CONFIG_DONE<1>  11: Dout2<0>          19: D<0>.PIN 
  4: A<1>                 12: Dout2<1>          20: RAM2MB 
  5: A<4>                 13: Dout2<2>          21: RAM4MB 
  6: A<5>                 14: A<2>              22: RW 
  7: A<6>                 15: A<3>              23: nAS 
  8: Dout1<0>             16: D<3>.PIN          24: nDS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_BASEADR<7>       XXXXXXX......XXX.....XXX................ 13
IDE_BASEADR<6>       XXXXXXX......XX.X....XXX................ 13
IDE_BASEADR<5>       XXXXXXX......XX..X...XXX................ 13
IDE_BASEADR<4>       XXXXXXX......XX...X..XXX................ 13
IDE_BASEADR<3>       XXXXXXX......XXX.....XXX................ 13
D<2>                 XX.......X..X........XX................. 6
IDE_BASEADR<2>       XXXXXXX......XX.X....XXX................ 13
IDE_BASEADR<1>       XXXXXXX......XX..X...XXX................ 13
D<0>                 XX.....X..X..........XX................. 6
IDE_BASEADR<0>       XXXXXXX......XX...X..XXX................ 13
D<1>                 XX......X..X.........XX................. 6
WE<0>                ...................X.XX................. 3
BASEADR<1>           XX.XXXX......XX.X....XXX................ 12
OE<0>                ...................X.XX................. 3
WE<1>                ....................XXX................. 3
BASEADR_4MB<2>       XX.XXXX......XXXXX...XXX................ 14
OE<1>                ....................XXX................. 3
BASEADR_4MB<1>       XX.XXXX......XX.XX...XXX................ 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST__$INT
                      1       0     0   4     FB4_2   87    I/O     I
IDE_ENABLE            1       0     0   4     FB4_3         (b)     (b)
IDE_DSACK_D1          1       0     0   4     FB4_4         (b)     (b)
IDE_DSACK_D0          1       0     0   4     FB4_5   89    I/O     I
STERM                 2       0     0   3     FB4_6   90    I/O     O
AUTO_CONFIG_D0        1       0     0   4     FB4_7         (b)     (b)
IDE_CS<0>             1       0     0   4     FB4_8   91    I/O     O
IDE_CS<1>             1       0     0   4     FB4_9   92    I/O     O
nAS_D0                2       0     0   3     FB4_10        (b)     (b)
IDE_A<0>              1       0     0   4     FB4_11  93    I/O     O
IDE_A<2>              1       0     0   4     FB4_12  94    I/O     O
Dout1<2>              3       0     0   2     FB4_13        (b)     (b)
IDE_A<1>              1       0     0   4     FB4_14  95    I/O     O
IDE_R                 2       0     0   3     FB4_15  96    I/O     O
Dout1<3>              4       0     0   1     FB4_16        (b)     (b)
IDE_W                 2       0     0   3     FB4_17  97    I/O     O
DSACK_16BIT           5       0     0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG       10: A<10>             18: IDE_WAIT 
  2: A<12>             11: A<11>             19: A<2> 
  3: A<13>             12: IDE_DSACK_D0      20: A<3> 
  4: A<1>              13: IDE_DSACK_D3      21: RAM2MB 
  5: A<4>              14: IDE_ENABLE        22: RAM4MB 
  6: A<5>              15: IDE_R             23: RW 
  7: A<6>              16: IDE_SPACE         24: nAS 
  8: DSACK_16BIT       17: IDE_W             25: reset 
  9: A<9>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST__$INT 
                     X..............X....XX.................. 4
IDE_ENABLE           ...............X......XX................ 3
IDE_DSACK_D1         ...........X...X.......X................ 3
IDE_DSACK_D0         ...............X.......X................ 2
STERM                ....................XX.X................ 3
AUTO_CONFIG_D0       X......................X................ 2
IDE_CS<0>            .X...................................... 1
IDE_CS<1>            ..X..................................... 1
nAS_D0               .......................XX............... 2
IDE_A<0>             ........X............................... 1
IDE_A<2>             ..........X............................. 1
Dout1<2>             X..XXXX...........XX..XX................ 9
IDE_A<1>             .........X.............................. 1
IDE_R                .............XXX......XX................ 5
Dout1<3>             X..XXXX...........XX..XX................ 9
IDE_W                ...............XX.....XX................ 4
DSACK_16BIT          .......X...XXX.X.X....XX................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   35    I/O     
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     
SHUT_UP<1>            1       0     0   4     FB5_6   37    I/O     (b)
IDE_DSACK_D3          1       0     0   4     FB5_7         (b)     (b)
IDE_DSACK_D2          1       0     0   4     FB5_8   39    I/O     I
IO4                   1       0     0   4     FB5_9   40    I/O     O
AUTO_CONFIG_PAUSE     1       0     0   4     FB5_10        (b)     (b)
IO5                   1       0     0   4     FB5_11  41    I/O     O
INT2                  0       0     0   5     FB5_12  42    I/O     O
BASEADR<2>            2       0     0   3     FB5_13        (b)     (b)
AUTO_CONFIG_DONE<1>   3       0     0   2     FB5_14  43    I/O     (b)
AUTO_CONFIG_DONE<0>   3       0     0   2     FB5_15  46    I/O     (b)
AUTO_CONFIG_DONE_CYCLE<1>
                      4       0     0   1     FB5_16        (b)     (b)
CIIN                  3       0     0   2     FB5_17  49    I/O     O
AUTO_CONFIG_DONE_CYCLE<0>
                      4       0     0   1     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG                 9: A<4>                                      17: A<3> 
  2: AUTO_CONFIG_DONE<0>        10: A<5>                                      18: D<3>.PIN 
  3: AUTO_CONFIG_DONE<1>        11: A<6>                                      19: RAM2MB 
  4: AUTO_CONFIG_DONE_CYCLE<0>  12: IDE_DSACK_D1                              20: RAM4MB 
  5: AUTO_CONFIG_DONE_CYCLE<1>  13: IDE_DSACK_D2                              21: RW 
  6: AUTO_CONFIG_FINISH         14: IDE_SPACE                                 22: nAS_D0 
  7: AUTO_CONFIG_PAUSE          15: INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST__$INT  23: nAS 
  8: A<1>                       16: A<2>                                      24: nDS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SHUT_UP<1>           XXX....XXXX....XX...X.XX................ 12
IDE_DSACK_D3         ............XX........X................. 3
IDE_DSACK_D2         ...........X.X........X................. 3
IO4                  ...............X........................ 1
AUTO_CONFIG_PAUSE    .....XX..............X.................. 3
IO5                  ................X....................... 1
INT2                 ........................................ 0
BASEADR<2>           XX.....XXXX....XXX..X.XX................ 12
AUTO_CONFIG_DONE<1>  ..X.XXX..............XX................. 6
AUTO_CONFIG_DONE<0>  .X.X.XX..............XX................. 6
AUTO_CONFIG_DONE_CYCLE<1> 
                     XXX.XXXXXXX.....X...XXXX................ 15
CIIN                 ..............X...XX..X................. 4
AUTO_CONFIG_DONE_CYCLE<0> 
                     XX.X.XXXXXX.....X...XXXX................ 14
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   74    I/O     I
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     I
(unused)              0       0     0   5     FB6_6   77    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
(unused)              0       0     0   5     FB6_9   79    I/O     I
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     
(unused)              0       0     0   5     FB6_12  81    I/O     I
(unused)              0       0     0   5     FB6_13        (b)     
(unused)              0       0   \/5   0     FB6_14  82    I/O     I
(unused)              0       0   \/5   0     FB6_15  85    I/O     I
IDE_SPACE            25      20<-   0   0     FB6_16        (b)     (b)
(unused)              0       0   /\5   0     FB6_17  86    I/O     I
(unused)              0       0   /\5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<16>             10: A<25>             18: IDE_BASEADR<1> 
  2: A<17>             11: A<26>             19: IDE_BASEADR<2> 
  3: A<18>             12: A<27>             20: IDE_BASEADR<3> 
  4: A<19>             13: A<28>             21: IDE_BASEADR<4> 
  5: A<20>             14: A<29>             22: IDE_BASEADR<5> 
  6: A<21>             15: A<30>             23: IDE_BASEADR<6> 
  7: A<22>             16: A<31>             24: IDE_BASEADR<7> 
  8: A<23>             17: IDE_BASEADR<0>    25: SHUT_UP<1> 
  9: A<24>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_SPACE            XXXXXXXXXXXXXXXXXXXXXXXXX............... 25
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     I
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   52    I/O     I
(unused)              0       0     0   5     FB7_6   53    I/O     I
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     I
(unused)              0       0     0   5     FB7_9   55    I/O     I
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11  56    I/O     I
(unused)              0       0     0   5     FB7_12  58    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14  59    I/O     I
(unused)              0       0     0   5     FB7_15  60    I/O     I
(unused)              0       0     0   5     FB7_16        (b)     
(unused)              0       0     0   5     FB7_17  61    I/O     I
AUTO_CONFIG_FINISH    2       0     0   3     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<16>             10: A<24>             18: A<4> 
  2: A<17>             11: A<25>             19: A<5> 
  3: A<18>             12: A<26>             20: A<6> 
  4: A<19>             13: A<27>             21: A<2> 
  5: A<1>              14: A<28>             22: A<3> 
  6: A<20>             15: A<29>             23: RW 
  7: A<21>             16: A<30>             24: nAS_D0 
  8: A<22>             17: A<31>             25: reset 
  9: A<23>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
AUTO_CONFIG_FINISH   XXXXXXXXXXXXXXXXXXXXXXXXX............... 25
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               18/36
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   63    I/O     I
(unused)              0       0     0   5     FB8_3         (b)     
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   64    I/O     I
(unused)              0       0     0   5     FB8_6   65    I/O     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   66    I/O     I
(unused)              0       0     0   5     FB8_9   67    I/O     I
(unused)              0       0     0   5     FB8_10        (b)     
(unused)              0       0     0   5     FB8_11  68    I/O     I
(unused)              0       0     0   5     FB8_12  70    I/O     
(unused)              0       0     0   5     FB8_13        (b)     
(unused)              0       0     0   5     FB8_14  71    I/O     I
(unused)              0       0     0   5     FB8_15  72    I/O     I
(unused)              0       0     0   5     FB8_16        (b)     
(unused)              0       0     0   5     FB8_17  73    I/O     
AUTO_CONFIG           2       0     0   3     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_DONE<0>   7: A<20>             13: A<26> 
  2: AUTO_CONFIG_DONE<1>   8: A<21>             14: A<27> 
  3: A<16>                 9: A<22>             15: A<28> 
  4: A<17>                10: A<23>             16: A<29> 
  5: A<18>                11: A<24>             17: A<30> 
  6: A<19>                12: A<25>             18: A<31> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
AUTO_CONFIG          XXXXXXXXXXXXXXXXXX...................... 18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_AUTO_CONFIG: FDCPE port map (AUTO_CONFIG,AUTO_CONFIG_D,ECS,'0','0');
AUTO_CONFIG_D <= ((NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND 
	A(21) AND A(19) AND NOT A(20) AND NOT A(18) AND NOT A(17) AND NOT A(16))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND 
	A(21) AND A(19) AND NOT A(20) AND NOT A(18) AND NOT A(17) AND NOT A(16)));

FDCPE_AUTO_CONFIG_D0: FDCPE port map (AUTO_CONFIG_D0,AUTO_CONFIG_D0_D,clk,NOT reset,'0');
AUTO_CONFIG_D0_D <= (NOT nAS AND AUTO_CONFIG);

FTCPE_AUTO_CONFIG_DONE0: FTCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_T(0),clk,'0',NOT reset);
AUTO_CONFIG_DONE_T(0) <= ((nAS AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE_CYCLE(0) AND NOT nAS_D0)
	OR (nAS AND NOT AUTO_CONFIG_DONE(0) AND 
	AUTO_CONFIG_DONE_CYCLE(0) AND NOT nAS_D0)
	OR (AUTO_CONFIG_DONE(0) AND nAS_D0 AND AUTO_CONFIG_PAUSE AND 
	AUTO_CONFIG_FINISH));

FTCPE_AUTO_CONFIG_DONE1: FTCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_T(1),clk,'0',NOT reset);
AUTO_CONFIG_DONE_T(1) <= ((nAS AND AUTO_CONFIG_DONE(1) AND 
	NOT AUTO_CONFIG_DONE_CYCLE(1) AND NOT nAS_D0)
	OR (nAS AND NOT AUTO_CONFIG_DONE(1) AND 
	AUTO_CONFIG_DONE_CYCLE(1) AND NOT nAS_D0)
	OR (AUTO_CONFIG_DONE(1) AND nAS_D0 AND AUTO_CONFIG_PAUSE AND 
	AUTO_CONFIG_FINISH));

FDCPE_AUTO_CONFIG_DONE_CYCLE0: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_D(0),clk,'0',NOT reset);
AUTO_CONFIG_DONE_CYCLE_D(0) <= ((AUTO_CONFIG_DONE_CYCLE(0) AND NOT nAS_D0)
	OR (AUTO_CONFIG_DONE_CYCLE(0) AND NOT AUTO_CONFIG_PAUSE)
	OR (AUTO_CONFIG_DONE_CYCLE(0) AND NOT AUTO_CONFIG_FINISH)
	OR (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND A(6) AND AUTO_CONFIG));

FDCPE_AUTO_CONFIG_DONE_CYCLE1: FDCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_D(1),clk,'0',NOT reset);
AUTO_CONFIG_DONE_CYCLE_D(1) <= ((AUTO_CONFIG_DONE_CYCLE(1) AND NOT nAS_D0)
	OR (AUTO_CONFIG_DONE_CYCLE(1) AND NOT AUTO_CONFIG_PAUSE)
	OR (AUTO_CONFIG_DONE_CYCLE(1) AND NOT AUTO_CONFIG_FINISH)
	OR (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND A(6) AND 
	AUTO_CONFIG));

FDCPE_AUTO_CONFIG_FINISH: FDCPE port map (AUTO_CONFIG_FINISH,AUTO_CONFIG_FINISH_D,clk,'0','0',reset);
AUTO_CONFIG_FINISH_D <= (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT RW AND A(23) AND A(22) AND A(21) AND A(19) AND 
	NOT A(20) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(3) AND NOT A(1) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2) AND A(6) AND NOT nAS_D0);

FDCPE_AUTO_CONFIG_PAUSE: FDCPE port map (AUTO_CONFIG_PAUSE,'0',clk,'0',NOT reset,AUTO_CONFIG_PAUSE_CE);
AUTO_CONFIG_PAUSE_CE <= (nAS_D0 AND AUTO_CONFIG_PAUSE AND AUTO_CONFIG_FINISH);

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND AUTO_CONFIG);

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,'0',NOT reset,BASEADR_CE(1));
BASEADR_CE(1) <= (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND AUTO_CONFIG);

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,'0',NOT reset,BASEADR_CE(2));
BASEADR_CE(2) <= (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND AUTO_CONFIG);

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),NOT D(1).PIN,clk,'0',NOT reset,BASEADR_4MB_CE(0));
BASEADR_4MB_CE(0) <= (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND AUTO_CONFIG);

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= D(1).PIN
	 XOR 
BASEADR_4MB_D(1) <= D(2).PIN;
BASEADR_4MB_CE(1) <= (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND AUTO_CONFIG);

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,'0',NOT reset,BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= D(3).PIN
	 XOR 
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN);
BASEADR_4MB_CE(2) <= (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND AUTO_CONFIG);


BYTE(0) <= ((NOT RW AND NOT A(1) AND SIZ(0) AND NOT SIZ(1))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(0) AND SIZ(1))
	OR (NOT RW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0)));


BYTE(1) <= ((NOT RW AND A(1) AND A(0))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT SIZ(1))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(0) AND SIZ(1) AND NOT A(0)));


BYTE(2) <= ((NOT RW AND A(1))
	OR (NOT RW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0)));


BYTE(3) <= ((NOT RW AND A(1))
	OR (NOT RW AND A(0)));


CIIN_I <= ((NOT nAS AND RAM2MB)
	OR (NOT nAS AND RAM4MB));
CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
CIIN_OE <= (NOT nAS AND NOT INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST__$INT);


D_I(0) <= ((nAS AND Dout2(0))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(0))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(0)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= (RW AND AUTO_CONFIG);


D_I(1) <= ((nAS AND Dout2(1))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(1))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(1)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= (RW AND AUTO_CONFIG);


D_I(2) <= ((nAS AND Dout2(2))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(2))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(2)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= (RW AND AUTO_CONFIG);


D_I(3) <= ((nAS AND Dout2(3))
	OR (AUTO_CONFIG_DONE(0) AND Dout2(3))
	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(3)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= (RW AND AUTO_CONFIG);


DSACK_I(0) <= '1';
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= NOT ((NOT AUTO_CONFIG AND NOT RAM2MB AND NOT RAM4MB AND NOT IDE_SPACE));


DSACK_I(1) <= (NOT AUTO_CONFIG_D0 AND DSACK_16BIT);
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= NOT ((NOT AUTO_CONFIG AND NOT RAM2MB AND NOT RAM4MB AND NOT IDE_SPACE));

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0','0');
DSACK_16BIT_D <= ((NOT nAS AND RW AND NOT IDE_ENABLE AND IDE_SPACE AND 
	NOT IDE_DSACK_D3)
	OR (NOT nAS AND NOT RW AND NOT DSACK_16BIT AND NOT IDE_WAIT AND IDE_SPACE)
	OR (NOT nAS AND NOT RW AND IDE_WAIT AND IDE_SPACE AND NOT IDE_DSACK_D0)
	OR (NOT nAS AND IDE_ENABLE AND NOT DSACK_16BIT AND NOT IDE_WAIT AND 
	IDE_SPACE)
	OR (NOT nAS AND IDE_ENABLE AND IDE_WAIT AND IDE_SPACE AND 
	NOT IDE_DSACK_D0));

FDCPE_Dout10: FDCPE port map (Dout1(0),Dout1_D(0),clk,'0',NOT reset,Dout1_CE(0));
Dout1_D(0) <= ((NOT A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6))
	OR (NOT A(3) AND A(1) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND NOT A(1) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6)));
Dout1_CE(0) <= (NOT nAS AND RW AND AUTO_CONFIG);

FDCPE_Dout11: FDCPE port map (Dout1(1),Dout1_D(1),clk,'0',NOT reset,Dout1_CE(1));
Dout1_D(1) <= ((NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND A(4) AND NOT A(2) AND NOT A(6))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND A(2) AND NOT A(6)));
Dout1_CE(1) <= (NOT nAS AND RW AND AUTO_CONFIG);

FDCPE_Dout12: FDCPE port map (Dout1(2),Dout1_D(2),clk,'0',NOT reset,Dout1_CE(2));
Dout1_D(2) <= ((NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6)));
Dout1_CE(2) <= (NOT nAS AND RW AND AUTO_CONFIG);

FDCPE_Dout13: FDCPE port map (Dout1(3),Dout1_D(3),clk,'0',NOT reset,Dout1_CE(3));
Dout1_D(3) <= ((NOT A(3) AND A(1) AND NOT A(5) AND A(4) AND NOT A(6))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6)));
Dout1_CE(3) <= (NOT nAS AND RW AND AUTO_CONFIG);

FDCPE_Dout20: FDCPE port map (Dout2(0),Dout2_D(0),clk,'0',NOT reset,Dout2_CE(0));
Dout2_D(0) <= ((A(3) AND A(1) AND NOT A(5) AND A(4) AND NOT A(6))
	OR (A(3) AND NOT A(5) AND A(4) AND NOT A(2) AND NOT A(6))
	OR (NOT A(3) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6))
	OR (A(1) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6)));
Dout2_CE(0) <= (NOT nAS AND RW AND AUTO_CONFIG);

FDCPE_Dout21: FDCPE port map (Dout2(1),Dout2_D(1),clk,'0',NOT reset,Dout2_CE(1));
Dout2_D(1) <= ((A(3) AND NOT A(1) AND NOT A(5) AND A(4) AND NOT A(6))
	OR (A(3) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(6))
	OR (NOT A(3) AND NOT A(1) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (NOT A(1) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6)));
Dout2_CE(1) <= (NOT nAS AND RW AND AUTO_CONFIG);

FDCPE_Dout22: FDCPE port map (Dout2(2),Dout2_D(2),clk,'0',NOT reset,Dout2_CE(2));
Dout2_D(2) <= ((A(3) AND NOT A(1) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND A(1) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6)));
Dout2_CE(2) <= (NOT nAS AND RW AND AUTO_CONFIG);

FDCPE_Dout23: FDCPE port map (Dout2(3),Dout2_D(3),clk,'0',NOT reset,Dout2_CE(3));
Dout2_D(3) <= ((NOT A(3) AND NOT A(1) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT A(3) AND A(1) AND NOT A(5) AND NOT A(2) AND NOT A(6))
	OR (NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6))
	OR (A(1) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (A(3) AND NOT A(1) AND NOT A(5) AND A(4) AND NOT A(2) AND NOT A(6)));
Dout2_CE(3) <= (NOT nAS AND RW AND AUTO_CONFIG);














IDE_A(0) <= A(9);


IDE_A(1) <= A(10);


IDE_A(2) <= A(11);

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);


IDE_CS(0) <= NOT A(12);


IDE_CS(1) <= NOT A(13);

FDCPE_IDE_DIR: FDCPE port map (IDE_DIR,IDE_DIR_D,clk,'0','0');
IDE_DIR_D <= ((NOT nAS AND NOT IDE_R AND IDE_SPACE)
	OR (NOT nAS AND RW AND IDE_ENABLE AND IDE_SPACE));

FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,clk,'0','0');
IDE_DSACK_D0_D <= (NOT nAS AND IDE_SPACE);

FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,clk,'0','0');
IDE_DSACK_D1_D <= (NOT nAS AND IDE_SPACE AND NOT IDE_DSACK_D0);

FDCPE_IDE_DSACK_D2: FDCPE port map (IDE_DSACK_D2,IDE_DSACK_D2_D,clk,'0','0');
IDE_DSACK_D2_D <= (NOT nAS AND IDE_SPACE AND NOT IDE_DSACK_D1);

FDCPE_IDE_DSACK_D3: FDCPE port map (IDE_DSACK_D3,IDE_DSACK_D3_D,clk,'0','0');
IDE_DSACK_D3_D <= (NOT nAS AND IDE_SPACE AND NOT IDE_DSACK_D2);

FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,'1',clk,NOT reset,'0',IDE_ENABLE_CE);
IDE_ENABLE_CE <= (NOT nAS AND NOT RW AND IDE_SPACE);

FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,clk,'0','0');
IDE_R_D <= ((NOT nAS AND NOT IDE_R AND IDE_SPACE)
	OR (NOT nAS AND RW AND IDE_ENABLE AND IDE_SPACE));

FDCPE_IDE_SPACE: FDCPE port map (IDE_SPACE,IDE_SPACE_D,ECS,'0','0');
IDE_SPACE_D <= ((A(27))
	OR (A(26))
	OR (A(25))
	OR (A(24))
	OR (SHUT_UP(1))
	OR (A(31))
	OR (A(30))
	OR (A(29))
	OR (A(28))
	OR (EXP16_.EXP)
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (EXP19_.EXP)
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18)));

FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0','0');
IDE_W_D <= ((NOT nAS AND NOT RW AND IDE_SPACE)
	OR (NOT nAS AND NOT IDE_W AND IDE_SPACE));


INT2 <= '1';


INT2_OBUF$BUF1/INT2_OBUF$BUF1_TRST__$INT <= (NOT AUTO_CONFIG AND NOT RAM2MB AND NOT RAM4MB AND NOT IDE_SPACE);


IO4 <= A(2);


IO5 <= A(3);


OE(0) <= NOT ((NOT nAS AND RW AND RAM2MB));


OE(1) <= NOT ((NOT nAS AND RW AND RAM4MB));

FDCPE_RAM2MB: FDCPE port map (RAM2MB,RAM2MB_D,ECS,'0','0');
RAM2MB_D <= ((NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
	NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
	A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
	A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0)));

FDCPE_RAM4MB: FDCPE port map (RAM4MB,RAM4MB_D,ECS,'0','0');
RAM4MB_D <= ((NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT SHUT_UP(0))
	OR (NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT SHUT_UP(0)));


ROM_EN <= '0';

FDCPE_ROM_OE: FDCPE port map (ROM_OE,ROM_OE_D,clk,'0','0');
ROM_OE_D <= ((NOT nAS AND NOT ROM_OE AND IDE_SPACE)
	OR (NOT nAS AND RW AND NOT IDE_ENABLE AND IDE_SPACE));


ROM_WE <= '1';

FDCPE_SHUT_UP0: FDCPE port map (SHUT_UP(0),'0',clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_CE(0) <= (NOT nDS AND NOT nAS AND NOT RW AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND 
	NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND AUTO_CONFIG);

FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),'0',clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_CE(1) <= (NOT nDS AND NOT nAS AND NOT RW AND AUTO_CONFIG_DONE(0) AND 
	NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(1) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND A(6) AND 
	AUTO_CONFIG);


STERM <= ((nAS)
	OR (NOT RAM2MB AND NOT RAM4MB));


WE(0) <= NOT ((NOT nAS AND NOT RW AND RAM2MB));


WE(1) <= NOT ((NOT nAS AND NOT RW AND RAM4MB));

FDCPE_nAS_D0: FDCPE port map (nAS_D0,nAS,clk,'0','0',reset);


nRAM_SEL <= (NOT AUTO_CONFIG AND NOT RAM2MB AND NOT RAM4MB AND NOT IDE_SPACE);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 nAS                              51 VCC                           
  2 IDE_DIR                          52 A<1>                          
  3 A<25>                            53 A<0>                          
  4 SIZ<1>                           54 A<5>                          
  5 VCC                              55 A<4>                          
  6 SIZ<0>                           56 A<3>                          
  7 ROM_WE                           57 VCC                           
  8 ROM_EN                           58 KPR                           
  9 nDS                              59 A<19>                         
 10 RW                               60 A<6>                          
 11 nRAM_SEL                         61 A<11>                         
 12 DSACK<1>                         62 GND                           
 13 DSACK<0>                         63 A<10>                         
 14 BYTE<0>                          64 A<9>                          
 15 BYTE<1>                          65 KPR                           
 16 ROM_OE                           66 A<13>                         
 17 BYTE<3>                          67 A<12>                         
 18 BYTE<2>                          68 A<16>                         
 19 KPR                              69 GND                           
 20 D<3>                             70 KPR                           
 21 GND                              71 A<17>                         
 22 clk                              72 A<20>                         
 23 ECS                              73 KPR                           
 24 KPR                              74 A<18>                         
 25 D<2>                             75 GND                           
 26 VCC                              76 A<23>                         
 27 KPR                              77 A<22>                         
 28 D<0>                             78 A<21>                         
 29 D<1>                             79 A<26>                         
 30 WE<0>                            80 KPR                           
 31 GND                              81 A<24>                         
 32 OE<0>                            82 A<29>                         
 33 WE<1>                            83 TDO                           
 34 OE<1>                            84 GND                           
 35 KPR                              85 A<27>                         
 36 KPR                              86 A<28>                         
 37 KPR                              87 A<31>                         
 38 VCC                              88 VCC                           
 39 IDE_WAIT                         89 A<30>                         
 40 IO4                              90 STERM                         
 41 IO5                              91 IDE_CS<0>                     
 42 INT2                             92 IDE_CS<1>                     
 43 KPR                              93 IDE_A<0>                      
 44 GND                              94 IDE_A<2>                      
 45 TDI                              95 IDE_A<1>                      
 46 KPR                              96 IDE_R                         
 47 TMS                              97 IDE_W                         
 48 TCK                              98 VCC                           
 49 CIIN                             99 reset                         
 50 A<2>                            100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
