
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007393                       # Number of seconds simulated (Second)
simTicks                                   7392938000                       # Number of ticks simulated (Tick)
finalTick                                  7392938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     39.72                       # Real time elapsed on the host (Second)
hostTickRate                                186109405                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682164                       # Number of bytes of host memory used (Byte)
simInsts                                     12551453                       # Number of instructions simulated (Count)
simOps                                       12937862                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   315968                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     325696                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         14785877                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        13522204                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      395                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13335842                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4399                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               584736                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            444714                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 135                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            14632988                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.911355                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.098190                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6334899     43.29%     43.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4935060     33.73%     77.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2460758     16.82%     93.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    536662      3.67%     97.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    171508      1.17%     98.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     76687      0.52%     99.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     55012      0.38%     99.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     29475      0.20%     99.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     32927      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              14632988                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   19398      0.15%      0.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 109037      0.85%      1.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                12724668     98.71%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23404      0.18%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14937      0.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        58113      0.44%      0.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9794090     73.44%     73.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1226228      9.19%     83.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1214552      9.11%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            2      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            2      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            2      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            9      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     92.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        14467      0.11%     92.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     92.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       129369      0.97%     93.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          129      0.00%     93.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     93.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14502      0.11%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       657108      4.93%     98.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       227267      1.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13335842                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.901931                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            12891476                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.966679                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 53531913                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                13768040                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        12908965                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   668634                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  339369                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          333655                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25892047                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      277158                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          13310992                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        645469                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     24850                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               58899                       # Number of nop insts executed (Count)
system.cpu.numRefs                             871164                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2767909                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       225695                       # Number of stores executed (Count)
system.cpu.numRate                           0.900250                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1638                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          152889                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12551453                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      12937862                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.178021                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.178021                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.848881                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.848881                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   17338914                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7893286                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     822525                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     6384936                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6379901                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   2377109                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      203                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         640418                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        233154                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9290                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13518                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2903564                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2828698                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16588                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1878126                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8059                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1874963                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998316                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17668                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 47                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6720                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1338                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5382                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          698                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          583182                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             260                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16259                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     14542231                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.893679                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.054214                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11131306     76.54%     76.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          762196      5.24%     81.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          657230      4.52%     86.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          593902      4.08%     90.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          387723      2.67%     93.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          116668      0.80%     93.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45075      0.31%     94.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           51999      0.36%     94.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          796132      5.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     14542231                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12609684                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               12996093                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      728295                       # Number of memory references committed (Count)
system.cpu.commit.loads                        532313                       # Number of loads committed (Count)
system.cpu.commit.amos                             98                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         106                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2716747                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           331463                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    11441749                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11073                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        57339      0.44%      0.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      9613821     73.97%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1225544      9.43%     83.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1213963      9.34%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            1      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            1      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            7      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        14160      0.11%     93.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     93.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       128672      0.99%     94.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          101      0.00%     94.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14186      0.11%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     94.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       532313      4.10%     98.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       195982      1.51%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     12996093                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        796132                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         684627                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            684627                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        684627                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           684627                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        92606                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           92606                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        92606                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          92606                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4856975985                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4856975985                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4856975985                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4856975985                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       777233                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        777233                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       777233                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       777233                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.119148                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.119148                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.119148                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.119148                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52447.746204                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52447.746204                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52447.746204                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52447.746204                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        93282                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          523                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2074                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.976856                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    43.583333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3423                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3423                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        50797                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         50797                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        50797                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        50797                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        41809                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        41809                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        41809                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        41809                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1446988201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1446988201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1446988201                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1446988201                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.053792                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.053792                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.053792                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.053792                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34609.490803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34609.490803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34609.490803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34609.490803                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  40790                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       494559                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          494559                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        86776                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         86776                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4518412500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4518412500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       581335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       581335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.149270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.149270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52069.840739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52069.840739                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47257                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47257                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        39519                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        39519                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1312556500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1312556500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.067980                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.067980                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 33213.302462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 33213.302462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           93                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              93                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       239500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       239500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           98                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           98                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.051020                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.051020                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        47900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        47900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       234500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       234500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.051020                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.051020                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        46900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        46900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       190068                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         190068                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5699                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5699                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    334387577                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    334387577                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       195767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       195767                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58674.781014                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58674.781014                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3540                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3540                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2159                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2159                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130386793                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130386793                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011028                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011028                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60392.215377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60392.215377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1018.929586                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               726534                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              41814                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.375377                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1018.929586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          566                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          363                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3151138                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3151138                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   737674                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12052797                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    385156                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1440633                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16728                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1846103                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   903                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               13723020                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3061                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2797026                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       13471178                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2903564                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1893969                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11813733                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35208                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  595                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3963                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2746288                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5702                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           14632988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.954556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.922443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10939065     74.76%     74.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   375210      2.56%     77.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   713960      4.88%     82.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   798395      5.46%     87.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   662086      4.52%     92.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   560639      3.83%     96.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   149383      1.02%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    52139      0.36%     97.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   382111      2.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             14632988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.196374                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.911084                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        2743359                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2743359                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2743359                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2743359                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2929                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2929                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2929                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2929                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    191913498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    191913498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    191913498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    191913498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2746288                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2746288                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2746288                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2746288                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65521.849778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65521.849778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65521.849778                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65521.849778                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          857                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      50.411765                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2034                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2034                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          638                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           638                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          638                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          638                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2291                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2291                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    151651499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    151651499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    151651499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    151651499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000834                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000834                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000834                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000834                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66194.456133                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66194.456133                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66194.456133                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66194.456133                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2034                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2743359                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2743359                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2929                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2929                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    191913498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    191913498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2746288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2746288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65521.849778                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65521.849778                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          638                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          638                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2291                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2291                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    151651499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    151651499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000834                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000834                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66194.456133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66194.456133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.468800                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2745649                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2290                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1198.973362                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.468800                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.997925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.997925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          129                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           10987442                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          10987442                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16728                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1276812                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   276461                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               13581498                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2838                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   640418                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  233154                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   389                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    157391                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26948                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8792                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9969                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18761                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 13252504                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                13242620                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   6211110                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  10656726                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.895626                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.582835                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24437                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  108105                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   43                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  75                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37172                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9292                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1983                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             532313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             18.894137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            54.662211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 453782     85.25%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2882      0.54%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                30886      5.80%     91.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1169      0.22%     91.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  855      0.16%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  257      0.05%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  179      0.03%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  131      0.02%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  138      0.03%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  339      0.06%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                719      0.14%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1310      0.25%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2046      0.38%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4377      0.82%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              15623      2.93%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1161      0.22%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1237      0.23%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3417      0.64%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                706      0.13%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2165      0.41%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4274      0.80%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                470      0.09%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                102      0.02%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 48      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 63      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 71      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                162      0.03%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                211      0.04%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                435      0.08%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                228      0.04%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2870      0.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               532313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16728                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1081094                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7864875                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          35593                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1161609                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4473089                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               13665100                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1535278                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2460438                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103048                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35946                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            17119733                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    27356510                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 17729200                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   450910                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              16450896                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   668837                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     398                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8652687                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         27320031                       # The number of ROB reads (Count)
system.cpu.rob.writes                        27250173                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12551453                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   12937862                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    57                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    499                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  28565                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     29064                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   499                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 28565                       # number of overall hits (Count)
system.l2.overallHits::total                    29064                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1792                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                13104                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   14896                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1792                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               13104                       # number of overall misses (Count)
system.l2.overallMisses::total                  14896                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       142832500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1079549000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1222381500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      142832500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1079549000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1222381500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2291                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              41669                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 43960                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2291                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             41669                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                43960                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.782191                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.314478                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.338854                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.782191                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.314478                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.338854                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79705.636161                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82383.165446                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82061.056660                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79705.636161                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82383.165446                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82061.056660                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1570                       # number of writebacks (Count)
system.l2.writebacks::total                      1570                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1792                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            13104                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               14896                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1792                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           13104                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              14896                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    124922500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    948509000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1073431500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    124922500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    948509000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1073431500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.782191                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.314478                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.338854                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.782191                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.314478                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.338854                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69711.216518                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72383.165446                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72061.727981                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69711.216518                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72383.165446                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72061.727981                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          11374                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          158                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            158                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2731500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2731500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18968.750000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18968.750000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             499                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                499                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1792                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1792                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    142832500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    142832500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2291                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2291                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.782191                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.782191                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79705.636161                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79705.636161                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1792                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1792                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    124922500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    124922500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.782191                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.782191                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69711.216518                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69711.216518                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                665                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   665                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1485                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1485                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    119654500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      119654500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2150                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2150                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.690698                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.690698                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80575.420875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80575.420875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1485                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1485                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    104804500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    104804500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.690698                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.690698                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70575.420875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70575.420875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          27900                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             27900                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11619                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11619                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    959894500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    959894500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        39519                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         39519                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.294010                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.294010                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82614.209484                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82614.209484                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        11619                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11619                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    843704500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    843704500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.294010                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.294010                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72614.209484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72614.209484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2030                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2030                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2030                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2030                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3423                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3423                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3423                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3423                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4041.510961                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        86622                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15471                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.598992                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     132.252836                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       534.434408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3374.823717                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.032288                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.130477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.823932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.986697                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  160                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  505                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   13                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3418                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     710871                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    710871                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1570.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1791.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     13077.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.012056460500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               32541                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1452                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       14895                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1570                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     14895                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1570                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 14895                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1570                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10578                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2880                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     162.758242                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    109.466019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    382.296405                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            58     63.74%     63.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           26     28.57%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            6      6.59%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      1.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.934066                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.902750                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.041390                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               49     53.85%     53.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      2.20%     56.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               37     40.66%     96.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      3.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  953280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               100480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              128944676.66305330                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              13591348.93326577                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7392854000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     449004.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       114624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       836928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        98624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 15504526.076101273298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 113206414.012940451503                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 13340298.538957042620                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1791                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        13104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1570                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     51199000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    409145750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 178384239250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28586.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31222.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 113620534.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       114624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       838656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         953280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       114624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       114624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       100480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       100480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1791                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           14895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1570                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1570                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       15504526                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      113440151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         128944677                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     15504526                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      15504526                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     13591349                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         13591349                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     13591349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      15504526                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     113440151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        142536026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                14868                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1541                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           96                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               181569750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              74340000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          460344750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12212.12                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30962.12                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               10569                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1170                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           75.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   224.940571                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   138.452189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   271.001236                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2099     45.03%     45.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1397     29.97%     75.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          359      7.70%     82.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          164      3.52%     86.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          131      2.81%     89.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           79      1.69%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           80      1.72%     92.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           63      1.35%     93.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          289      6.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                951552                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              98624                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              128.710940                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               13.340299                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        17628660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9347085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       52900260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4682340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 583293360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    729025440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2224972320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3621849465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   489.906647                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5777413500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    246740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1368784500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        15715140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8341410                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       53257260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3361680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 583293360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    659063640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2283887520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3606920010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   487.887226                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5931544750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    246740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1214653250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13410                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1570                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9336                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1485                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1485                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13410                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            144                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        40840                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   40840                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1053760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1053760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15039                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15039    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15039                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            36107500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           79482250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          25945                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        10906                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              41809                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         4993                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2034                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            47171                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2291                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         39519                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           145                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          145                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6615                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       124418                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 131033                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       276736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2885888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3162624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           11374                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    100480                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             55479                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.011392                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.106123                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   54847     98.86%     98.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     632      1.14%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               55479                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7392938000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           48921500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3436497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          62576000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         86929                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        42826                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             626                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          626                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
