Version 3.2 HI-TECH Software Intermediate Code
"33810 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f45k80.h
[s S1326 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1326 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"33820
[s S1327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1327 . TX9D2 TRMT2 BRGH2 SENDB2 SYNC2 TXEN2 TX92 CSRC2 ]
"33830
[s S1328 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S1328 . TXD82 . TX8_92 ]
"33809
[u S1325 `S1326 1 `S1327 1 `S1328 1 ]
[n S1325 . . . . ]
"33836
[v _TXSTA2bits `VS1325 ~T0 @X0 0 e@4026 ]
"29534
[v _SPBRG2 `Vuc ~T0 @X0 0 e@3963 ]
"31865
[s S1225 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1225 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"31875
[s S1226 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1226 . RX9D2 OERR2 FERR2 ADDEN2 CREN2 SREN2 RX92 SPEN2 ]
"31885
[s S1227 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S1227 . RCD82 . RC8_92 ]
"31890
[s S1228 :6 `uc 1 :1 `uc 1 ]
[n S1228 . . RC92 ]
"31864
[u S1224 `S1225 1 `S1226 1 `S1227 1 `S1228 1 ]
[n S1224 . . . . . ]
"31895
[v _RCSTA2bits `VS1224 ~T0 @X0 0 e@4006 ]
"30938
[s S1182 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1182 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"30937
[u S1181 `S1182 1 ]
[n S1181 . . ]
"30949
[v _TRISDbits `VS1181 ~T0 @X0 0 e@3989 ]
"40073
[v _RC2IF `Vb ~T0 @X0 0 e@32037 ]
"29515
[v _RCREG2 `Vuc ~T0 @X0 0 e@3962 ]
"29496
[v _TXREG2 `Vuc ~T0 @X0 0 e@3961 ]
"31271
[s S1197 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1197 . TMR1IE TMR2IE TMR1GIE SSPIE TX1IE RC1IE ADIE PSPIE ]
"31281
[s S1198 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1198 . . TXIE RCIE ]
"31270
[u S1196 `S1197 1 `S1198 1 ]
[n S1196 . . . ]
"31287
[v _PIE1bits `VS1196 ~T0 @X0 0 e@3997 ]
"34824
[s S1374 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1374 . SSPM CKP SSPEN SSPOV WCOL ]
"34831
[s S1375 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1375 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"34823
[u S1373 `S1374 1 `S1375 1 ]
[n S1373 . . . ]
"34838
[v _SSPCON1bits `VS1373 ~T0 @X0 0 e@4038 ]
"30877
[s S1180 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1180 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"30876
[u S1179 `S1180 1 ]
[n S1179 . . ]
"30888
[v _TRISCbits `VS1179 ~T0 @X0 0 e@3988 ]
"34893
[s S1377 :2 `uc 1 :1 `uc 1 ]
[n S1377 . . R_NOT_W ]
"34897
[s S1378 :5 `uc 1 :1 `uc 1 ]
[n S1378 . . D_NOT_A ]
"34901
[s S1379 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1379 . BF UA R_nW S P D_nA CKE SMP ]
"34911
[s S1380 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1380 . . R_W . D_A ]
"34917
[s S1381 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1381 . . nW . nA ]
"34923
[s S1382 :2 `uc 1 :1 `uc 1 ]
[n S1382 . . NOT_WRITE ]
"34927
[s S1383 :5 `uc 1 :1 `uc 1 ]
[n S1383 . . NOT_ADDRESS ]
"34931
[s S1384 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1384 . . nWRITE . nADDRESS ]
"34937
[s S1385 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1385 . . READ_WRITE . DATA_ADDRESS ]
"34943
[s S1386 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1386 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
"34950
[s S1387 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1387 . . RW START STOP DA ]
"34957
[s S1388 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1388 . . NOT_W . NOT_A ]
"34892
[u S1376 `S1377 1 `S1378 1 `S1379 1 `S1380 1 `S1381 1 `S1382 1 `S1383 1 `S1384 1 `S1385 1 `S1386 1 `S1387 1 `S1388 1 ]
[n S1376 . . . . . . . . . . . . . ]
"34964
[v _SSPSTATbits `VS1376 ~T0 @X0 0 e@4039 ]
"35187
[v _SSPBUF `Vuc ~T0 @X0 0 e@4041 ]
"30494
[s S1166 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1166 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"30504
[s S1167 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1167 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"30493
[u S1165 `S1166 1 `S1167 1 ]
[n S1165 . . . ]
"30515
[v _LATDbits `VS1165 ~T0 @X0 0 e@3980 ]
[v F15117 `(v ~T0 @X0 1 tf1`ul ]
"161 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18.h
[v __delay `JF15117 ~T0 @X0 0 e ]
[p i __delay ]
"8 CAN_library.h
[s S1578 `ul 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1578 . identifier data type length RTR ]
"28861 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f45k80.h
[v _CANCON `Vuc ~T0 @X0 0 e@3951 ]
"28757
[s S1085 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 ]
[n S1085 . EICODE0 EICODE1_ICODE0 EICODE2_ICODE1 EICODE3_ICODE2 EICODE4 OPMODE ]
"28765
[s S1086 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1086 . . EICODE1 EICODE2 EICODE3 . OPMODE0 OPMODE1 OPMODE2 ]
"28775
[s S1087 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1087 . . ICODE0 ICODE1 ICODE2 ]
"28756
[u S1084 `S1085 1 `S1086 1 `S1087 1 ]
[n S1084 . . . . ]
"28782
[v _CANSTATbits `VS1084 ~T0 @X0 0 e@3950 ]
"29090
[v _ECANCON `Vuc ~T0 @X0 0 e@3954 ]
"187
[v _BRGCON1 `Vuc ~T0 @X0 0 e@3651 ]
"262
[v _BRGCON2 `Vuc ~T0 @X0 0 e@3652 ]
"346
[v _BRGCON3 `Vuc ~T0 @X0 0 e@3653 ]
"28958
[s S1093 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1093 . CLKSEL . CANCAP ENDRHI TX2EN TX2SRC ]
"28957
[u S1092 `S1093 1 ]
[n S1092 . . ]
"28967
[v _CIOCONbits `VS1092 ~T0 @X0 0 e@3952 ]
"19120
[v _RXM0EIDH `Vuc ~T0 @X0 0 e@3834 ]
"19239
[v _RXM0EIDL `Vuc ~T0 @X0 0 e@3835 ]
"18895
[v _RXM0SIDH `Vuc ~T0 @X0 0 e@3832 ]
"19014
[v _RXM0SIDL `Vuc ~T0 @X0 0 e@3833 ]
"19583
[v _RXM1EIDH `Vuc ~T0 @X0 0 e@3838 ]
"19702
[v _RXM1EIDL `Vuc ~T0 @X0 0 e@3839 ]
"19358
[v _RXM1SIDH `Vuc ~T0 @X0 0 e@3836 ]
"19477
[v _RXM1SIDL `Vuc ~T0 @X0 0 e@3837 ]
"16342
[v _RXF0EIDH `Vuc ~T0 @X0 0 e@3810 ]
"16461
[v _RXF0EIDL `Vuc ~T0 @X0 0 e@3811 ]
"16117
[v _RXF0SIDH `Vuc ~T0 @X0 0 e@3808 ]
"16236
[v _RXF0SIDL `Vuc ~T0 @X0 0 e@3809 ]
"17268
[v _RXF2EIDH `Vuc ~T0 @X0 0 e@3818 ]
"17387
[v _RXF2EIDL `Vuc ~T0 @X0 0 e@3819 ]
"17043
[v _RXF2SIDH `Vuc ~T0 @X0 0 e@3816 ]
"17162
[v _RXF2SIDL `Vuc ~T0 @X0 0 e@3817 ]
"27436
[s S1035 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1035 . FILHIT0 JTOFF_FILHIT1 RB0DBEN_FILHIT2 RXRTRRO_FILHIT3 FILHIT4 RXM0_RTRRO RXM1 RXFUL ]
"27446
[s S1036 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1036 . . JTOFF RB0DBEN RXRTRRO . RTRRO ]
"27454
[s S1037 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1037 . . FILHIT1 FILHIT2 FILHIT3 . RXM0 ]
"27462
[s S1038 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1038 . RXB0FILHIT0 RXB0FILHIT1 RXB0FILHIT2 RXB0FILHIT3 RXB0FILHIT4 RXB0M0 RXB0M1 RXB0FUL ]
"27472
[s S1039 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1039 . . RXB0RTRR0 . RXB0RTRRO ]
"27435
[u S1034 `S1035 1 `S1036 1 `S1037 1 `S1038 1 `S1039 1 ]
[n S1034 . . . . . . ]
"27479
[v _RXB0CONbits `VS1034 ~T0 @X0 0 e@3936 ]
"24072
[s S892 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S892 . FILHIT0 FILHIT1 FILHIT2 RXRTRRO_FILHIT3 FILHIT4 RXM0_RTRRO RXM1 RXFUL ]
"24082
[s S893 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S893 . . RXRTRRO . RXM0 ]
"24088
[s S894 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S894 . . FILHIT3 . RTRRO ]
"24094
[s S895 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S895 . RXB1FILHIT0 RXB1FILHIT1 RXB1FILHIT2 RXB1FILHIT3 RXB1FILHIT4 RXB1M0 RXB1M1 RXB1FUL ]
"24104
[s S896 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S896 . . RXB1RTRR0 . RXB1RTRRO ]
"24071
[u S891 `S892 1 `S893 1 `S894 1 `S895 1 `S896 1 ]
[n S891 . . . . . . ]
"24111
[v _RXB1CONbits `VS891 ~T0 @X0 0 e@3888 ]
"29002
[s S1095 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1095 . EWARN RXWARN TXWARN RXBP TXBP TXBO RXB1OVFL RXB0OVFL ]
"29012
[s S1096 :7 `uc 1 :1 `uc 1 ]
[n S1096 . . NOT_FIFOEMPTY ]
"29016
[s S1097 :7 `uc 1 :1 `uc 1 ]
[n S1097 . . nFIFOEMPTY ]
"29020
[s S1098 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1098 . . RXBNOVFL FIFOEMPTY ]
"29001
[u S1094 `S1095 1 `S1096 1 `S1097 1 `S1098 1 ]
[n S1094 . . . . . ]
"29026
[v _COMSTATbits `VS1094 ~T0 @X0 0 e@3953 ]
"28199
[v _RXB0D0 `Vuc ~T0 @X0 0 e@3942 ]
"28092
[s S1057 :4 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1057 . DLC RB RXRTR ]
"28097
[s S1058 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1058 . DLC0 DLC1 DLC2 DLC3 RB0 RB1 ]
"28105
[s S1059 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1059 . RXB0DLC0 RXB0DLC1 RXB0DLC2 RXB0DLC3 RXB0RB0 RXB0RB1 RXB0RTR ]
"28091
[u S1056 `S1057 1 `S1058 1 `S1059 1 ]
[n S1056 . . . . ]
"28115
[v _RXB0DLCbits `VS1056 ~T0 @X0 0 e@3941 ]
"28086
[v _RXB0DLC `Vuc ~T0 @X0 0 e@3941 ]
"27738
[s S1045 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 ]
[n S1045 . EID . EXID SRR SID ]
"27745
[s S1046 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1046 . EID16 EID17 . SID0 SID1 SID2 ]
"27753
[s S1047 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1047 . RXB0EID16 RXB0EID17 . RXB0EXID RXB0SRR RXB0SID0 RXB0SID1 RXB0SID2 ]
"27737
[u S1044 `S1045 1 `S1046 1 `S1047 1 ]
[n S1044 . . . . ]
"27764
[v _RXB0SIDLbits `VS1044 ~T0 @X0 0 e@3938 ]
"27732
[v _RXB0SIDL `Vuc ~T0 @X0 0 e@3938 ]
"24811
[v _RXB1D0 `Vuc ~T0 @X0 0 e@3894 ]
"24704
[s S914 :4 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S914 . DLC RB RXRTR ]
"24709
[s S915 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S915 . DLC0 DLC1 DLC2 DLC3 RB0 RB1 ]
"24717
[s S916 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S916 . RXB1DLC0 RXB1DLC1 RXB1DLC2 RXB1DLC3 RXB1RB0 RXB1RB1 RXB1RTR ]
"24703
[u S913 `S914 1 `S915 1 `S916 1 ]
[n S913 . . . . ]
"24727
[v _RXB1DLCbits `VS913 ~T0 @X0 0 e@3893 ]
"24698
[v _RXB1DLC `Vuc ~T0 @X0 0 e@3893 ]
"24350
[s S902 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 ]
[n S902 . EID . EXID SRR SID ]
"24357
[s S903 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S903 . EDI16 EDI17 . SID0 SID1 SID2 ]
"24365
[s S904 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S904 . RXB1EID16 RXB1EID17 . RXB1EXID RXB1SRR RXB1SID0 RXB1SID1 RXB1SID2 ]
"24349
[u S901 `S902 1 `S903 1 `S904 1 ]
[n S901 . . . . ]
"24376
[v _RXB1SIDLbits `VS901 ~T0 @X0 0 e@3890 ]
"24344
[v _RXB1SIDL `Vuc ~T0 @X0 0 e@3890 ]
"25808
[v _CCPR4L `Vuc ~T0 @X0 0 e@3915 ]
"25930
[v _CCPR3L `Vuc ~T0 @X0 0 e@3918 ]
"32218
[v _PR4 `Vuc ~T0 @X0 0 e@4009 ]
"30095
[v _T4CON `Vuc ~T0 @X0 0 e@3976 ]
"31030
[s S1186 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1186 . C1TSEL C2TSEL C3TSEL C4TSEL C5TSEL ]
"31029
[u S1185 `S1186 1 ]
[n S1185 . . ]
"31038
[v _CCPTMRSbits `VS1185 ~T0 @X0 0 e@3993 ]
"25724
[v _CCP4CON `Vuc ~T0 @X0 0 e@3914 ]
"25846
[v _CCP3CON `Vuc ~T0 @X0 0 e@3917 ]
"30076
[v _TMR4 `Vuc ~T0 @X0 0 e@3975 ]
"30383
[s S1163 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1163 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"30393
[s S1164 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1164 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"30382
[u S1162 `S1163 1 `S1164 1 ]
[n S1162 . . . ]
"30404
[v _LATCbits `VS1162 ~T0 @X0 0 e@3979 ]
"30605
[s S1169 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1169 . LATE0 LATE1 LATE2 ]
"30610
[s S1170 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1170 . LE0 LE1 LE2 ]
"30604
[u S1168 `S1169 1 `S1170 1 ]
[n S1168 . . . ]
"30616
[v _LATEbits `VS1168 ~T0 @X0 0 e@3981 ]
"30272
[s S1160 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1160 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"30282
[s S1161 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1161 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"30271
[u S1159 `S1160 1 `S1161 1 ]
[n S1159 . . . ]
"30293
[v _LATBbits `VS1159 ~T0 @X0 0 e@3978 ]
"34556
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"34453
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"34389
[s S1351 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1351 . ADCS ACQT . ADFM ]
"34395
[s S1352 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1352 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
"34388
[u S1350 `S1351 1 `S1352 1 ]
[n S1350 . . . ]
"34404
[v _ADCON2bits `VS1350 ~T0 @X0 0 e@4032 ]
"26795
[s S1014 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1014 . ANSEL0 ANSEL1 ANSEL2 ANSEL3 ANSEL4 ANSEL5 ANSEL6 ANSEL7 ]
"26805
[s S1015 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1015 . PCFG0 PCFG1 PCFG2 PCFG3 PCFG4 PCFG5 PCFG6 PCFG7 ]
"26794
[u S1013 `S1014 1 `S1015 1 ]
[n S1013 . . . ]
"26816
[v _ANCON0bits `VS1013 ~T0 @X0 0 e@3933 ]
"34562
[s S1358 :1 `uc 1 :1 `uc 1 ]
[n S1358 . . GO_NOT_DONE ]
"34566
[s S1359 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S1359 . ADON GO_nDONE CHS ]
"34571
[s S1360 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1360 . . DONE CHS0 CHS1 CHS2 CHS3 CHS4 ]
"34580
[s S1361 :1 `uc 1 :1 `uc 1 ]
[n S1361 . . GO ]
"34584
[s S1362 :1 `uc 1 :1 `uc 1 ]
[n S1362 . . NOT_DONE ]
"34588
[s S1363 :1 `uc 1 :1 `uc 1 ]
[n S1363 . . nDONE ]
"34592
[s S1364 :1 `uc 1 :1 `uc 1 ]
[n S1364 . . GODONE ]
"34596
[s S1365 :1 `uc 1 :1 `uc 1 ]
[n S1365 . . GO_DONE ]
"34561
[u S1357 `S1358 1 `S1359 1 `S1360 1 `S1361 1 `S1362 1 `S1363 1 `S1364 1 `S1365 1 ]
[n S1357 . . . . . . . . . ]
"34601
[v _ADCON0bits `VS1357 ~T0 @X0 0 e@4034 ]
"37375
[v _ADIF `Vb ~T0 @X0 0 e@31990 ]
"39531
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
"37373
[v _ADIE `Vb ~T0 @X0 0 e@31982 ]
"34705
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"34686
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"29675
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"29753
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"29823
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"29908
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"29978
[v _PORTE `Vuc ~T0 @X0 0 e@3972 ]
"36764
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"36672
[v _INTCON2 `Vuc ~T0 @X0 0 e@4081 ]
"36561
[v _INTCON3 `Vuc ~T0 @X0 0 e@4080 ]
"31341
[v _PIR1 `Vuc ~T0 @X0 0 e@3998 ]
"35565
[v _RCON `Vuc ~T0 @X0 0 e@4048 ]
"30754
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"30810
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"30871
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"30932
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"30993
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"36567
[s S1497 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1497 . INT1IF INT2IF INT3IF INT1IE INT2IE INT3IE INT1IP INT2IP ]
"36577
[s S1498 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1498 . INT1F INT2F INT3F INT1E INT2E INT3E INT1P INT2P ]
"36566
[u S1496 `S1497 1 `S1498 1 ]
[n S1496 . . . ]
"36588
[v _INTCON3bits `VS1496 ~T0 @X0 0 e@4080 ]
"26789
[v _ANCON0 `Vuc ~T0 @X0 0 e@3933 ]
"26690
[v _ANCON1 `Vuc ~T0 @X0 0 e@3932 ]
"32149
[v _HLVDCON `Vuc ~T0 @X0 0 e@4008 ]
"42189
[v _TRISE0 `Vb ~T0 @X0 0 e@31920 ]
"42191
[v _TRISE1 `Vb ~T0 @X0 0 e@31921 ]
"30171
[s S1157 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1157 . LATA0 LATA1 LATA2 LATA3 . LATA5 LATA6 LATA7 ]
"30181
[s S1158 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1158 . LA0 LA1 LA2 LA3 . LA5 LA6 LA7 ]
"30170
[u S1156 `S1157 1 `S1158 1 ]
[n S1156 . . . ]
"30192
[v _LATAbits `VS1156 ~T0 @X0 0 e@3977 ]
[p mainexit ]
"31347
[s S1200 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1200 . TMR1IF TMR2IF TMR1GIF SSPIF TX1IF RC1IF ADIF PSPIF ]
"31357
[s S1201 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1201 . . TXIF RCIF ]
"31346
[u S1199 `S1200 1 `S1201 1 ]
[n S1199 . . . ]
"31363
[v _PIR1bits `VS1199 ~T0 @X0 0 e@3998 ]
"39983
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"30101
[s S1154 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1154 . T4CKPS TMR4ON T4OUTPS ]
"30106
[s S1155 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1155 . T4CKPS0 T4CKPS1 . T4OUTPS0 T4OUTPS1 T4OUTPS2 T4OUTPS3 ]
"30100
[u S1153 `S1154 1 `S1155 1 ]
[n S1153 . . . ]
"30116
[v _T4CONbits `VS1153 ~T0 @X0 0 e@3976 ]
"29829
[s S1140 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1140 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"29839
[s S1141 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1141 . . CCP2 PA1 ]
"29844
[s S1142 :1 `uc 1 :1 `uc 1 ]
[n S1142 . . PA2 ]
"29828
[u S1139 `S1140 1 `S1141 1 `S1142 1 ]
[n S1139 . . . . ]
"29849
[v _PORTCbits `VS1139 ~T0 @X0 0 e@3970 ]
"29914
[s S1144 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1144 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"29924
[s S1145 :7 `uc 1 :1 `uc 1 ]
[n S1145 . . SS2 ]
"29913
[u S1143 `S1144 1 `S1145 1 ]
[n S1143 . . . ]
"29929
[v _PORTDbits `VS1143 ~T0 @X0 0 e@3971 ]
"29984
[s S1147 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1147 . RE0 RE1 RE2 RE3 ]
"29990
[s S1148 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1148 . PD2 PC2 CCP10 CCP9E ]
"29996
[s S1149 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1149 . RDE WRE CS PC3E ]
"30002
[s S1150 :2 `uc 1 :1 `uc 1 ]
[n S1150 . . PB2 ]
"29983
[u S1146 `S1147 1 `S1148 1 `S1149 1 `S1150 1 ]
[n S1146 . . . . . ]
"30007
[v _PORTEbits `VS1146 ~T0 @X0 0 e@3972 ]
"29759
[s S1137 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1137 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"29769
[s S1138 :3 `uc 1 :1 `uc 1 ]
[n S1138 . . CCP2_PA2 ]
"29758
[u S1136 `S1137 1 `S1138 1 ]
[n S1136 . . . ]
"29774
[v _PORTBbits `VS1136 ~T0 @X0 0 e@3969 ]
"6 nRF24L01_CAN_RX.c
[p x RETEN=OFF ]
"7
[p x INTOSCSEL=HIGH ]
"8
[p x SOSCSEL=DIG ]
"9
[p x XINST=OFF ]
"12
[p x FOSC=HS1 ]
"13
[p x PLLCFG=OFF ]
"14
[p x FCMEN=OFF ]
"15
[p x IESO=OFF ]
"18
[p x PWRTEN=OFF ]
"19
[p x BOREN=SBORDIS ]
"20
[p x BORV=3 ]
"21
[p x BORPWR=ZPBORMV ]
"24
[p x WDTEN=SWDTDIS ]
"25
[p x WDTPS=1048576 ]
"28
[p x CANMX=PORTB ]
"29
[p x MSSPMSK=MSK7 ]
"30
[p x MCLRE=ON ]
"33
[p x STVREN=ON ]
"34
[p x BBSIZ=BB2K ]
"37
[p x CP0=OFF ]
"38
[p x CP1=OFF ]
"39
[p x CP2=OFF ]
"40
[p x CP3=OFF ]
"43
[p x CPB=OFF ]
"44
[p x CPD=OFF ]
"47
[p x WRT0=OFF ]
"48
[p x WRT1=OFF ]
"49
[p x WRT2=OFF ]
"50
[p x WRT3=OFF ]
"53
[p x WRTC=OFF ]
"54
[p x WRTB=OFF ]
"55
[p x WRTD=OFF ]
"58
[p x EBTR0=OFF ]
"59
[p x EBTR1=OFF ]
"60
[p x EBTR2=OFF ]
"61
[p x EBTR3=OFF ]
"64
[p x EBTRB=OFF ]
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f45k80.h: 49: extern volatile unsigned char RXERRCNT @ 0xE41;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic18f45k80.h
[; ;pic18f45k80.h: 51: asm("RXERRCNT equ 0E41h");
[; <" RXERRCNT equ 0E41h ;# ">
[; ;pic18f45k80.h: 54: typedef union {
[; ;pic18f45k80.h: 55: struct {
[; ;pic18f45k80.h: 56: unsigned REC :8;
[; ;pic18f45k80.h: 57: };
[; ;pic18f45k80.h: 58: struct {
[; ;pic18f45k80.h: 59: unsigned REC0 :1;
[; ;pic18f45k80.h: 60: unsigned REC1 :1;
[; ;pic18f45k80.h: 61: unsigned REC2 :1;
[; ;pic18f45k80.h: 62: unsigned REC3 :1;
[; ;pic18f45k80.h: 63: unsigned REC4 :1;
[; ;pic18f45k80.h: 64: unsigned REC5 :1;
[; ;pic18f45k80.h: 65: unsigned REC6 :1;
[; ;pic18f45k80.h: 66: unsigned REC7 :1;
[; ;pic18f45k80.h: 67: };
[; ;pic18f45k80.h: 68: } RXERRCNTbits_t;
[; ;pic18f45k80.h: 69: extern volatile RXERRCNTbits_t RXERRCNTbits @ 0xE41;
[; ;pic18f45k80.h: 118: extern volatile unsigned char TXERRCNT @ 0xE42;
"120
[; ;pic18f45k80.h: 120: asm("TXERRCNT equ 0E42h");
[; <" TXERRCNT equ 0E42h ;# ">
[; ;pic18f45k80.h: 123: typedef union {
[; ;pic18f45k80.h: 124: struct {
[; ;pic18f45k80.h: 125: unsigned TEC :8;
[; ;pic18f45k80.h: 126: };
[; ;pic18f45k80.h: 127: struct {
[; ;pic18f45k80.h: 128: unsigned TEC0 :1;
[; ;pic18f45k80.h: 129: unsigned TEC1 :1;
[; ;pic18f45k80.h: 130: unsigned TEC2 :1;
[; ;pic18f45k80.h: 131: unsigned TEC3 :1;
[; ;pic18f45k80.h: 132: unsigned TEC4 :1;
[; ;pic18f45k80.h: 133: unsigned TEC5 :1;
[; ;pic18f45k80.h: 134: unsigned TEC6 :1;
[; ;pic18f45k80.h: 135: unsigned TEC7 :1;
[; ;pic18f45k80.h: 136: };
[; ;pic18f45k80.h: 137: } TXERRCNTbits_t;
[; ;pic18f45k80.h: 138: extern volatile TXERRCNTbits_t TXERRCNTbits @ 0xE42;
[; ;pic18f45k80.h: 187: extern volatile unsigned char BRGCON1 @ 0xE43;
"189
[; ;pic18f45k80.h: 189: asm("BRGCON1 equ 0E43h");
[; <" BRGCON1 equ 0E43h ;# ">
[; ;pic18f45k80.h: 192: typedef union {
[; ;pic18f45k80.h: 193: struct {
[; ;pic18f45k80.h: 194: unsigned BRP :6;
[; ;pic18f45k80.h: 195: unsigned SJW :2;
[; ;pic18f45k80.h: 196: };
[; ;pic18f45k80.h: 197: struct {
[; ;pic18f45k80.h: 198: unsigned BRP0 :1;
[; ;pic18f45k80.h: 199: unsigned BRP1 :1;
[; ;pic18f45k80.h: 200: unsigned BRP2 :1;
[; ;pic18f45k80.h: 201: unsigned BRP3 :1;
[; ;pic18f45k80.h: 202: unsigned BRP4 :1;
[; ;pic18f45k80.h: 203: unsigned BRP5 :1;
[; ;pic18f45k80.h: 204: unsigned SJW0 :1;
[; ;pic18f45k80.h: 205: unsigned SJW1 :1;
[; ;pic18f45k80.h: 206: };
[; ;pic18f45k80.h: 207: } BRGCON1bits_t;
[; ;pic18f45k80.h: 208: extern volatile BRGCON1bits_t BRGCON1bits @ 0xE43;
[; ;pic18f45k80.h: 262: extern volatile unsigned char BRGCON2 @ 0xE44;
"264
[; ;pic18f45k80.h: 264: asm("BRGCON2 equ 0E44h");
[; <" BRGCON2 equ 0E44h ;# ">
[; ;pic18f45k80.h: 267: typedef union {
[; ;pic18f45k80.h: 268: struct {
[; ;pic18f45k80.h: 269: unsigned PRSEG :3;
[; ;pic18f45k80.h: 270: unsigned SEG1PH :3;
[; ;pic18f45k80.h: 271: unsigned SAM :1;
[; ;pic18f45k80.h: 272: unsigned SEG2PHTS :1;
[; ;pic18f45k80.h: 273: };
[; ;pic18f45k80.h: 274: struct {
[; ;pic18f45k80.h: 275: unsigned PRSEG0 :1;
[; ;pic18f45k80.h: 276: unsigned PRSEG1 :1;
[; ;pic18f45k80.h: 277: unsigned PRSEG2 :1;
[; ;pic18f45k80.h: 278: unsigned SEG1PH0 :1;
[; ;pic18f45k80.h: 279: unsigned SEG1PH1 :1;
[; ;pic18f45k80.h: 280: unsigned SEG1PH2 :1;
[; ;pic18f45k80.h: 281: };
[; ;pic18f45k80.h: 282: struct {
[; ;pic18f45k80.h: 283: unsigned :7;
[; ;pic18f45k80.h: 284: unsigned SEG2PHT :1;
[; ;pic18f45k80.h: 285: };
[; ;pic18f45k80.h: 286: } BRGCON2bits_t;
[; ;pic18f45k80.h: 287: extern volatile BRGCON2bits_t BRGCON2bits @ 0xE44;
[; ;pic18f45k80.h: 346: extern volatile unsigned char BRGCON3 @ 0xE45;
"348
[; ;pic18f45k80.h: 348: asm("BRGCON3 equ 0E45h");
[; <" BRGCON3 equ 0E45h ;# ">
[; ;pic18f45k80.h: 351: typedef union {
[; ;pic18f45k80.h: 352: struct {
[; ;pic18f45k80.h: 353: unsigned SEG2PH :3;
[; ;pic18f45k80.h: 354: unsigned :3;
[; ;pic18f45k80.h: 355: unsigned WAKFIL :1;
[; ;pic18f45k80.h: 356: unsigned WAKDIS :1;
[; ;pic18f45k80.h: 357: };
[; ;pic18f45k80.h: 358: struct {
[; ;pic18f45k80.h: 359: unsigned SEG2PH0 :1;
[; ;pic18f45k80.h: 360: unsigned SEG2PH1 :1;
[; ;pic18f45k80.h: 361: unsigned SEG2PH2 :1;
[; ;pic18f45k80.h: 362: };
[; ;pic18f45k80.h: 363: } BRGCON3bits_t;
[; ;pic18f45k80.h: 364: extern volatile BRGCON3bits_t BRGCON3bits @ 0xE45;
[; ;pic18f45k80.h: 398: extern volatile unsigned char RXFCON0 @ 0xE46;
"400
[; ;pic18f45k80.h: 400: asm("RXFCON0 equ 0E46h");
[; <" RXFCON0 equ 0E46h ;# ">
[; ;pic18f45k80.h: 403: typedef union {
[; ;pic18f45k80.h: 404: struct {
[; ;pic18f45k80.h: 405: unsigned RXF0EN :1;
[; ;pic18f45k80.h: 406: unsigned RXF1EN :1;
[; ;pic18f45k80.h: 407: unsigned RXF2EN :1;
[; ;pic18f45k80.h: 408: unsigned RXF3EN :1;
[; ;pic18f45k80.h: 409: unsigned RXF4EN :1;
[; ;pic18f45k80.h: 410: unsigned RXF5EN :1;
[; ;pic18f45k80.h: 411: unsigned RXF6EN :1;
[; ;pic18f45k80.h: 412: unsigned RXF7EN :1;
[; ;pic18f45k80.h: 413: };
[; ;pic18f45k80.h: 414: } RXFCON0bits_t;
[; ;pic18f45k80.h: 415: extern volatile RXFCON0bits_t RXFCON0bits @ 0xE46;
[; ;pic18f45k80.h: 459: extern volatile unsigned char RXFCON1 @ 0xE47;
"461
[; ;pic18f45k80.h: 461: asm("RXFCON1 equ 0E47h");
[; <" RXFCON1 equ 0E47h ;# ">
[; ;pic18f45k80.h: 464: typedef union {
[; ;pic18f45k80.h: 465: struct {
[; ;pic18f45k80.h: 466: unsigned RXF8EN :1;
[; ;pic18f45k80.h: 467: unsigned RXF9EN :1;
[; ;pic18f45k80.h: 468: unsigned RXF10EN :1;
[; ;pic18f45k80.h: 469: unsigned RXF11EN :1;
[; ;pic18f45k80.h: 470: unsigned RXF12EN :1;
[; ;pic18f45k80.h: 471: unsigned RXF13EN :1;
[; ;pic18f45k80.h: 472: unsigned RXF14EN :1;
[; ;pic18f45k80.h: 473: unsigned RXF15EN :1;
[; ;pic18f45k80.h: 474: };
[; ;pic18f45k80.h: 475: } RXFCON1bits_t;
[; ;pic18f45k80.h: 476: extern volatile RXFCON1bits_t RXFCON1bits @ 0xE47;
[; ;pic18f45k80.h: 520: extern volatile unsigned char RXF6SIDH @ 0xE48;
"522
[; ;pic18f45k80.h: 522: asm("RXF6SIDH equ 0E48h");
[; <" RXF6SIDH equ 0E48h ;# ">
[; ;pic18f45k80.h: 525: typedef union {
[; ;pic18f45k80.h: 526: struct {
[; ;pic18f45k80.h: 527: unsigned SID :8;
[; ;pic18f45k80.h: 528: };
[; ;pic18f45k80.h: 529: struct {
[; ;pic18f45k80.h: 530: unsigned SID3 :1;
[; ;pic18f45k80.h: 531: unsigned SID4 :1;
[; ;pic18f45k80.h: 532: unsigned SID5 :1;
[; ;pic18f45k80.h: 533: unsigned SID6 :1;
[; ;pic18f45k80.h: 534: unsigned SID7 :1;
[; ;pic18f45k80.h: 535: unsigned SID8 :1;
[; ;pic18f45k80.h: 536: unsigned SID9 :1;
[; ;pic18f45k80.h: 537: unsigned SID10 :1;
[; ;pic18f45k80.h: 538: };
[; ;pic18f45k80.h: 539: struct {
[; ;pic18f45k80.h: 540: unsigned RXF6SID3 :1;
[; ;pic18f45k80.h: 541: unsigned RXF6SID4 :1;
[; ;pic18f45k80.h: 542: unsigned RXF6SID5 :1;
[; ;pic18f45k80.h: 543: unsigned RXF6SID6 :1;
[; ;pic18f45k80.h: 544: unsigned RXF6SID7 :1;
[; ;pic18f45k80.h: 545: unsigned RXF6SID8 :1;
[; ;pic18f45k80.h: 546: unsigned RXF6SID9 :1;
[; ;pic18f45k80.h: 547: unsigned RXF6SID10 :1;
[; ;pic18f45k80.h: 548: };
[; ;pic18f45k80.h: 549: } RXF6SIDHbits_t;
[; ;pic18f45k80.h: 550: extern volatile RXF6SIDHbits_t RXF6SIDHbits @ 0xE48;
[; ;pic18f45k80.h: 639: extern volatile unsigned char RXF6SIDL @ 0xE49;
"641
[; ;pic18f45k80.h: 641: asm("RXF6SIDL equ 0E49h");
[; <" RXF6SIDL equ 0E49h ;# ">
[; ;pic18f45k80.h: 644: typedef union {
[; ;pic18f45k80.h: 645: struct {
[; ;pic18f45k80.h: 646: unsigned EID :2;
[; ;pic18f45k80.h: 647: unsigned :1;
[; ;pic18f45k80.h: 648: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 649: unsigned :1;
[; ;pic18f45k80.h: 650: unsigned SID :3;
[; ;pic18f45k80.h: 651: };
[; ;pic18f45k80.h: 652: struct {
[; ;pic18f45k80.h: 653: unsigned EID16 :1;
[; ;pic18f45k80.h: 654: unsigned EID17 :1;
[; ;pic18f45k80.h: 655: unsigned :3;
[; ;pic18f45k80.h: 656: unsigned SID0 :1;
[; ;pic18f45k80.h: 657: unsigned SID1 :1;
[; ;pic18f45k80.h: 658: unsigned SID2 :1;
[; ;pic18f45k80.h: 659: };
[; ;pic18f45k80.h: 660: struct {
[; ;pic18f45k80.h: 661: unsigned RXF6EID16 :1;
[; ;pic18f45k80.h: 662: unsigned RXF6EID17 :1;
[; ;pic18f45k80.h: 663: unsigned :1;
[; ;pic18f45k80.h: 664: unsigned RXF6EXIDEN :1;
[; ;pic18f45k80.h: 665: unsigned :1;
[; ;pic18f45k80.h: 666: unsigned RXF6SID0 :1;
[; ;pic18f45k80.h: 667: unsigned RXF6SID1 :1;
[; ;pic18f45k80.h: 668: unsigned RXF6SID2 :1;
[; ;pic18f45k80.h: 669: };
[; ;pic18f45k80.h: 670: } RXF6SIDLbits_t;
[; ;pic18f45k80.h: 671: extern volatile RXF6SIDLbits_t RXF6SIDLbits @ 0xE49;
[; ;pic18f45k80.h: 745: extern volatile unsigned char RXF6EIDH @ 0xE4A;
"747
[; ;pic18f45k80.h: 747: asm("RXF6EIDH equ 0E4Ah");
[; <" RXF6EIDH equ 0E4Ah ;# ">
[; ;pic18f45k80.h: 750: typedef union {
[; ;pic18f45k80.h: 751: struct {
[; ;pic18f45k80.h: 752: unsigned EID :8;
[; ;pic18f45k80.h: 753: };
[; ;pic18f45k80.h: 754: struct {
[; ;pic18f45k80.h: 755: unsigned EID8 :1;
[; ;pic18f45k80.h: 756: unsigned EID9 :1;
[; ;pic18f45k80.h: 757: unsigned EID10 :1;
[; ;pic18f45k80.h: 758: unsigned EID11 :1;
[; ;pic18f45k80.h: 759: unsigned EID12 :1;
[; ;pic18f45k80.h: 760: unsigned EID13 :1;
[; ;pic18f45k80.h: 761: unsigned EID14 :1;
[; ;pic18f45k80.h: 762: unsigned EID15 :1;
[; ;pic18f45k80.h: 763: };
[; ;pic18f45k80.h: 764: struct {
[; ;pic18f45k80.h: 765: unsigned RXF6EID8 :1;
[; ;pic18f45k80.h: 766: unsigned RXF6EID9 :1;
[; ;pic18f45k80.h: 767: unsigned RXF6EID10 :1;
[; ;pic18f45k80.h: 768: unsigned RXF6EID11 :1;
[; ;pic18f45k80.h: 769: unsigned RXF6EID12 :1;
[; ;pic18f45k80.h: 770: unsigned RXF6EID13 :1;
[; ;pic18f45k80.h: 771: unsigned RXF6EID14 :1;
[; ;pic18f45k80.h: 772: unsigned RXF6EID15 :1;
[; ;pic18f45k80.h: 773: };
[; ;pic18f45k80.h: 774: } RXF6EIDHbits_t;
[; ;pic18f45k80.h: 775: extern volatile RXF6EIDHbits_t RXF6EIDHbits @ 0xE4A;
[; ;pic18f45k80.h: 864: extern volatile unsigned char RXF6EIDL @ 0xE4B;
"866
[; ;pic18f45k80.h: 866: asm("RXF6EIDL equ 0E4Bh");
[; <" RXF6EIDL equ 0E4Bh ;# ">
[; ;pic18f45k80.h: 869: typedef union {
[; ;pic18f45k80.h: 870: struct {
[; ;pic18f45k80.h: 871: unsigned EID :8;
[; ;pic18f45k80.h: 872: };
[; ;pic18f45k80.h: 873: struct {
[; ;pic18f45k80.h: 874: unsigned EID0 :1;
[; ;pic18f45k80.h: 875: unsigned EID1 :1;
[; ;pic18f45k80.h: 876: unsigned EID2 :1;
[; ;pic18f45k80.h: 877: unsigned EID3 :1;
[; ;pic18f45k80.h: 878: unsigned EID4 :1;
[; ;pic18f45k80.h: 879: unsigned EID5 :1;
[; ;pic18f45k80.h: 880: unsigned EID6 :1;
[; ;pic18f45k80.h: 881: unsigned EID7 :1;
[; ;pic18f45k80.h: 882: };
[; ;pic18f45k80.h: 883: struct {
[; ;pic18f45k80.h: 884: unsigned RXF6EID0 :1;
[; ;pic18f45k80.h: 885: unsigned RXF6EID1 :1;
[; ;pic18f45k80.h: 886: unsigned RXF6EID2 :1;
[; ;pic18f45k80.h: 887: unsigned RXF6EID3 :1;
[; ;pic18f45k80.h: 888: unsigned RXF6EID4 :1;
[; ;pic18f45k80.h: 889: unsigned RXF6EID5 :1;
[; ;pic18f45k80.h: 890: unsigned RXF6EID6 :1;
[; ;pic18f45k80.h: 891: unsigned RXF6EID7 :1;
[; ;pic18f45k80.h: 892: };
[; ;pic18f45k80.h: 893: } RXF6EIDLbits_t;
[; ;pic18f45k80.h: 894: extern volatile RXF6EIDLbits_t RXF6EIDLbits @ 0xE4B;
[; ;pic18f45k80.h: 983: extern volatile unsigned char RXF7SIDH @ 0xE4C;
"985
[; ;pic18f45k80.h: 985: asm("RXF7SIDH equ 0E4Ch");
[; <" RXF7SIDH equ 0E4Ch ;# ">
[; ;pic18f45k80.h: 988: typedef union {
[; ;pic18f45k80.h: 989: struct {
[; ;pic18f45k80.h: 990: unsigned SID :8;
[; ;pic18f45k80.h: 991: };
[; ;pic18f45k80.h: 992: struct {
[; ;pic18f45k80.h: 993: unsigned SID3 :1;
[; ;pic18f45k80.h: 994: unsigned SID4 :1;
[; ;pic18f45k80.h: 995: unsigned SID5 :1;
[; ;pic18f45k80.h: 996: unsigned SID6 :1;
[; ;pic18f45k80.h: 997: unsigned SID7 :1;
[; ;pic18f45k80.h: 998: unsigned SID8 :1;
[; ;pic18f45k80.h: 999: unsigned SID9 :1;
[; ;pic18f45k80.h: 1000: unsigned SID10 :1;
[; ;pic18f45k80.h: 1001: };
[; ;pic18f45k80.h: 1002: struct {
[; ;pic18f45k80.h: 1003: unsigned RXF7SID3 :1;
[; ;pic18f45k80.h: 1004: unsigned RXF7SID4 :1;
[; ;pic18f45k80.h: 1005: unsigned RXF7SID5 :1;
[; ;pic18f45k80.h: 1006: unsigned RXF7SID6 :1;
[; ;pic18f45k80.h: 1007: unsigned RXF7SID7 :1;
[; ;pic18f45k80.h: 1008: unsigned RXF7SID8 :1;
[; ;pic18f45k80.h: 1009: unsigned RXF7SID9 :1;
[; ;pic18f45k80.h: 1010: unsigned RXF7SID10 :1;
[; ;pic18f45k80.h: 1011: };
[; ;pic18f45k80.h: 1012: } RXF7SIDHbits_t;
[; ;pic18f45k80.h: 1013: extern volatile RXF7SIDHbits_t RXF7SIDHbits @ 0xE4C;
[; ;pic18f45k80.h: 1102: extern volatile unsigned char RXF7SIDL @ 0xE4D;
"1104
[; ;pic18f45k80.h: 1104: asm("RXF7SIDL equ 0E4Dh");
[; <" RXF7SIDL equ 0E4Dh ;# ">
[; ;pic18f45k80.h: 1107: typedef union {
[; ;pic18f45k80.h: 1108: struct {
[; ;pic18f45k80.h: 1109: unsigned EID :2;
[; ;pic18f45k80.h: 1110: unsigned :1;
[; ;pic18f45k80.h: 1111: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 1112: unsigned :1;
[; ;pic18f45k80.h: 1113: unsigned SID :3;
[; ;pic18f45k80.h: 1114: };
[; ;pic18f45k80.h: 1115: struct {
[; ;pic18f45k80.h: 1116: unsigned EID16 :1;
[; ;pic18f45k80.h: 1117: unsigned EID17 :1;
[; ;pic18f45k80.h: 1118: unsigned :3;
[; ;pic18f45k80.h: 1119: unsigned SID0 :1;
[; ;pic18f45k80.h: 1120: unsigned SID1 :1;
[; ;pic18f45k80.h: 1121: unsigned SID2 :1;
[; ;pic18f45k80.h: 1122: };
[; ;pic18f45k80.h: 1123: struct {
[; ;pic18f45k80.h: 1124: unsigned RXF7EID16 :1;
[; ;pic18f45k80.h: 1125: unsigned RXF7EID17 :1;
[; ;pic18f45k80.h: 1126: unsigned :1;
[; ;pic18f45k80.h: 1127: unsigned RXF7EXIDEN :1;
[; ;pic18f45k80.h: 1128: unsigned :1;
[; ;pic18f45k80.h: 1129: unsigned RXF7SID0 :1;
[; ;pic18f45k80.h: 1130: unsigned RXF7SID1 :1;
[; ;pic18f45k80.h: 1131: unsigned RXF7SID2 :1;
[; ;pic18f45k80.h: 1132: };
[; ;pic18f45k80.h: 1133: } RXF7SIDLbits_t;
[; ;pic18f45k80.h: 1134: extern volatile RXF7SIDLbits_t RXF7SIDLbits @ 0xE4D;
[; ;pic18f45k80.h: 1208: extern volatile unsigned char RXF7EIDH @ 0xE4E;
"1210
[; ;pic18f45k80.h: 1210: asm("RXF7EIDH equ 0E4Eh");
[; <" RXF7EIDH equ 0E4Eh ;# ">
[; ;pic18f45k80.h: 1213: typedef union {
[; ;pic18f45k80.h: 1214: struct {
[; ;pic18f45k80.h: 1215: unsigned EID :8;
[; ;pic18f45k80.h: 1216: };
[; ;pic18f45k80.h: 1217: struct {
[; ;pic18f45k80.h: 1218: unsigned EID8 :1;
[; ;pic18f45k80.h: 1219: unsigned EID9 :1;
[; ;pic18f45k80.h: 1220: unsigned EID10 :1;
[; ;pic18f45k80.h: 1221: unsigned EID11 :1;
[; ;pic18f45k80.h: 1222: unsigned EID12 :1;
[; ;pic18f45k80.h: 1223: unsigned EID13 :1;
[; ;pic18f45k80.h: 1224: unsigned EID14 :1;
[; ;pic18f45k80.h: 1225: unsigned EID15 :1;
[; ;pic18f45k80.h: 1226: };
[; ;pic18f45k80.h: 1227: struct {
[; ;pic18f45k80.h: 1228: unsigned RXF7EID8 :1;
[; ;pic18f45k80.h: 1229: unsigned RXF7EID9 :1;
[; ;pic18f45k80.h: 1230: unsigned RXF7EID10 :1;
[; ;pic18f45k80.h: 1231: unsigned RXF7EID11 :1;
[; ;pic18f45k80.h: 1232: unsigned RXF7EID12 :1;
[; ;pic18f45k80.h: 1233: unsigned RXF7EID13 :1;
[; ;pic18f45k80.h: 1234: unsigned RXF7EID14 :1;
[; ;pic18f45k80.h: 1235: unsigned RXF7EID15 :1;
[; ;pic18f45k80.h: 1236: };
[; ;pic18f45k80.h: 1237: } RXF7EIDHbits_t;
[; ;pic18f45k80.h: 1238: extern volatile RXF7EIDHbits_t RXF7EIDHbits @ 0xE4E;
[; ;pic18f45k80.h: 1327: extern volatile unsigned char RXF7EIDL @ 0xE4F;
"1329
[; ;pic18f45k80.h: 1329: asm("RXF7EIDL equ 0E4Fh");
[; <" RXF7EIDL equ 0E4Fh ;# ">
[; ;pic18f45k80.h: 1332: typedef union {
[; ;pic18f45k80.h: 1333: struct {
[; ;pic18f45k80.h: 1334: unsigned EID :8;
[; ;pic18f45k80.h: 1335: };
[; ;pic18f45k80.h: 1336: struct {
[; ;pic18f45k80.h: 1337: unsigned EID0 :1;
[; ;pic18f45k80.h: 1338: unsigned EID1 :1;
[; ;pic18f45k80.h: 1339: unsigned EID2 :1;
[; ;pic18f45k80.h: 1340: unsigned EID3 :1;
[; ;pic18f45k80.h: 1341: unsigned EID4 :1;
[; ;pic18f45k80.h: 1342: unsigned EID5 :1;
[; ;pic18f45k80.h: 1343: unsigned EID6 :1;
[; ;pic18f45k80.h: 1344: unsigned EID7 :1;
[; ;pic18f45k80.h: 1345: };
[; ;pic18f45k80.h: 1346: struct {
[; ;pic18f45k80.h: 1347: unsigned RXF7EID0 :1;
[; ;pic18f45k80.h: 1348: unsigned RXF7EID1 :1;
[; ;pic18f45k80.h: 1349: unsigned RXF7EID2 :1;
[; ;pic18f45k80.h: 1350: unsigned RXF7EID3 :1;
[; ;pic18f45k80.h: 1351: unsigned RXF7EID4 :1;
[; ;pic18f45k80.h: 1352: unsigned RXF7EID5 :1;
[; ;pic18f45k80.h: 1353: unsigned RXF7EID6 :1;
[; ;pic18f45k80.h: 1354: unsigned RXF7EID7 :1;
[; ;pic18f45k80.h: 1355: };
[; ;pic18f45k80.h: 1356: } RXF7EIDLbits_t;
[; ;pic18f45k80.h: 1357: extern volatile RXF7EIDLbits_t RXF7EIDLbits @ 0xE4F;
[; ;pic18f45k80.h: 1446: extern volatile unsigned char RXF8SIDH @ 0xE50;
"1448
[; ;pic18f45k80.h: 1448: asm("RXF8SIDH equ 0E50h");
[; <" RXF8SIDH equ 0E50h ;# ">
[; ;pic18f45k80.h: 1451: typedef union {
[; ;pic18f45k80.h: 1452: struct {
[; ;pic18f45k80.h: 1453: unsigned SID :8;
[; ;pic18f45k80.h: 1454: };
[; ;pic18f45k80.h: 1455: struct {
[; ;pic18f45k80.h: 1456: unsigned SID3 :1;
[; ;pic18f45k80.h: 1457: unsigned SID4 :1;
[; ;pic18f45k80.h: 1458: unsigned SID5 :1;
[; ;pic18f45k80.h: 1459: unsigned SID6 :1;
[; ;pic18f45k80.h: 1460: unsigned SID7 :1;
[; ;pic18f45k80.h: 1461: unsigned SID8 :1;
[; ;pic18f45k80.h: 1462: unsigned SID9 :1;
[; ;pic18f45k80.h: 1463: unsigned SID10 :1;
[; ;pic18f45k80.h: 1464: };
[; ;pic18f45k80.h: 1465: struct {
[; ;pic18f45k80.h: 1466: unsigned RXF8SID3 :1;
[; ;pic18f45k80.h: 1467: unsigned RXF8SID4 :1;
[; ;pic18f45k80.h: 1468: unsigned RXF8SID5 :1;
[; ;pic18f45k80.h: 1469: unsigned RXF8SID6 :1;
[; ;pic18f45k80.h: 1470: unsigned RXF8SID7 :1;
[; ;pic18f45k80.h: 1471: unsigned RXF8SID8 :1;
[; ;pic18f45k80.h: 1472: unsigned RXF8SID9 :1;
[; ;pic18f45k80.h: 1473: unsigned RXF8SID10 :1;
[; ;pic18f45k80.h: 1474: };
[; ;pic18f45k80.h: 1475: } RXF8SIDHbits_t;
[; ;pic18f45k80.h: 1476: extern volatile RXF8SIDHbits_t RXF8SIDHbits @ 0xE50;
[; ;pic18f45k80.h: 1565: extern volatile unsigned char RXF8SIDL @ 0xE51;
"1567
[; ;pic18f45k80.h: 1567: asm("RXF8SIDL equ 0E51h");
[; <" RXF8SIDL equ 0E51h ;# ">
[; ;pic18f45k80.h: 1570: typedef union {
[; ;pic18f45k80.h: 1571: struct {
[; ;pic18f45k80.h: 1572: unsigned EID :2;
[; ;pic18f45k80.h: 1573: unsigned :1;
[; ;pic18f45k80.h: 1574: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 1575: unsigned :1;
[; ;pic18f45k80.h: 1576: unsigned SID :3;
[; ;pic18f45k80.h: 1577: };
[; ;pic18f45k80.h: 1578: struct {
[; ;pic18f45k80.h: 1579: unsigned EID16 :1;
[; ;pic18f45k80.h: 1580: unsigned EID17 :1;
[; ;pic18f45k80.h: 1581: unsigned :3;
[; ;pic18f45k80.h: 1582: unsigned SID0 :1;
[; ;pic18f45k80.h: 1583: unsigned SID1 :1;
[; ;pic18f45k80.h: 1584: unsigned SID2 :1;
[; ;pic18f45k80.h: 1585: };
[; ;pic18f45k80.h: 1586: struct {
[; ;pic18f45k80.h: 1587: unsigned RXF8EID16 :1;
[; ;pic18f45k80.h: 1588: unsigned RXF8EID17 :1;
[; ;pic18f45k80.h: 1589: unsigned :1;
[; ;pic18f45k80.h: 1590: unsigned RXF8EXIDEN :1;
[; ;pic18f45k80.h: 1591: unsigned :1;
[; ;pic18f45k80.h: 1592: unsigned RXF8SID0 :1;
[; ;pic18f45k80.h: 1593: unsigned RXF8SID1 :1;
[; ;pic18f45k80.h: 1594: unsigned RXF8SID2 :1;
[; ;pic18f45k80.h: 1595: };
[; ;pic18f45k80.h: 1596: } RXF8SIDLbits_t;
[; ;pic18f45k80.h: 1597: extern volatile RXF8SIDLbits_t RXF8SIDLbits @ 0xE51;
[; ;pic18f45k80.h: 1671: extern volatile unsigned char RXF8EIDH @ 0xE52;
"1673
[; ;pic18f45k80.h: 1673: asm("RXF8EIDH equ 0E52h");
[; <" RXF8EIDH equ 0E52h ;# ">
[; ;pic18f45k80.h: 1676: typedef union {
[; ;pic18f45k80.h: 1677: struct {
[; ;pic18f45k80.h: 1678: unsigned EID :8;
[; ;pic18f45k80.h: 1679: };
[; ;pic18f45k80.h: 1680: struct {
[; ;pic18f45k80.h: 1681: unsigned EID8 :1;
[; ;pic18f45k80.h: 1682: unsigned EID9 :1;
[; ;pic18f45k80.h: 1683: unsigned EID10 :1;
[; ;pic18f45k80.h: 1684: unsigned EID11 :1;
[; ;pic18f45k80.h: 1685: unsigned EID12 :1;
[; ;pic18f45k80.h: 1686: unsigned EID13 :1;
[; ;pic18f45k80.h: 1687: unsigned EID14 :1;
[; ;pic18f45k80.h: 1688: unsigned EID15 :1;
[; ;pic18f45k80.h: 1689: };
[; ;pic18f45k80.h: 1690: struct {
[; ;pic18f45k80.h: 1691: unsigned RXF8EID8 :1;
[; ;pic18f45k80.h: 1692: unsigned RXF8EID9 :1;
[; ;pic18f45k80.h: 1693: unsigned RXF8EID10 :1;
[; ;pic18f45k80.h: 1694: unsigned RXF8EID11 :1;
[; ;pic18f45k80.h: 1695: unsigned RXF8EID12 :1;
[; ;pic18f45k80.h: 1696: unsigned RXF8EID13 :1;
[; ;pic18f45k80.h: 1697: unsigned RXF8EID14 :1;
[; ;pic18f45k80.h: 1698: unsigned RXF8EID15 :1;
[; ;pic18f45k80.h: 1699: };
[; ;pic18f45k80.h: 1700: } RXF8EIDHbits_t;
[; ;pic18f45k80.h: 1701: extern volatile RXF8EIDHbits_t RXF8EIDHbits @ 0xE52;
[; ;pic18f45k80.h: 1790: extern volatile unsigned char RXF8EIDL @ 0xE53;
"1792
[; ;pic18f45k80.h: 1792: asm("RXF8EIDL equ 0E53h");
[; <" RXF8EIDL equ 0E53h ;# ">
[; ;pic18f45k80.h: 1795: typedef union {
[; ;pic18f45k80.h: 1796: struct {
[; ;pic18f45k80.h: 1797: unsigned EID :8;
[; ;pic18f45k80.h: 1798: };
[; ;pic18f45k80.h: 1799: struct {
[; ;pic18f45k80.h: 1800: unsigned EID0 :1;
[; ;pic18f45k80.h: 1801: unsigned EID1 :1;
[; ;pic18f45k80.h: 1802: unsigned EID2 :1;
[; ;pic18f45k80.h: 1803: unsigned EID3 :1;
[; ;pic18f45k80.h: 1804: unsigned EID4 :1;
[; ;pic18f45k80.h: 1805: unsigned EID5 :1;
[; ;pic18f45k80.h: 1806: unsigned EID6 :1;
[; ;pic18f45k80.h: 1807: unsigned EID7 :1;
[; ;pic18f45k80.h: 1808: };
[; ;pic18f45k80.h: 1809: struct {
[; ;pic18f45k80.h: 1810: unsigned RXF8EID0 :1;
[; ;pic18f45k80.h: 1811: unsigned RXF8EID1 :1;
[; ;pic18f45k80.h: 1812: unsigned RXF8EID2 :1;
[; ;pic18f45k80.h: 1813: unsigned RXF8EID3 :1;
[; ;pic18f45k80.h: 1814: unsigned RXF8EID4 :1;
[; ;pic18f45k80.h: 1815: unsigned RXF8EID5 :1;
[; ;pic18f45k80.h: 1816: unsigned RXF8EID6 :1;
[; ;pic18f45k80.h: 1817: unsigned RXF8EID7 :1;
[; ;pic18f45k80.h: 1818: };
[; ;pic18f45k80.h: 1819: } RXF8EIDLbits_t;
[; ;pic18f45k80.h: 1820: extern volatile RXF8EIDLbits_t RXF8EIDLbits @ 0xE53;
[; ;pic18f45k80.h: 1909: extern volatile unsigned char RXF9SIDH @ 0xE54;
"1911
[; ;pic18f45k80.h: 1911: asm("RXF9SIDH equ 0E54h");
[; <" RXF9SIDH equ 0E54h ;# ">
[; ;pic18f45k80.h: 1914: typedef union {
[; ;pic18f45k80.h: 1915: struct {
[; ;pic18f45k80.h: 1916: unsigned SID :8;
[; ;pic18f45k80.h: 1917: };
[; ;pic18f45k80.h: 1918: struct {
[; ;pic18f45k80.h: 1919: unsigned SID3 :1;
[; ;pic18f45k80.h: 1920: unsigned SID4 :1;
[; ;pic18f45k80.h: 1921: unsigned SID5 :1;
[; ;pic18f45k80.h: 1922: unsigned SID6 :1;
[; ;pic18f45k80.h: 1923: unsigned SID7 :1;
[; ;pic18f45k80.h: 1924: unsigned SID8 :1;
[; ;pic18f45k80.h: 1925: unsigned SID9 :1;
[; ;pic18f45k80.h: 1926: unsigned SID10 :1;
[; ;pic18f45k80.h: 1927: };
[; ;pic18f45k80.h: 1928: struct {
[; ;pic18f45k80.h: 1929: unsigned RXF9SID3 :1;
[; ;pic18f45k80.h: 1930: unsigned RXF9SID4 :1;
[; ;pic18f45k80.h: 1931: unsigned RXF9SID5 :1;
[; ;pic18f45k80.h: 1932: unsigned RXF9SID6 :1;
[; ;pic18f45k80.h: 1933: unsigned RXF9SID7 :1;
[; ;pic18f45k80.h: 1934: unsigned RXF9SID8 :1;
[; ;pic18f45k80.h: 1935: unsigned RXF9SID9 :1;
[; ;pic18f45k80.h: 1936: unsigned RXF9SID10 :1;
[; ;pic18f45k80.h: 1937: };
[; ;pic18f45k80.h: 1938: } RXF9SIDHbits_t;
[; ;pic18f45k80.h: 1939: extern volatile RXF9SIDHbits_t RXF9SIDHbits @ 0xE54;
[; ;pic18f45k80.h: 2028: extern volatile unsigned char RXF9SIDL @ 0xE55;
"2030
[; ;pic18f45k80.h: 2030: asm("RXF9SIDL equ 0E55h");
[; <" RXF9SIDL equ 0E55h ;# ">
[; ;pic18f45k80.h: 2033: typedef union {
[; ;pic18f45k80.h: 2034: struct {
[; ;pic18f45k80.h: 2035: unsigned EID :2;
[; ;pic18f45k80.h: 2036: unsigned :1;
[; ;pic18f45k80.h: 2037: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 2038: unsigned :1;
[; ;pic18f45k80.h: 2039: unsigned SID :3;
[; ;pic18f45k80.h: 2040: };
[; ;pic18f45k80.h: 2041: struct {
[; ;pic18f45k80.h: 2042: unsigned EID16 :1;
[; ;pic18f45k80.h: 2043: unsigned EID17 :1;
[; ;pic18f45k80.h: 2044: unsigned :3;
[; ;pic18f45k80.h: 2045: unsigned SID0 :1;
[; ;pic18f45k80.h: 2046: unsigned SID1 :1;
[; ;pic18f45k80.h: 2047: unsigned SID2 :1;
[; ;pic18f45k80.h: 2048: };
[; ;pic18f45k80.h: 2049: struct {
[; ;pic18f45k80.h: 2050: unsigned RXF9EID16 :1;
[; ;pic18f45k80.h: 2051: unsigned RXF9EID17 :1;
[; ;pic18f45k80.h: 2052: unsigned :1;
[; ;pic18f45k80.h: 2053: unsigned RXF9EXIDEN :1;
[; ;pic18f45k80.h: 2054: unsigned :1;
[; ;pic18f45k80.h: 2055: unsigned RXF9SID0 :1;
[; ;pic18f45k80.h: 2056: unsigned RXF9SID1 :1;
[; ;pic18f45k80.h: 2057: unsigned RXF9SID2 :1;
[; ;pic18f45k80.h: 2058: };
[; ;pic18f45k80.h: 2059: } RXF9SIDLbits_t;
[; ;pic18f45k80.h: 2060: extern volatile RXF9SIDLbits_t RXF9SIDLbits @ 0xE55;
[; ;pic18f45k80.h: 2134: extern volatile unsigned char RXF9EIDH @ 0xE56;
"2136
[; ;pic18f45k80.h: 2136: asm("RXF9EIDH equ 0E56h");
[; <" RXF9EIDH equ 0E56h ;# ">
[; ;pic18f45k80.h: 2139: typedef union {
[; ;pic18f45k80.h: 2140: struct {
[; ;pic18f45k80.h: 2141: unsigned EID :8;
[; ;pic18f45k80.h: 2142: };
[; ;pic18f45k80.h: 2143: struct {
[; ;pic18f45k80.h: 2144: unsigned EID8 :1;
[; ;pic18f45k80.h: 2145: unsigned EID9 :1;
[; ;pic18f45k80.h: 2146: unsigned EID10 :1;
[; ;pic18f45k80.h: 2147: unsigned EID11 :1;
[; ;pic18f45k80.h: 2148: unsigned EID12 :1;
[; ;pic18f45k80.h: 2149: unsigned EID13 :1;
[; ;pic18f45k80.h: 2150: unsigned EID14 :1;
[; ;pic18f45k80.h: 2151: unsigned EID15 :1;
[; ;pic18f45k80.h: 2152: };
[; ;pic18f45k80.h: 2153: struct {
[; ;pic18f45k80.h: 2154: unsigned RXF9EID8 :1;
[; ;pic18f45k80.h: 2155: unsigned RXF9EID9 :1;
[; ;pic18f45k80.h: 2156: unsigned RXF9EID10 :1;
[; ;pic18f45k80.h: 2157: unsigned RXF9EID11 :1;
[; ;pic18f45k80.h: 2158: unsigned RXF9EID12 :1;
[; ;pic18f45k80.h: 2159: unsigned RXF9EID13 :1;
[; ;pic18f45k80.h: 2160: unsigned RXF9EID14 :1;
[; ;pic18f45k80.h: 2161: unsigned RXF9EID15 :1;
[; ;pic18f45k80.h: 2162: };
[; ;pic18f45k80.h: 2163: } RXF9EIDHbits_t;
[; ;pic18f45k80.h: 2164: extern volatile RXF9EIDHbits_t RXF9EIDHbits @ 0xE56;
[; ;pic18f45k80.h: 2253: extern volatile unsigned char RXF9EIDL @ 0xE57;
"2255
[; ;pic18f45k80.h: 2255: asm("RXF9EIDL equ 0E57h");
[; <" RXF9EIDL equ 0E57h ;# ">
[; ;pic18f45k80.h: 2258: typedef union {
[; ;pic18f45k80.h: 2259: struct {
[; ;pic18f45k80.h: 2260: unsigned EID :8;
[; ;pic18f45k80.h: 2261: };
[; ;pic18f45k80.h: 2262: struct {
[; ;pic18f45k80.h: 2263: unsigned EID0 :1;
[; ;pic18f45k80.h: 2264: unsigned EID1 :1;
[; ;pic18f45k80.h: 2265: unsigned EID2 :1;
[; ;pic18f45k80.h: 2266: unsigned EID3 :1;
[; ;pic18f45k80.h: 2267: unsigned EID4 :1;
[; ;pic18f45k80.h: 2268: unsigned EID5 :1;
[; ;pic18f45k80.h: 2269: unsigned EID6 :1;
[; ;pic18f45k80.h: 2270: unsigned EID7 :1;
[; ;pic18f45k80.h: 2271: };
[; ;pic18f45k80.h: 2272: struct {
[; ;pic18f45k80.h: 2273: unsigned RXF9EID0 :1;
[; ;pic18f45k80.h: 2274: unsigned RXF9EID1 :1;
[; ;pic18f45k80.h: 2275: unsigned RXF9EID2 :1;
[; ;pic18f45k80.h: 2276: unsigned RXF9EID3 :1;
[; ;pic18f45k80.h: 2277: unsigned RXF9EID4 :1;
[; ;pic18f45k80.h: 2278: unsigned RXF9EID5 :1;
[; ;pic18f45k80.h: 2279: unsigned RXF9EID6 :1;
[; ;pic18f45k80.h: 2280: unsigned RXF9EID7 :1;
[; ;pic18f45k80.h: 2281: };
[; ;pic18f45k80.h: 2282: } RXF9EIDLbits_t;
[; ;pic18f45k80.h: 2283: extern volatile RXF9EIDLbits_t RXF9EIDLbits @ 0xE57;
[; ;pic18f45k80.h: 2372: extern volatile unsigned char RXF10SIDH @ 0xE58;
"2374
[; ;pic18f45k80.h: 2374: asm("RXF10SIDH equ 0E58h");
[; <" RXF10SIDH equ 0E58h ;# ">
[; ;pic18f45k80.h: 2377: typedef union {
[; ;pic18f45k80.h: 2378: struct {
[; ;pic18f45k80.h: 2379: unsigned SID :8;
[; ;pic18f45k80.h: 2380: };
[; ;pic18f45k80.h: 2381: struct {
[; ;pic18f45k80.h: 2382: unsigned SID3 :1;
[; ;pic18f45k80.h: 2383: unsigned SID4 :1;
[; ;pic18f45k80.h: 2384: unsigned SID5 :1;
[; ;pic18f45k80.h: 2385: unsigned SID6 :1;
[; ;pic18f45k80.h: 2386: unsigned SID7 :1;
[; ;pic18f45k80.h: 2387: unsigned SID8 :1;
[; ;pic18f45k80.h: 2388: unsigned SID9 :1;
[; ;pic18f45k80.h: 2389: unsigned SID10 :1;
[; ;pic18f45k80.h: 2390: };
[; ;pic18f45k80.h: 2391: struct {
[; ;pic18f45k80.h: 2392: unsigned RXF10SID3 :1;
[; ;pic18f45k80.h: 2393: unsigned RXF10SID4 :1;
[; ;pic18f45k80.h: 2394: unsigned RXF10SID5 :1;
[; ;pic18f45k80.h: 2395: unsigned RXF10SID6 :1;
[; ;pic18f45k80.h: 2396: unsigned RXF10SID7 :1;
[; ;pic18f45k80.h: 2397: unsigned RXF10SID8 :1;
[; ;pic18f45k80.h: 2398: unsigned RXF10SID9 :1;
[; ;pic18f45k80.h: 2399: unsigned RXF10SID10 :1;
[; ;pic18f45k80.h: 2400: };
[; ;pic18f45k80.h: 2401: } RXF10SIDHbits_t;
[; ;pic18f45k80.h: 2402: extern volatile RXF10SIDHbits_t RXF10SIDHbits @ 0xE58;
[; ;pic18f45k80.h: 2491: extern volatile unsigned char RXF10SIDL @ 0xE59;
"2493
[; ;pic18f45k80.h: 2493: asm("RXF10SIDL equ 0E59h");
[; <" RXF10SIDL equ 0E59h ;# ">
[; ;pic18f45k80.h: 2496: typedef union {
[; ;pic18f45k80.h: 2497: struct {
[; ;pic18f45k80.h: 2498: unsigned EID :2;
[; ;pic18f45k80.h: 2499: unsigned :1;
[; ;pic18f45k80.h: 2500: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 2501: unsigned :1;
[; ;pic18f45k80.h: 2502: unsigned SID :3;
[; ;pic18f45k80.h: 2503: };
[; ;pic18f45k80.h: 2504: struct {
[; ;pic18f45k80.h: 2505: unsigned EID16 :1;
[; ;pic18f45k80.h: 2506: unsigned EID17 :1;
[; ;pic18f45k80.h: 2507: unsigned :3;
[; ;pic18f45k80.h: 2508: unsigned SID0 :1;
[; ;pic18f45k80.h: 2509: unsigned SID1 :1;
[; ;pic18f45k80.h: 2510: unsigned SID2 :1;
[; ;pic18f45k80.h: 2511: };
[; ;pic18f45k80.h: 2512: struct {
[; ;pic18f45k80.h: 2513: unsigned RXF10EID16 :1;
[; ;pic18f45k80.h: 2514: unsigned RXF10EID17 :1;
[; ;pic18f45k80.h: 2515: unsigned :1;
[; ;pic18f45k80.h: 2516: unsigned RXF10EXIDEN :1;
[; ;pic18f45k80.h: 2517: unsigned :1;
[; ;pic18f45k80.h: 2518: unsigned RXF10SID0 :1;
[; ;pic18f45k80.h: 2519: unsigned RXF10SID1 :1;
[; ;pic18f45k80.h: 2520: unsigned RXF10SID2 :1;
[; ;pic18f45k80.h: 2521: };
[; ;pic18f45k80.h: 2522: } RXF10SIDLbits_t;
[; ;pic18f45k80.h: 2523: extern volatile RXF10SIDLbits_t RXF10SIDLbits @ 0xE59;
[; ;pic18f45k80.h: 2597: extern volatile unsigned char RXF10EIDH @ 0xE5A;
"2599
[; ;pic18f45k80.h: 2599: asm("RXF10EIDH equ 0E5Ah");
[; <" RXF10EIDH equ 0E5Ah ;# ">
[; ;pic18f45k80.h: 2602: typedef union {
[; ;pic18f45k80.h: 2603: struct {
[; ;pic18f45k80.h: 2604: unsigned EID :8;
[; ;pic18f45k80.h: 2605: };
[; ;pic18f45k80.h: 2606: struct {
[; ;pic18f45k80.h: 2607: unsigned EID8 :1;
[; ;pic18f45k80.h: 2608: unsigned EID9 :1;
[; ;pic18f45k80.h: 2609: unsigned EID10 :1;
[; ;pic18f45k80.h: 2610: unsigned EID11 :1;
[; ;pic18f45k80.h: 2611: unsigned EID12 :1;
[; ;pic18f45k80.h: 2612: unsigned EID13 :1;
[; ;pic18f45k80.h: 2613: unsigned EID14 :1;
[; ;pic18f45k80.h: 2614: unsigned EID15 :1;
[; ;pic18f45k80.h: 2615: };
[; ;pic18f45k80.h: 2616: struct {
[; ;pic18f45k80.h: 2617: unsigned RXF10EID8 :1;
[; ;pic18f45k80.h: 2618: unsigned RXF10EID9 :1;
[; ;pic18f45k80.h: 2619: unsigned RXF10EID10 :1;
[; ;pic18f45k80.h: 2620: unsigned RXF10EID11 :1;
[; ;pic18f45k80.h: 2621: unsigned RXF10EID12 :1;
[; ;pic18f45k80.h: 2622: unsigned RXF10EID13 :1;
[; ;pic18f45k80.h: 2623: unsigned RXF10EID14 :1;
[; ;pic18f45k80.h: 2624: unsigned RXF10EID15 :1;
[; ;pic18f45k80.h: 2625: };
[; ;pic18f45k80.h: 2626: } RXF10EIDHbits_t;
[; ;pic18f45k80.h: 2627: extern volatile RXF10EIDHbits_t RXF10EIDHbits @ 0xE5A;
[; ;pic18f45k80.h: 2716: extern volatile unsigned char RXF10EIDL @ 0xE5B;
"2718
[; ;pic18f45k80.h: 2718: asm("RXF10EIDL equ 0E5Bh");
[; <" RXF10EIDL equ 0E5Bh ;# ">
[; ;pic18f45k80.h: 2721: typedef union {
[; ;pic18f45k80.h: 2722: struct {
[; ;pic18f45k80.h: 2723: unsigned EID :8;
[; ;pic18f45k80.h: 2724: };
[; ;pic18f45k80.h: 2725: struct {
[; ;pic18f45k80.h: 2726: unsigned EID0 :1;
[; ;pic18f45k80.h: 2727: unsigned EID1 :1;
[; ;pic18f45k80.h: 2728: unsigned EID2 :1;
[; ;pic18f45k80.h: 2729: unsigned EID3 :1;
[; ;pic18f45k80.h: 2730: unsigned EID4 :1;
[; ;pic18f45k80.h: 2731: unsigned EID5 :1;
[; ;pic18f45k80.h: 2732: unsigned EID6 :1;
[; ;pic18f45k80.h: 2733: unsigned EID7 :1;
[; ;pic18f45k80.h: 2734: };
[; ;pic18f45k80.h: 2735: struct {
[; ;pic18f45k80.h: 2736: unsigned RXF10EID0 :1;
[; ;pic18f45k80.h: 2737: unsigned RXF10EID1 :1;
[; ;pic18f45k80.h: 2738: unsigned RXF10EID2 :1;
[; ;pic18f45k80.h: 2739: unsigned RXF10EID3 :1;
[; ;pic18f45k80.h: 2740: unsigned RXF10EID4 :1;
[; ;pic18f45k80.h: 2741: unsigned RXF10EID5 :1;
[; ;pic18f45k80.h: 2742: unsigned RXF10EID6 :1;
[; ;pic18f45k80.h: 2743: unsigned RXF10EID7 :1;
[; ;pic18f45k80.h: 2744: };
[; ;pic18f45k80.h: 2745: } RXF10EIDLbits_t;
[; ;pic18f45k80.h: 2746: extern volatile RXF10EIDLbits_t RXF10EIDLbits @ 0xE5B;
[; ;pic18f45k80.h: 2835: extern volatile unsigned char RXF11SIDH @ 0xE5C;
"2837
[; ;pic18f45k80.h: 2837: asm("RXF11SIDH equ 0E5Ch");
[; <" RXF11SIDH equ 0E5Ch ;# ">
[; ;pic18f45k80.h: 2840: typedef union {
[; ;pic18f45k80.h: 2841: struct {
[; ;pic18f45k80.h: 2842: unsigned RXFSID :8;
[; ;pic18f45k80.h: 2843: };
[; ;pic18f45k80.h: 2844: struct {
[; ;pic18f45k80.h: 2845: unsigned SID3 :1;
[; ;pic18f45k80.h: 2846: unsigned SID4 :1;
[; ;pic18f45k80.h: 2847: unsigned SID5 :1;
[; ;pic18f45k80.h: 2848: unsigned SID6 :1;
[; ;pic18f45k80.h: 2849: unsigned SID7 :1;
[; ;pic18f45k80.h: 2850: unsigned SID8 :1;
[; ;pic18f45k80.h: 2851: unsigned SID9 :1;
[; ;pic18f45k80.h: 2852: unsigned SID10 :1;
[; ;pic18f45k80.h: 2853: };
[; ;pic18f45k80.h: 2854: struct {
[; ;pic18f45k80.h: 2855: unsigned RXF11SID3 :1;
[; ;pic18f45k80.h: 2856: unsigned RXF11SID4 :1;
[; ;pic18f45k80.h: 2857: unsigned RXF11SID5 :1;
[; ;pic18f45k80.h: 2858: unsigned RXF11SID6 :1;
[; ;pic18f45k80.h: 2859: unsigned RXF11SID7 :1;
[; ;pic18f45k80.h: 2860: unsigned RXF11SID8 :1;
[; ;pic18f45k80.h: 2861: unsigned RXF11SID9 :1;
[; ;pic18f45k80.h: 2862: unsigned RXF11SID10 :1;
[; ;pic18f45k80.h: 2863: };
[; ;pic18f45k80.h: 2864: } RXF11SIDHbits_t;
[; ;pic18f45k80.h: 2865: extern volatile RXF11SIDHbits_t RXF11SIDHbits @ 0xE5C;
[; ;pic18f45k80.h: 2954: extern volatile unsigned char RXF11SIDL @ 0xE5D;
"2956
[; ;pic18f45k80.h: 2956: asm("RXF11SIDL equ 0E5Dh");
[; <" RXF11SIDL equ 0E5Dh ;# ">
[; ;pic18f45k80.h: 2959: typedef union {
[; ;pic18f45k80.h: 2960: struct {
[; ;pic18f45k80.h: 2961: unsigned EID :2;
[; ;pic18f45k80.h: 2962: unsigned :1;
[; ;pic18f45k80.h: 2963: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 2964: unsigned :1;
[; ;pic18f45k80.h: 2965: unsigned SID :3;
[; ;pic18f45k80.h: 2966: };
[; ;pic18f45k80.h: 2967: struct {
[; ;pic18f45k80.h: 2968: unsigned EID16 :1;
[; ;pic18f45k80.h: 2969: unsigned EID17 :1;
[; ;pic18f45k80.h: 2970: unsigned :3;
[; ;pic18f45k80.h: 2971: unsigned SID0 :1;
[; ;pic18f45k80.h: 2972: unsigned SID1 :1;
[; ;pic18f45k80.h: 2973: unsigned SID2 :1;
[; ;pic18f45k80.h: 2974: };
[; ;pic18f45k80.h: 2975: struct {
[; ;pic18f45k80.h: 2976: unsigned RXF11EID16 :1;
[; ;pic18f45k80.h: 2977: unsigned RXF11EID17 :1;
[; ;pic18f45k80.h: 2978: unsigned :1;
[; ;pic18f45k80.h: 2979: unsigned RXF11EXIDEN :1;
[; ;pic18f45k80.h: 2980: unsigned :1;
[; ;pic18f45k80.h: 2981: unsigned RXF11SID0 :1;
[; ;pic18f45k80.h: 2982: unsigned RXF11SID1 :1;
[; ;pic18f45k80.h: 2983: unsigned RXF11SID2 :1;
[; ;pic18f45k80.h: 2984: };
[; ;pic18f45k80.h: 2985: } RXF11SIDLbits_t;
[; ;pic18f45k80.h: 2986: extern volatile RXF11SIDLbits_t RXF11SIDLbits @ 0xE5D;
[; ;pic18f45k80.h: 3060: extern volatile unsigned char RXF11EIDH @ 0xE5E;
"3062
[; ;pic18f45k80.h: 3062: asm("RXF11EIDH equ 0E5Eh");
[; <" RXF11EIDH equ 0E5Eh ;# ">
[; ;pic18f45k80.h: 3065: typedef union {
[; ;pic18f45k80.h: 3066: struct {
[; ;pic18f45k80.h: 3067: unsigned EID :8;
[; ;pic18f45k80.h: 3068: };
[; ;pic18f45k80.h: 3069: struct {
[; ;pic18f45k80.h: 3070: unsigned EID8 :1;
[; ;pic18f45k80.h: 3071: unsigned EID9 :1;
[; ;pic18f45k80.h: 3072: unsigned EID10 :1;
[; ;pic18f45k80.h: 3073: unsigned EID11 :1;
[; ;pic18f45k80.h: 3074: unsigned EID12 :1;
[; ;pic18f45k80.h: 3075: unsigned EID13 :1;
[; ;pic18f45k80.h: 3076: unsigned EID14 :1;
[; ;pic18f45k80.h: 3077: unsigned EID15 :1;
[; ;pic18f45k80.h: 3078: };
[; ;pic18f45k80.h: 3079: struct {
[; ;pic18f45k80.h: 3080: unsigned RXF11EID8 :1;
[; ;pic18f45k80.h: 3081: unsigned RXF11EID9 :1;
[; ;pic18f45k80.h: 3082: unsigned RXF11EID10 :1;
[; ;pic18f45k80.h: 3083: unsigned RXF11EID11 :1;
[; ;pic18f45k80.h: 3084: unsigned RXF11EID12 :1;
[; ;pic18f45k80.h: 3085: unsigned RXF11EID13 :1;
[; ;pic18f45k80.h: 3086: unsigned RXF11EID14 :1;
[; ;pic18f45k80.h: 3087: unsigned RXF11EID15 :1;
[; ;pic18f45k80.h: 3088: };
[; ;pic18f45k80.h: 3089: } RXF11EIDHbits_t;
[; ;pic18f45k80.h: 3090: extern volatile RXF11EIDHbits_t RXF11EIDHbits @ 0xE5E;
[; ;pic18f45k80.h: 3179: extern volatile unsigned char RXF11EIDL @ 0xE5F;
"3181
[; ;pic18f45k80.h: 3181: asm("RXF11EIDL equ 0E5Fh");
[; <" RXF11EIDL equ 0E5Fh ;# ">
[; ;pic18f45k80.h: 3184: typedef union {
[; ;pic18f45k80.h: 3185: struct {
[; ;pic18f45k80.h: 3186: unsigned EID :8;
[; ;pic18f45k80.h: 3187: };
[; ;pic18f45k80.h: 3188: struct {
[; ;pic18f45k80.h: 3189: unsigned EID0 :1;
[; ;pic18f45k80.h: 3190: unsigned EID1 :1;
[; ;pic18f45k80.h: 3191: unsigned EID2 :1;
[; ;pic18f45k80.h: 3192: unsigned EID3 :1;
[; ;pic18f45k80.h: 3193: unsigned EID4 :1;
[; ;pic18f45k80.h: 3194: unsigned EID5 :1;
[; ;pic18f45k80.h: 3195: unsigned EID6 :1;
[; ;pic18f45k80.h: 3196: unsigned EID7 :1;
[; ;pic18f45k80.h: 3197: };
[; ;pic18f45k80.h: 3198: struct {
[; ;pic18f45k80.h: 3199: unsigned RXF11EID0 :1;
[; ;pic18f45k80.h: 3200: unsigned RXF11EID1 :1;
[; ;pic18f45k80.h: 3201: unsigned RXF11EID2 :1;
[; ;pic18f45k80.h: 3202: unsigned RXF11EID3 :1;
[; ;pic18f45k80.h: 3203: unsigned RXF11EID4 :1;
[; ;pic18f45k80.h: 3204: unsigned RXF11EID5 :1;
[; ;pic18f45k80.h: 3205: unsigned RXF11EID6 :1;
[; ;pic18f45k80.h: 3206: unsigned RXF11EID7 :1;
[; ;pic18f45k80.h: 3207: };
[; ;pic18f45k80.h: 3208: } RXF11EIDLbits_t;
[; ;pic18f45k80.h: 3209: extern volatile RXF11EIDLbits_t RXF11EIDLbits @ 0xE5F;
[; ;pic18f45k80.h: 3298: extern volatile unsigned char RXF12SIDH @ 0xE60;
"3300
[; ;pic18f45k80.h: 3300: asm("RXF12SIDH equ 0E60h");
[; <" RXF12SIDH equ 0E60h ;# ">
[; ;pic18f45k80.h: 3303: typedef union {
[; ;pic18f45k80.h: 3304: struct {
[; ;pic18f45k80.h: 3305: unsigned SID :8;
[; ;pic18f45k80.h: 3306: };
[; ;pic18f45k80.h: 3307: struct {
[; ;pic18f45k80.h: 3308: unsigned SID3 :1;
[; ;pic18f45k80.h: 3309: unsigned SID4 :1;
[; ;pic18f45k80.h: 3310: unsigned SID5 :1;
[; ;pic18f45k80.h: 3311: unsigned SID6 :1;
[; ;pic18f45k80.h: 3312: unsigned SID7 :1;
[; ;pic18f45k80.h: 3313: unsigned SID8 :1;
[; ;pic18f45k80.h: 3314: unsigned SID9 :1;
[; ;pic18f45k80.h: 3315: unsigned SID10 :1;
[; ;pic18f45k80.h: 3316: };
[; ;pic18f45k80.h: 3317: struct {
[; ;pic18f45k80.h: 3318: unsigned RXF12SID3 :1;
[; ;pic18f45k80.h: 3319: unsigned RXF12SID4 :1;
[; ;pic18f45k80.h: 3320: unsigned RXF12SID5 :1;
[; ;pic18f45k80.h: 3321: unsigned RXF12SID6 :1;
[; ;pic18f45k80.h: 3322: unsigned RXF12SID7 :1;
[; ;pic18f45k80.h: 3323: unsigned RXF12SID8 :1;
[; ;pic18f45k80.h: 3324: unsigned RXF12SID9 :1;
[; ;pic18f45k80.h: 3325: unsigned RXF12SID10 :1;
[; ;pic18f45k80.h: 3326: };
[; ;pic18f45k80.h: 3327: } RXF12SIDHbits_t;
[; ;pic18f45k80.h: 3328: extern volatile RXF12SIDHbits_t RXF12SIDHbits @ 0xE60;
[; ;pic18f45k80.h: 3417: extern volatile unsigned char RXF12SIDL @ 0xE61;
"3419
[; ;pic18f45k80.h: 3419: asm("RXF12SIDL equ 0E61h");
[; <" RXF12SIDL equ 0E61h ;# ">
[; ;pic18f45k80.h: 3422: typedef union {
[; ;pic18f45k80.h: 3423: struct {
[; ;pic18f45k80.h: 3424: unsigned EID :2;
[; ;pic18f45k80.h: 3425: unsigned :1;
[; ;pic18f45k80.h: 3426: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 3427: unsigned :1;
[; ;pic18f45k80.h: 3428: unsigned SID :3;
[; ;pic18f45k80.h: 3429: };
[; ;pic18f45k80.h: 3430: struct {
[; ;pic18f45k80.h: 3431: unsigned EID16 :1;
[; ;pic18f45k80.h: 3432: unsigned EID17 :1;
[; ;pic18f45k80.h: 3433: unsigned :3;
[; ;pic18f45k80.h: 3434: unsigned SID0 :1;
[; ;pic18f45k80.h: 3435: unsigned SID1 :1;
[; ;pic18f45k80.h: 3436: unsigned SID2 :1;
[; ;pic18f45k80.h: 3437: };
[; ;pic18f45k80.h: 3438: struct {
[; ;pic18f45k80.h: 3439: unsigned RXF12EID16 :1;
[; ;pic18f45k80.h: 3440: unsigned RXF12EID17 :1;
[; ;pic18f45k80.h: 3441: unsigned :1;
[; ;pic18f45k80.h: 3442: unsigned RXF12EXIDEN :1;
[; ;pic18f45k80.h: 3443: unsigned :1;
[; ;pic18f45k80.h: 3444: unsigned RXF12SID0 :1;
[; ;pic18f45k80.h: 3445: unsigned RXF12SID1 :1;
[; ;pic18f45k80.h: 3446: unsigned RXF12SID2 :1;
[; ;pic18f45k80.h: 3447: };
[; ;pic18f45k80.h: 3448: } RXF12SIDLbits_t;
[; ;pic18f45k80.h: 3449: extern volatile RXF12SIDLbits_t RXF12SIDLbits @ 0xE61;
[; ;pic18f45k80.h: 3523: extern volatile unsigned char RXF12EIDH @ 0xE62;
"3525
[; ;pic18f45k80.h: 3525: asm("RXF12EIDH equ 0E62h");
[; <" RXF12EIDH equ 0E62h ;# ">
[; ;pic18f45k80.h: 3528: typedef union {
[; ;pic18f45k80.h: 3529: struct {
[; ;pic18f45k80.h: 3530: unsigned EID :8;
[; ;pic18f45k80.h: 3531: };
[; ;pic18f45k80.h: 3532: struct {
[; ;pic18f45k80.h: 3533: unsigned EID8 :1;
[; ;pic18f45k80.h: 3534: unsigned EID9 :1;
[; ;pic18f45k80.h: 3535: unsigned EID10 :1;
[; ;pic18f45k80.h: 3536: unsigned EID11 :1;
[; ;pic18f45k80.h: 3537: unsigned EID12 :1;
[; ;pic18f45k80.h: 3538: unsigned EID13 :1;
[; ;pic18f45k80.h: 3539: unsigned EID14 :1;
[; ;pic18f45k80.h: 3540: unsigned EID15 :1;
[; ;pic18f45k80.h: 3541: };
[; ;pic18f45k80.h: 3542: struct {
[; ;pic18f45k80.h: 3543: unsigned RXF12EID8 :1;
[; ;pic18f45k80.h: 3544: unsigned RXF12EID9 :1;
[; ;pic18f45k80.h: 3545: unsigned RXF12EID10 :1;
[; ;pic18f45k80.h: 3546: unsigned RXF12EID11 :1;
[; ;pic18f45k80.h: 3547: unsigned RXF12EID12 :1;
[; ;pic18f45k80.h: 3548: unsigned RXF12EID13 :1;
[; ;pic18f45k80.h: 3549: unsigned RXF12EID14 :1;
[; ;pic18f45k80.h: 3550: unsigned RXF12EID15 :1;
[; ;pic18f45k80.h: 3551: };
[; ;pic18f45k80.h: 3552: } RXF12EIDHbits_t;
[; ;pic18f45k80.h: 3553: extern volatile RXF12EIDHbits_t RXF12EIDHbits @ 0xE62;
[; ;pic18f45k80.h: 3642: extern volatile unsigned char RXF12EIDL @ 0xE63;
"3644
[; ;pic18f45k80.h: 3644: asm("RXF12EIDL equ 0E63h");
[; <" RXF12EIDL equ 0E63h ;# ">
[; ;pic18f45k80.h: 3647: typedef union {
[; ;pic18f45k80.h: 3648: struct {
[; ;pic18f45k80.h: 3649: unsigned EID :8;
[; ;pic18f45k80.h: 3650: };
[; ;pic18f45k80.h: 3651: struct {
[; ;pic18f45k80.h: 3652: unsigned EID0 :1;
[; ;pic18f45k80.h: 3653: unsigned EID1 :1;
[; ;pic18f45k80.h: 3654: unsigned EID2 :1;
[; ;pic18f45k80.h: 3655: unsigned EID3 :1;
[; ;pic18f45k80.h: 3656: unsigned EID4 :1;
[; ;pic18f45k80.h: 3657: unsigned EID5 :1;
[; ;pic18f45k80.h: 3658: unsigned EID6 :1;
[; ;pic18f45k80.h: 3659: unsigned EID7 :1;
[; ;pic18f45k80.h: 3660: };
[; ;pic18f45k80.h: 3661: struct {
[; ;pic18f45k80.h: 3662: unsigned RXF12EID0 :1;
[; ;pic18f45k80.h: 3663: unsigned RXF12EID1 :1;
[; ;pic18f45k80.h: 3664: unsigned RXF12EID2 :1;
[; ;pic18f45k80.h: 3665: unsigned RXF12EID3 :1;
[; ;pic18f45k80.h: 3666: unsigned RXF12EID4 :1;
[; ;pic18f45k80.h: 3667: unsigned RXF12EID5 :1;
[; ;pic18f45k80.h: 3668: unsigned RXF12EID6 :1;
[; ;pic18f45k80.h: 3669: unsigned RXF12EID7 :1;
[; ;pic18f45k80.h: 3670: };
[; ;pic18f45k80.h: 3671: } RXF12EIDLbits_t;
[; ;pic18f45k80.h: 3672: extern volatile RXF12EIDLbits_t RXF12EIDLbits @ 0xE63;
[; ;pic18f45k80.h: 3761: extern volatile unsigned char RXF13SIDH @ 0xE64;
"3763
[; ;pic18f45k80.h: 3763: asm("RXF13SIDH equ 0E64h");
[; <" RXF13SIDH equ 0E64h ;# ">
[; ;pic18f45k80.h: 3766: typedef union {
[; ;pic18f45k80.h: 3767: struct {
[; ;pic18f45k80.h: 3768: unsigned SID :8;
[; ;pic18f45k80.h: 3769: };
[; ;pic18f45k80.h: 3770: struct {
[; ;pic18f45k80.h: 3771: unsigned SID3 :1;
[; ;pic18f45k80.h: 3772: unsigned SID4 :1;
[; ;pic18f45k80.h: 3773: unsigned SID5 :1;
[; ;pic18f45k80.h: 3774: unsigned SID6 :1;
[; ;pic18f45k80.h: 3775: unsigned SID7 :1;
[; ;pic18f45k80.h: 3776: unsigned SID8 :1;
[; ;pic18f45k80.h: 3777: unsigned SID9 :1;
[; ;pic18f45k80.h: 3778: unsigned SID10 :1;
[; ;pic18f45k80.h: 3779: };
[; ;pic18f45k80.h: 3780: struct {
[; ;pic18f45k80.h: 3781: unsigned RXF13SID3 :1;
[; ;pic18f45k80.h: 3782: unsigned RXF13SID4 :1;
[; ;pic18f45k80.h: 3783: unsigned RXF13SID5 :1;
[; ;pic18f45k80.h: 3784: unsigned RXF13SID6 :1;
[; ;pic18f45k80.h: 3785: unsigned RXF13SID7 :1;
[; ;pic18f45k80.h: 3786: unsigned RXF13SID8 :1;
[; ;pic18f45k80.h: 3787: unsigned RXF13SID9 :1;
[; ;pic18f45k80.h: 3788: unsigned RXF13SID10 :1;
[; ;pic18f45k80.h: 3789: };
[; ;pic18f45k80.h: 3790: } RXF13SIDHbits_t;
[; ;pic18f45k80.h: 3791: extern volatile RXF13SIDHbits_t RXF13SIDHbits @ 0xE64;
[; ;pic18f45k80.h: 3880: extern volatile unsigned char RXF13SIDL @ 0xE65;
"3882
[; ;pic18f45k80.h: 3882: asm("RXF13SIDL equ 0E65h");
[; <" RXF13SIDL equ 0E65h ;# ">
[; ;pic18f45k80.h: 3885: typedef union {
[; ;pic18f45k80.h: 3886: struct {
[; ;pic18f45k80.h: 3887: unsigned EID :2;
[; ;pic18f45k80.h: 3888: unsigned :1;
[; ;pic18f45k80.h: 3889: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 3890: unsigned :1;
[; ;pic18f45k80.h: 3891: unsigned SID :3;
[; ;pic18f45k80.h: 3892: };
[; ;pic18f45k80.h: 3893: struct {
[; ;pic18f45k80.h: 3894: unsigned EID16 :1;
[; ;pic18f45k80.h: 3895: unsigned EID17 :1;
[; ;pic18f45k80.h: 3896: unsigned :3;
[; ;pic18f45k80.h: 3897: unsigned SID0 :1;
[; ;pic18f45k80.h: 3898: unsigned SID1 :1;
[; ;pic18f45k80.h: 3899: unsigned SID2 :1;
[; ;pic18f45k80.h: 3900: };
[; ;pic18f45k80.h: 3901: struct {
[; ;pic18f45k80.h: 3902: unsigned RXF13EID16 :1;
[; ;pic18f45k80.h: 3903: unsigned RXF13EID17 :1;
[; ;pic18f45k80.h: 3904: unsigned :1;
[; ;pic18f45k80.h: 3905: unsigned RXF13EXIDEN :1;
[; ;pic18f45k80.h: 3906: unsigned :1;
[; ;pic18f45k80.h: 3907: unsigned RXF13SID0 :1;
[; ;pic18f45k80.h: 3908: unsigned RXF13SID1 :1;
[; ;pic18f45k80.h: 3909: unsigned RXF13SID2 :1;
[; ;pic18f45k80.h: 3910: };
[; ;pic18f45k80.h: 3911: } RXF13SIDLbits_t;
[; ;pic18f45k80.h: 3912: extern volatile RXF13SIDLbits_t RXF13SIDLbits @ 0xE65;
[; ;pic18f45k80.h: 3986: extern volatile unsigned char RXF13EIDH @ 0xE66;
"3988
[; ;pic18f45k80.h: 3988: asm("RXF13EIDH equ 0E66h");
[; <" RXF13EIDH equ 0E66h ;# ">
[; ;pic18f45k80.h: 3991: typedef union {
[; ;pic18f45k80.h: 3992: struct {
[; ;pic18f45k80.h: 3993: unsigned EID :8;
[; ;pic18f45k80.h: 3994: };
[; ;pic18f45k80.h: 3995: struct {
[; ;pic18f45k80.h: 3996: unsigned EID8 :1;
[; ;pic18f45k80.h: 3997: unsigned EID9 :1;
[; ;pic18f45k80.h: 3998: unsigned EID10 :1;
[; ;pic18f45k80.h: 3999: unsigned EID11 :1;
[; ;pic18f45k80.h: 4000: unsigned EID12 :1;
[; ;pic18f45k80.h: 4001: unsigned EID13 :1;
[; ;pic18f45k80.h: 4002: unsigned EID14 :1;
[; ;pic18f45k80.h: 4003: unsigned EID15 :1;
[; ;pic18f45k80.h: 4004: };
[; ;pic18f45k80.h: 4005: struct {
[; ;pic18f45k80.h: 4006: unsigned RXF13EID8 :1;
[; ;pic18f45k80.h: 4007: unsigned RXF13EID9 :1;
[; ;pic18f45k80.h: 4008: unsigned RXF13EID10 :1;
[; ;pic18f45k80.h: 4009: unsigned RXF13EID11 :1;
[; ;pic18f45k80.h: 4010: unsigned RXF13EID12 :1;
[; ;pic18f45k80.h: 4011: unsigned RXF13EID13 :1;
[; ;pic18f45k80.h: 4012: unsigned RXF13EID14 :1;
[; ;pic18f45k80.h: 4013: unsigned RXF13EID15 :1;
[; ;pic18f45k80.h: 4014: };
[; ;pic18f45k80.h: 4015: } RXF13EIDHbits_t;
[; ;pic18f45k80.h: 4016: extern volatile RXF13EIDHbits_t RXF13EIDHbits @ 0xE66;
[; ;pic18f45k80.h: 4105: extern volatile unsigned char RXF13EIDL @ 0xE67;
"4107
[; ;pic18f45k80.h: 4107: asm("RXF13EIDL equ 0E67h");
[; <" RXF13EIDL equ 0E67h ;# ">
[; ;pic18f45k80.h: 4110: typedef union {
[; ;pic18f45k80.h: 4111: struct {
[; ;pic18f45k80.h: 4112: unsigned EID :8;
[; ;pic18f45k80.h: 4113: };
[; ;pic18f45k80.h: 4114: struct {
[; ;pic18f45k80.h: 4115: unsigned EID0 :1;
[; ;pic18f45k80.h: 4116: unsigned EID1 :1;
[; ;pic18f45k80.h: 4117: unsigned EID2 :1;
[; ;pic18f45k80.h: 4118: unsigned EID3 :1;
[; ;pic18f45k80.h: 4119: unsigned EID4 :1;
[; ;pic18f45k80.h: 4120: unsigned EID5 :1;
[; ;pic18f45k80.h: 4121: unsigned EID6 :1;
[; ;pic18f45k80.h: 4122: unsigned EID7 :1;
[; ;pic18f45k80.h: 4123: };
[; ;pic18f45k80.h: 4124: struct {
[; ;pic18f45k80.h: 4125: unsigned RXF13EID0 :1;
[; ;pic18f45k80.h: 4126: unsigned RXF13EID1 :1;
[; ;pic18f45k80.h: 4127: unsigned RXF13EID2 :1;
[; ;pic18f45k80.h: 4128: unsigned RXF13EID3 :1;
[; ;pic18f45k80.h: 4129: unsigned RXF13EID4 :1;
[; ;pic18f45k80.h: 4130: unsigned RXF13EID5 :1;
[; ;pic18f45k80.h: 4131: unsigned RXF13EID6 :1;
[; ;pic18f45k80.h: 4132: unsigned RXF13EID7 :1;
[; ;pic18f45k80.h: 4133: };
[; ;pic18f45k80.h: 4134: } RXF13EIDLbits_t;
[; ;pic18f45k80.h: 4135: extern volatile RXF13EIDLbits_t RXF13EIDLbits @ 0xE67;
[; ;pic18f45k80.h: 4224: extern volatile unsigned char RXF14SIDH @ 0xE68;
"4226
[; ;pic18f45k80.h: 4226: asm("RXF14SIDH equ 0E68h");
[; <" RXF14SIDH equ 0E68h ;# ">
[; ;pic18f45k80.h: 4229: typedef union {
[; ;pic18f45k80.h: 4230: struct {
[; ;pic18f45k80.h: 4231: unsigned SID :8;
[; ;pic18f45k80.h: 4232: };
[; ;pic18f45k80.h: 4233: struct {
[; ;pic18f45k80.h: 4234: unsigned SID3 :1;
[; ;pic18f45k80.h: 4235: unsigned SID4 :1;
[; ;pic18f45k80.h: 4236: unsigned SID5 :1;
[; ;pic18f45k80.h: 4237: unsigned SID6 :1;
[; ;pic18f45k80.h: 4238: unsigned SID7 :1;
[; ;pic18f45k80.h: 4239: unsigned SID8 :1;
[; ;pic18f45k80.h: 4240: unsigned SID9 :1;
[; ;pic18f45k80.h: 4241: unsigned SID10 :1;
[; ;pic18f45k80.h: 4242: };
[; ;pic18f45k80.h: 4243: struct {
[; ;pic18f45k80.h: 4244: unsigned RXF14SID3 :1;
[; ;pic18f45k80.h: 4245: unsigned RXF14SID4 :1;
[; ;pic18f45k80.h: 4246: unsigned RXF14SID5 :1;
[; ;pic18f45k80.h: 4247: unsigned RXF14SID6 :1;
[; ;pic18f45k80.h: 4248: unsigned RXF14SID7 :1;
[; ;pic18f45k80.h: 4249: unsigned RXF14SID8 :1;
[; ;pic18f45k80.h: 4250: unsigned RXF14SID9 :1;
[; ;pic18f45k80.h: 4251: unsigned RXF14SID10 :1;
[; ;pic18f45k80.h: 4252: };
[; ;pic18f45k80.h: 4253: } RXF14SIDHbits_t;
[; ;pic18f45k80.h: 4254: extern volatile RXF14SIDHbits_t RXF14SIDHbits @ 0xE68;
[; ;pic18f45k80.h: 4343: extern volatile unsigned char RXF14SIDL @ 0xE69;
"4345
[; ;pic18f45k80.h: 4345: asm("RXF14SIDL equ 0E69h");
[; <" RXF14SIDL equ 0E69h ;# ">
[; ;pic18f45k80.h: 4348: typedef union {
[; ;pic18f45k80.h: 4349: struct {
[; ;pic18f45k80.h: 4350: unsigned EID :2;
[; ;pic18f45k80.h: 4351: unsigned :1;
[; ;pic18f45k80.h: 4352: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 4353: unsigned :1;
[; ;pic18f45k80.h: 4354: unsigned SID :3;
[; ;pic18f45k80.h: 4355: };
[; ;pic18f45k80.h: 4356: struct {
[; ;pic18f45k80.h: 4357: unsigned EID16 :1;
[; ;pic18f45k80.h: 4358: unsigned EID17 :1;
[; ;pic18f45k80.h: 4359: unsigned :3;
[; ;pic18f45k80.h: 4360: unsigned SID0 :1;
[; ;pic18f45k80.h: 4361: unsigned SID1 :1;
[; ;pic18f45k80.h: 4362: unsigned SID2 :1;
[; ;pic18f45k80.h: 4363: };
[; ;pic18f45k80.h: 4364: struct {
[; ;pic18f45k80.h: 4365: unsigned RXF14EID16 :1;
[; ;pic18f45k80.h: 4366: unsigned RXF14EID17 :1;
[; ;pic18f45k80.h: 4367: unsigned :1;
[; ;pic18f45k80.h: 4368: unsigned RXF14EXIDEN :1;
[; ;pic18f45k80.h: 4369: unsigned :1;
[; ;pic18f45k80.h: 4370: unsigned RXF14SID0 :1;
[; ;pic18f45k80.h: 4371: unsigned RXF14SID1 :1;
[; ;pic18f45k80.h: 4372: unsigned RXF14SID2 :1;
[; ;pic18f45k80.h: 4373: };
[; ;pic18f45k80.h: 4374: } RXF14SIDLbits_t;
[; ;pic18f45k80.h: 4375: extern volatile RXF14SIDLbits_t RXF14SIDLbits @ 0xE69;
[; ;pic18f45k80.h: 4449: extern volatile unsigned char RXF14EIDH @ 0xE6A;
"4451
[; ;pic18f45k80.h: 4451: asm("RXF14EIDH equ 0E6Ah");
[; <" RXF14EIDH equ 0E6Ah ;# ">
[; ;pic18f45k80.h: 4454: typedef union {
[; ;pic18f45k80.h: 4455: struct {
[; ;pic18f45k80.h: 4456: unsigned EID :8;
[; ;pic18f45k80.h: 4457: };
[; ;pic18f45k80.h: 4458: struct {
[; ;pic18f45k80.h: 4459: unsigned EID8 :1;
[; ;pic18f45k80.h: 4460: unsigned EID9 :1;
[; ;pic18f45k80.h: 4461: unsigned EID10 :1;
[; ;pic18f45k80.h: 4462: unsigned EID11 :1;
[; ;pic18f45k80.h: 4463: unsigned EID12 :1;
[; ;pic18f45k80.h: 4464: unsigned EID13 :1;
[; ;pic18f45k80.h: 4465: unsigned EID14 :1;
[; ;pic18f45k80.h: 4466: unsigned EID15 :1;
[; ;pic18f45k80.h: 4467: };
[; ;pic18f45k80.h: 4468: struct {
[; ;pic18f45k80.h: 4469: unsigned RXF14EID8 :1;
[; ;pic18f45k80.h: 4470: unsigned RXF14EID9 :1;
[; ;pic18f45k80.h: 4471: unsigned RXF14EID10 :1;
[; ;pic18f45k80.h: 4472: unsigned RXF14EID11 :1;
[; ;pic18f45k80.h: 4473: unsigned RXF14EID12 :1;
[; ;pic18f45k80.h: 4474: unsigned RXF14EID13 :1;
[; ;pic18f45k80.h: 4475: unsigned RXF14EID14 :1;
[; ;pic18f45k80.h: 4476: unsigned RXF14EID15 :1;
[; ;pic18f45k80.h: 4477: };
[; ;pic18f45k80.h: 4478: } RXF14EIDHbits_t;
[; ;pic18f45k80.h: 4479: extern volatile RXF14EIDHbits_t RXF14EIDHbits @ 0xE6A;
[; ;pic18f45k80.h: 4568: extern volatile unsigned char RXF14EIDL @ 0xE6B;
"4570
[; ;pic18f45k80.h: 4570: asm("RXF14EIDL equ 0E6Bh");
[; <" RXF14EIDL equ 0E6Bh ;# ">
[; ;pic18f45k80.h: 4573: typedef union {
[; ;pic18f45k80.h: 4574: struct {
[; ;pic18f45k80.h: 4575: unsigned EID :8;
[; ;pic18f45k80.h: 4576: };
[; ;pic18f45k80.h: 4577: struct {
[; ;pic18f45k80.h: 4578: unsigned EID0 :1;
[; ;pic18f45k80.h: 4579: unsigned EID1 :1;
[; ;pic18f45k80.h: 4580: unsigned EID2 :1;
[; ;pic18f45k80.h: 4581: unsigned EID3 :1;
[; ;pic18f45k80.h: 4582: unsigned EID4 :1;
[; ;pic18f45k80.h: 4583: unsigned EID5 :1;
[; ;pic18f45k80.h: 4584: unsigned EID6 :1;
[; ;pic18f45k80.h: 4585: unsigned EID7 :1;
[; ;pic18f45k80.h: 4586: };
[; ;pic18f45k80.h: 4587: struct {
[; ;pic18f45k80.h: 4588: unsigned RXF14EID0 :1;
[; ;pic18f45k80.h: 4589: unsigned RXF14EID1 :1;
[; ;pic18f45k80.h: 4590: unsigned RXF14EID2 :1;
[; ;pic18f45k80.h: 4591: unsigned RXF14EID3 :1;
[; ;pic18f45k80.h: 4592: unsigned RXF14EID4 :1;
[; ;pic18f45k80.h: 4593: unsigned RXF14EID5 :1;
[; ;pic18f45k80.h: 4594: unsigned RXF14EID6 :1;
[; ;pic18f45k80.h: 4595: unsigned RXF14EID7 :1;
[; ;pic18f45k80.h: 4596: };
[; ;pic18f45k80.h: 4597: } RXF14EIDLbits_t;
[; ;pic18f45k80.h: 4598: extern volatile RXF14EIDLbits_t RXF14EIDLbits @ 0xE6B;
[; ;pic18f45k80.h: 4687: extern volatile unsigned char RXF15SIDH @ 0xE6C;
"4689
[; ;pic18f45k80.h: 4689: asm("RXF15SIDH equ 0E6Ch");
[; <" RXF15SIDH equ 0E6Ch ;# ">
[; ;pic18f45k80.h: 4692: typedef union {
[; ;pic18f45k80.h: 4693: struct {
[; ;pic18f45k80.h: 4694: unsigned SID :8;
[; ;pic18f45k80.h: 4695: };
[; ;pic18f45k80.h: 4696: struct {
[; ;pic18f45k80.h: 4697: unsigned SID3 :1;
[; ;pic18f45k80.h: 4698: unsigned SID4 :1;
[; ;pic18f45k80.h: 4699: unsigned SID5 :1;
[; ;pic18f45k80.h: 4700: unsigned SID6 :1;
[; ;pic18f45k80.h: 4701: unsigned SID7 :1;
[; ;pic18f45k80.h: 4702: unsigned SID8 :1;
[; ;pic18f45k80.h: 4703: unsigned SID9 :1;
[; ;pic18f45k80.h: 4704: unsigned SID10 :1;
[; ;pic18f45k80.h: 4705: };
[; ;pic18f45k80.h: 4706: struct {
[; ;pic18f45k80.h: 4707: unsigned RXF15SID3 :1;
[; ;pic18f45k80.h: 4708: unsigned RXF15SID4 :1;
[; ;pic18f45k80.h: 4709: unsigned RXF15SID5 :1;
[; ;pic18f45k80.h: 4710: unsigned RXF15SID6 :1;
[; ;pic18f45k80.h: 4711: unsigned RXF15SID7 :1;
[; ;pic18f45k80.h: 4712: unsigned RXF15SID8 :1;
[; ;pic18f45k80.h: 4713: unsigned RXF15SID9 :1;
[; ;pic18f45k80.h: 4714: unsigned RXF15SID10 :1;
[; ;pic18f45k80.h: 4715: };
[; ;pic18f45k80.h: 4716: } RXF15SIDHbits_t;
[; ;pic18f45k80.h: 4717: extern volatile RXF15SIDHbits_t RXF15SIDHbits @ 0xE6C;
[; ;pic18f45k80.h: 4806: extern volatile unsigned char RXF15SIDL @ 0xE6D;
"4808
[; ;pic18f45k80.h: 4808: asm("RXF15SIDL equ 0E6Dh");
[; <" RXF15SIDL equ 0E6Dh ;# ">
[; ;pic18f45k80.h: 4811: typedef union {
[; ;pic18f45k80.h: 4812: struct {
[; ;pic18f45k80.h: 4813: unsigned EID :2;
[; ;pic18f45k80.h: 4814: unsigned :1;
[; ;pic18f45k80.h: 4815: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 4816: unsigned :1;
[; ;pic18f45k80.h: 4817: unsigned SID :3;
[; ;pic18f45k80.h: 4818: };
[; ;pic18f45k80.h: 4819: struct {
[; ;pic18f45k80.h: 4820: unsigned EID16 :1;
[; ;pic18f45k80.h: 4821: unsigned EID17 :1;
[; ;pic18f45k80.h: 4822: unsigned :3;
[; ;pic18f45k80.h: 4823: unsigned SID0 :1;
[; ;pic18f45k80.h: 4824: unsigned SID1 :1;
[; ;pic18f45k80.h: 4825: unsigned SID2 :1;
[; ;pic18f45k80.h: 4826: };
[; ;pic18f45k80.h: 4827: struct {
[; ;pic18f45k80.h: 4828: unsigned RXF15EID16 :1;
[; ;pic18f45k80.h: 4829: unsigned RXF15EID17 :1;
[; ;pic18f45k80.h: 4830: unsigned :1;
[; ;pic18f45k80.h: 4831: unsigned RXF15EXIDEN :1;
[; ;pic18f45k80.h: 4832: unsigned :1;
[; ;pic18f45k80.h: 4833: unsigned RXF15SID0 :1;
[; ;pic18f45k80.h: 4834: unsigned RXF15SID1 :1;
[; ;pic18f45k80.h: 4835: unsigned RXF15SID2 :1;
[; ;pic18f45k80.h: 4836: };
[; ;pic18f45k80.h: 4837: } RXF15SIDLbits_t;
[; ;pic18f45k80.h: 4838: extern volatile RXF15SIDLbits_t RXF15SIDLbits @ 0xE6D;
[; ;pic18f45k80.h: 4912: extern volatile unsigned char RXF15EIDH @ 0xE6E;
"4914
[; ;pic18f45k80.h: 4914: asm("RXF15EIDH equ 0E6Eh");
[; <" RXF15EIDH equ 0E6Eh ;# ">
[; ;pic18f45k80.h: 4917: typedef union {
[; ;pic18f45k80.h: 4918: struct {
[; ;pic18f45k80.h: 4919: unsigned RXFEID :8;
[; ;pic18f45k80.h: 4920: };
[; ;pic18f45k80.h: 4921: struct {
[; ;pic18f45k80.h: 4922: unsigned EID8 :1;
[; ;pic18f45k80.h: 4923: unsigned EID9 :1;
[; ;pic18f45k80.h: 4924: unsigned EID10 :1;
[; ;pic18f45k80.h: 4925: unsigned EID11 :1;
[; ;pic18f45k80.h: 4926: unsigned EID12 :1;
[; ;pic18f45k80.h: 4927: unsigned EID13 :1;
[; ;pic18f45k80.h: 4928: unsigned EID14 :1;
[; ;pic18f45k80.h: 4929: unsigned EID15 :1;
[; ;pic18f45k80.h: 4930: };
[; ;pic18f45k80.h: 4931: struct {
[; ;pic18f45k80.h: 4932: unsigned RXF15EID8 :1;
[; ;pic18f45k80.h: 4933: unsigned RXF15EID9 :1;
[; ;pic18f45k80.h: 4934: unsigned RXF15EID10 :1;
[; ;pic18f45k80.h: 4935: unsigned RXF15EID11 :1;
[; ;pic18f45k80.h: 4936: unsigned RXF15EID12 :1;
[; ;pic18f45k80.h: 4937: unsigned RXF15EID13 :1;
[; ;pic18f45k80.h: 4938: unsigned RXF15EID14 :1;
[; ;pic18f45k80.h: 4939: unsigned RXF15EID15 :1;
[; ;pic18f45k80.h: 4940: };
[; ;pic18f45k80.h: 4941: } RXF15EIDHbits_t;
[; ;pic18f45k80.h: 4942: extern volatile RXF15EIDHbits_t RXF15EIDHbits @ 0xE6E;
[; ;pic18f45k80.h: 5031: extern volatile unsigned char RXF15EIDL @ 0xE6F;
"5033
[; ;pic18f45k80.h: 5033: asm("RXF15EIDL equ 0E6Fh");
[; <" RXF15EIDL equ 0E6Fh ;# ">
[; ;pic18f45k80.h: 5036: typedef union {
[; ;pic18f45k80.h: 5037: struct {
[; ;pic18f45k80.h: 5038: unsigned EID :8;
[; ;pic18f45k80.h: 5039: };
[; ;pic18f45k80.h: 5040: struct {
[; ;pic18f45k80.h: 5041: unsigned EID0 :1;
[; ;pic18f45k80.h: 5042: unsigned EID1 :1;
[; ;pic18f45k80.h: 5043: unsigned EID2 :1;
[; ;pic18f45k80.h: 5044: unsigned EID3 :1;
[; ;pic18f45k80.h: 5045: unsigned EID4 :1;
[; ;pic18f45k80.h: 5046: unsigned EID5 :1;
[; ;pic18f45k80.h: 5047: unsigned EID6 :1;
[; ;pic18f45k80.h: 5048: unsigned EID7 :1;
[; ;pic18f45k80.h: 5049: };
[; ;pic18f45k80.h: 5050: struct {
[; ;pic18f45k80.h: 5051: unsigned RXF15EID0 :1;
[; ;pic18f45k80.h: 5052: unsigned RXF15EID1 :1;
[; ;pic18f45k80.h: 5053: unsigned RXF15EID2 :1;
[; ;pic18f45k80.h: 5054: unsigned RXF15EID3 :1;
[; ;pic18f45k80.h: 5055: unsigned RXF15EID4 :1;
[; ;pic18f45k80.h: 5056: unsigned RXF15EID5 :1;
[; ;pic18f45k80.h: 5057: unsigned RXF15EID6 :1;
[; ;pic18f45k80.h: 5058: unsigned RXF15EID7 :1;
[; ;pic18f45k80.h: 5059: };
[; ;pic18f45k80.h: 5060: } RXF15EIDLbits_t;
[; ;pic18f45k80.h: 5061: extern volatile RXF15EIDLbits_t RXF15EIDLbits @ 0xE6F;
[; ;pic18f45k80.h: 5150: extern volatile unsigned char SDFLC @ 0xE70;
"5152
[; ;pic18f45k80.h: 5152: asm("SDFLC equ 0E70h");
[; <" SDFLC equ 0E70h ;# ">
[; ;pic18f45k80.h: 5155: typedef union {
[; ;pic18f45k80.h: 5156: struct {
[; ;pic18f45k80.h: 5157: unsigned FLC :5;
[; ;pic18f45k80.h: 5158: };
[; ;pic18f45k80.h: 5159: struct {
[; ;pic18f45k80.h: 5160: unsigned FLC0 :1;
[; ;pic18f45k80.h: 5161: unsigned FLC1 :1;
[; ;pic18f45k80.h: 5162: unsigned FLC2 :1;
[; ;pic18f45k80.h: 5163: unsigned FLC3 :1;
[; ;pic18f45k80.h: 5164: unsigned FLC4 :1;
[; ;pic18f45k80.h: 5165: };
[; ;pic18f45k80.h: 5166: } SDFLCbits_t;
[; ;pic18f45k80.h: 5167: extern volatile SDFLCbits_t SDFLCbits @ 0xE70;
[; ;pic18f45k80.h: 5201: extern volatile unsigned char RXFBCON0 @ 0xE71;
"5203
[; ;pic18f45k80.h: 5203: asm("RXFBCON0 equ 0E71h");
[; <" RXFBCON0 equ 0E71h ;# ">
[; ;pic18f45k80.h: 5206: typedef union {
[; ;pic18f45k80.h: 5207: struct {
[; ;pic18f45k80.h: 5208: unsigned F0BP :4;
[; ;pic18f45k80.h: 5209: unsigned F1BP :4;
[; ;pic18f45k80.h: 5210: };
[; ;pic18f45k80.h: 5211: struct {
[; ;pic18f45k80.h: 5212: unsigned F0BP_0 :1;
[; ;pic18f45k80.h: 5213: unsigned F0BP_1 :1;
[; ;pic18f45k80.h: 5214: unsigned F0BP_2 :1;
[; ;pic18f45k80.h: 5215: unsigned F0BP_3 :1;
[; ;pic18f45k80.h: 5216: unsigned F1BP_0 :1;
[; ;pic18f45k80.h: 5217: unsigned F1BP_1 :1;
[; ;pic18f45k80.h: 5218: unsigned F1BP_2 :1;
[; ;pic18f45k80.h: 5219: unsigned F1BP_3 :1;
[; ;pic18f45k80.h: 5220: };
[; ;pic18f45k80.h: 5221: struct {
[; ;pic18f45k80.h: 5222: unsigned F0BP_01 :1;
[; ;pic18f45k80.h: 5223: };
[; ;pic18f45k80.h: 5224: } RXFBCON0bits_t;
[; ;pic18f45k80.h: 5225: extern volatile RXFBCON0bits_t RXFBCON0bits @ 0xE71;
[; ;pic18f45k80.h: 5284: extern volatile unsigned char RXFBCON1 @ 0xE72;
"5286
[; ;pic18f45k80.h: 5286: asm("RXFBCON1 equ 0E72h");
[; <" RXFBCON1 equ 0E72h ;# ">
[; ;pic18f45k80.h: 5289: typedef union {
[; ;pic18f45k80.h: 5290: struct {
[; ;pic18f45k80.h: 5291: unsigned F2BP :4;
[; ;pic18f45k80.h: 5292: unsigned F3BP :4;
[; ;pic18f45k80.h: 5293: };
[; ;pic18f45k80.h: 5294: struct {
[; ;pic18f45k80.h: 5295: unsigned F2BP_0 :1;
[; ;pic18f45k80.h: 5296: unsigned F2BP_1 :1;
[; ;pic18f45k80.h: 5297: unsigned F2BP_2 :1;
[; ;pic18f45k80.h: 5298: unsigned F2BP_3 :1;
[; ;pic18f45k80.h: 5299: unsigned F3BP_0 :1;
[; ;pic18f45k80.h: 5300: unsigned F3BP_1 :1;
[; ;pic18f45k80.h: 5301: unsigned F3BP_2 :1;
[; ;pic18f45k80.h: 5302: unsigned F3BP_3 :1;
[; ;pic18f45k80.h: 5303: };
[; ;pic18f45k80.h: 5304: struct {
[; ;pic18f45k80.h: 5305: unsigned F2BP_01 :1;
[; ;pic18f45k80.h: 5306: };
[; ;pic18f45k80.h: 5307: } RXFBCON1bits_t;
[; ;pic18f45k80.h: 5308: extern volatile RXFBCON1bits_t RXFBCON1bits @ 0xE72;
[; ;pic18f45k80.h: 5367: extern volatile unsigned char RXFBCON2 @ 0xE73;
"5369
[; ;pic18f45k80.h: 5369: asm("RXFBCON2 equ 0E73h");
[; <" RXFBCON2 equ 0E73h ;# ">
[; ;pic18f45k80.h: 5372: typedef union {
[; ;pic18f45k80.h: 5373: struct {
[; ;pic18f45k80.h: 5374: unsigned F4BP :4;
[; ;pic18f45k80.h: 5375: unsigned F5BP :4;
[; ;pic18f45k80.h: 5376: };
[; ;pic18f45k80.h: 5377: struct {
[; ;pic18f45k80.h: 5378: unsigned F4BP_0 :1;
[; ;pic18f45k80.h: 5379: unsigned F4BP_1 :1;
[; ;pic18f45k80.h: 5380: unsigned F4BP_2 :1;
[; ;pic18f45k80.h: 5381: unsigned F4BP_3 :1;
[; ;pic18f45k80.h: 5382: unsigned F5BP_0 :1;
[; ;pic18f45k80.h: 5383: unsigned F5BP_1 :1;
[; ;pic18f45k80.h: 5384: unsigned F5BP_2 :1;
[; ;pic18f45k80.h: 5385: unsigned F5BP_3 :1;
[; ;pic18f45k80.h: 5386: };
[; ;pic18f45k80.h: 5387: struct {
[; ;pic18f45k80.h: 5388: unsigned F4BP_01 :1;
[; ;pic18f45k80.h: 5389: };
[; ;pic18f45k80.h: 5390: } RXFBCON2bits_t;
[; ;pic18f45k80.h: 5391: extern volatile RXFBCON2bits_t RXFBCON2bits @ 0xE73;
[; ;pic18f45k80.h: 5450: extern volatile unsigned char RXFBCON3 @ 0xE74;
"5452
[; ;pic18f45k80.h: 5452: asm("RXFBCON3 equ 0E74h");
[; <" RXFBCON3 equ 0E74h ;# ">
[; ;pic18f45k80.h: 5455: typedef union {
[; ;pic18f45k80.h: 5456: struct {
[; ;pic18f45k80.h: 5457: unsigned F6BP :4;
[; ;pic18f45k80.h: 5458: unsigned F7BP :4;
[; ;pic18f45k80.h: 5459: };
[; ;pic18f45k80.h: 5460: struct {
[; ;pic18f45k80.h: 5461: unsigned F6BP_0 :1;
[; ;pic18f45k80.h: 5462: unsigned F6BP_1 :1;
[; ;pic18f45k80.h: 5463: unsigned F6BP_2 :1;
[; ;pic18f45k80.h: 5464: unsigned F6BP_3 :1;
[; ;pic18f45k80.h: 5465: unsigned F7BP_0 :1;
[; ;pic18f45k80.h: 5466: unsigned F7BP_1 :1;
[; ;pic18f45k80.h: 5467: unsigned F7BP_2 :1;
[; ;pic18f45k80.h: 5468: unsigned F7BP_3 :1;
[; ;pic18f45k80.h: 5469: };
[; ;pic18f45k80.h: 5470: struct {
[; ;pic18f45k80.h: 5471: unsigned F6BP_01 :1;
[; ;pic18f45k80.h: 5472: };
[; ;pic18f45k80.h: 5473: } RXFBCON3bits_t;
[; ;pic18f45k80.h: 5474: extern volatile RXFBCON3bits_t RXFBCON3bits @ 0xE74;
[; ;pic18f45k80.h: 5533: extern volatile unsigned char RXFBCON4 @ 0xE75;
"5535
[; ;pic18f45k80.h: 5535: asm("RXFBCON4 equ 0E75h");
[; <" RXFBCON4 equ 0E75h ;# ">
[; ;pic18f45k80.h: 5538: typedef union {
[; ;pic18f45k80.h: 5539: struct {
[; ;pic18f45k80.h: 5540: unsigned F8BP :4;
[; ;pic18f45k80.h: 5541: unsigned F9BP :4;
[; ;pic18f45k80.h: 5542: };
[; ;pic18f45k80.h: 5543: struct {
[; ;pic18f45k80.h: 5544: unsigned F8BP_0 :1;
[; ;pic18f45k80.h: 5545: unsigned F8BP_1 :1;
[; ;pic18f45k80.h: 5546: unsigned F8BP_2 :1;
[; ;pic18f45k80.h: 5547: unsigned F8BP_3 :1;
[; ;pic18f45k80.h: 5548: unsigned F9BP_0 :1;
[; ;pic18f45k80.h: 5549: unsigned F9BP_1 :1;
[; ;pic18f45k80.h: 5550: unsigned F9BP_2 :1;
[; ;pic18f45k80.h: 5551: unsigned F9BP_3 :1;
[; ;pic18f45k80.h: 5552: };
[; ;pic18f45k80.h: 5553: struct {
[; ;pic18f45k80.h: 5554: unsigned F8BP_01 :1;
[; ;pic18f45k80.h: 5555: };
[; ;pic18f45k80.h: 5556: } RXFBCON4bits_t;
[; ;pic18f45k80.h: 5557: extern volatile RXFBCON4bits_t RXFBCON4bits @ 0xE75;
[; ;pic18f45k80.h: 5616: extern volatile unsigned char RXFBCON5 @ 0xE76;
"5618
[; ;pic18f45k80.h: 5618: asm("RXFBCON5 equ 0E76h");
[; <" RXFBCON5 equ 0E76h ;# ">
[; ;pic18f45k80.h: 5621: typedef union {
[; ;pic18f45k80.h: 5622: struct {
[; ;pic18f45k80.h: 5623: unsigned F10BP :4;
[; ;pic18f45k80.h: 5624: unsigned F11BP :4;
[; ;pic18f45k80.h: 5625: };
[; ;pic18f45k80.h: 5626: struct {
[; ;pic18f45k80.h: 5627: unsigned F10BP_0 :1;
[; ;pic18f45k80.h: 5628: unsigned F10BP_1 :1;
[; ;pic18f45k80.h: 5629: unsigned F10BP_2 :1;
[; ;pic18f45k80.h: 5630: unsigned F10BP_3 :1;
[; ;pic18f45k80.h: 5631: unsigned F11BP_0 :1;
[; ;pic18f45k80.h: 5632: unsigned F11BP_1 :1;
[; ;pic18f45k80.h: 5633: unsigned F11BP_2 :1;
[; ;pic18f45k80.h: 5634: unsigned F11BP_3 :1;
[; ;pic18f45k80.h: 5635: };
[; ;pic18f45k80.h: 5636: struct {
[; ;pic18f45k80.h: 5637: unsigned F10BP_01 :1;
[; ;pic18f45k80.h: 5638: };
[; ;pic18f45k80.h: 5639: } RXFBCON5bits_t;
[; ;pic18f45k80.h: 5640: extern volatile RXFBCON5bits_t RXFBCON5bits @ 0xE76;
[; ;pic18f45k80.h: 5699: extern volatile unsigned char RXFBCON6 @ 0xE77;
"5701
[; ;pic18f45k80.h: 5701: asm("RXFBCON6 equ 0E77h");
[; <" RXFBCON6 equ 0E77h ;# ">
[; ;pic18f45k80.h: 5704: typedef union {
[; ;pic18f45k80.h: 5705: struct {
[; ;pic18f45k80.h: 5706: unsigned F12BP :4;
[; ;pic18f45k80.h: 5707: unsigned F13BP :4;
[; ;pic18f45k80.h: 5708: };
[; ;pic18f45k80.h: 5709: struct {
[; ;pic18f45k80.h: 5710: unsigned F12BP_0 :1;
[; ;pic18f45k80.h: 5711: unsigned F12BP_1 :1;
[; ;pic18f45k80.h: 5712: unsigned F12BP_2 :1;
[; ;pic18f45k80.h: 5713: unsigned F12BP_3 :1;
[; ;pic18f45k80.h: 5714: unsigned F13BP_0 :1;
[; ;pic18f45k80.h: 5715: unsigned F13BP_1 :1;
[; ;pic18f45k80.h: 5716: unsigned F13BP_2 :1;
[; ;pic18f45k80.h: 5717: unsigned F13BP_3 :1;
[; ;pic18f45k80.h: 5718: };
[; ;pic18f45k80.h: 5719: struct {
[; ;pic18f45k80.h: 5720: unsigned F12BP_01 :1;
[; ;pic18f45k80.h: 5721: };
[; ;pic18f45k80.h: 5722: } RXFBCON6bits_t;
[; ;pic18f45k80.h: 5723: extern volatile RXFBCON6bits_t RXFBCON6bits @ 0xE77;
[; ;pic18f45k80.h: 5782: extern volatile unsigned char RXFBCON7 @ 0xE78;
"5784
[; ;pic18f45k80.h: 5784: asm("RXFBCON7 equ 0E78h");
[; <" RXFBCON7 equ 0E78h ;# ">
[; ;pic18f45k80.h: 5787: typedef union {
[; ;pic18f45k80.h: 5788: struct {
[; ;pic18f45k80.h: 5789: unsigned F14BP :4;
[; ;pic18f45k80.h: 5790: unsigned F15BP :4;
[; ;pic18f45k80.h: 5791: };
[; ;pic18f45k80.h: 5792: struct {
[; ;pic18f45k80.h: 5793: unsigned F14BP_0 :1;
[; ;pic18f45k80.h: 5794: unsigned F14BP_1 :1;
[; ;pic18f45k80.h: 5795: unsigned F14BP_2 :1;
[; ;pic18f45k80.h: 5796: unsigned F14BP_3 :1;
[; ;pic18f45k80.h: 5797: unsigned F15BP_0 :1;
[; ;pic18f45k80.h: 5798: unsigned F15BP_1 :1;
[; ;pic18f45k80.h: 5799: unsigned F15BP_2 :1;
[; ;pic18f45k80.h: 5800: unsigned F15BP_3 :1;
[; ;pic18f45k80.h: 5801: };
[; ;pic18f45k80.h: 5802: struct {
[; ;pic18f45k80.h: 5803: unsigned F14BP_01 :1;
[; ;pic18f45k80.h: 5804: };
[; ;pic18f45k80.h: 5805: } RXFBCON7bits_t;
[; ;pic18f45k80.h: 5806: extern volatile RXFBCON7bits_t RXFBCON7bits @ 0xE78;
[; ;pic18f45k80.h: 5865: extern volatile unsigned char MSEL0 @ 0xE79;
"5867
[; ;pic18f45k80.h: 5867: asm("MSEL0 equ 0E79h");
[; <" MSEL0 equ 0E79h ;# ">
[; ;pic18f45k80.h: 5870: typedef union {
[; ;pic18f45k80.h: 5871: struct {
[; ;pic18f45k80.h: 5872: unsigned FIL0 :2;
[; ;pic18f45k80.h: 5873: unsigned FIL1 :2;
[; ;pic18f45k80.h: 5874: unsigned FIL2 :2;
[; ;pic18f45k80.h: 5875: unsigned FIL3 :2;
[; ;pic18f45k80.h: 5876: };
[; ;pic18f45k80.h: 5877: struct {
[; ;pic18f45k80.h: 5878: unsigned FIL0_0 :1;
[; ;pic18f45k80.h: 5879: unsigned FIL0_1 :1;
[; ;pic18f45k80.h: 5880: unsigned FIL1_0 :1;
[; ;pic18f45k80.h: 5881: unsigned FIL1_1 :1;
[; ;pic18f45k80.h: 5882: unsigned FIL2_0 :1;
[; ;pic18f45k80.h: 5883: unsigned FIL2_1 :1;
[; ;pic18f45k80.h: 5884: unsigned FIL3_0 :1;
[; ;pic18f45k80.h: 5885: unsigned FIL3_1 :1;
[; ;pic18f45k80.h: 5886: };
[; ;pic18f45k80.h: 5887: } MSEL0bits_t;
[; ;pic18f45k80.h: 5888: extern volatile MSEL0bits_t MSEL0bits @ 0xE79;
[; ;pic18f45k80.h: 5952: extern volatile unsigned char MSEL1 @ 0xE7A;
"5954
[; ;pic18f45k80.h: 5954: asm("MSEL1 equ 0E7Ah");
[; <" MSEL1 equ 0E7Ah ;# ">
[; ;pic18f45k80.h: 5957: typedef union {
[; ;pic18f45k80.h: 5958: struct {
[; ;pic18f45k80.h: 5959: unsigned FIL4 :2;
[; ;pic18f45k80.h: 5960: unsigned FIL5 :2;
[; ;pic18f45k80.h: 5961: unsigned FIL6 :2;
[; ;pic18f45k80.h: 5962: unsigned FIL7 :2;
[; ;pic18f45k80.h: 5963: };
[; ;pic18f45k80.h: 5964: struct {
[; ;pic18f45k80.h: 5965: unsigned FIL4_0 :1;
[; ;pic18f45k80.h: 5966: unsigned FIL4_1 :1;
[; ;pic18f45k80.h: 5967: unsigned FIL5_0 :1;
[; ;pic18f45k80.h: 5968: unsigned FIL5_1 :1;
[; ;pic18f45k80.h: 5969: unsigned FIL6_0 :1;
[; ;pic18f45k80.h: 5970: unsigned FIL6_1 :1;
[; ;pic18f45k80.h: 5971: unsigned FIL7_0 :1;
[; ;pic18f45k80.h: 5972: unsigned FIL7_1 :1;
[; ;pic18f45k80.h: 5973: };
[; ;pic18f45k80.h: 5974: } MSEL1bits_t;
[; ;pic18f45k80.h: 5975: extern volatile MSEL1bits_t MSEL1bits @ 0xE7A;
[; ;pic18f45k80.h: 6039: extern volatile unsigned char MSEL2 @ 0xE7B;
"6041
[; ;pic18f45k80.h: 6041: asm("MSEL2 equ 0E7Bh");
[; <" MSEL2 equ 0E7Bh ;# ">
[; ;pic18f45k80.h: 6044: typedef union {
[; ;pic18f45k80.h: 6045: struct {
[; ;pic18f45k80.h: 6046: unsigned FIL8 :2;
[; ;pic18f45k80.h: 6047: unsigned FIL9 :2;
[; ;pic18f45k80.h: 6048: unsigned FIL10 :2;
[; ;pic18f45k80.h: 6049: unsigned FIL11 :2;
[; ;pic18f45k80.h: 6050: };
[; ;pic18f45k80.h: 6051: struct {
[; ;pic18f45k80.h: 6052: unsigned FIL8_0 :1;
[; ;pic18f45k80.h: 6053: unsigned FIL8_1 :1;
[; ;pic18f45k80.h: 6054: unsigned FIL9_0 :1;
[; ;pic18f45k80.h: 6055: unsigned FIL9_1 :1;
[; ;pic18f45k80.h: 6056: unsigned FIL10_0 :1;
[; ;pic18f45k80.h: 6057: unsigned FIL10_1 :1;
[; ;pic18f45k80.h: 6058: unsigned FIL11_0 :1;
[; ;pic18f45k80.h: 6059: unsigned FIL11_1 :1;
[; ;pic18f45k80.h: 6060: };
[; ;pic18f45k80.h: 6061: } MSEL2bits_t;
[; ;pic18f45k80.h: 6062: extern volatile MSEL2bits_t MSEL2bits @ 0xE7B;
[; ;pic18f45k80.h: 6126: extern volatile unsigned char MSEL3 @ 0xE7C;
"6128
[; ;pic18f45k80.h: 6128: asm("MSEL3 equ 0E7Ch");
[; <" MSEL3 equ 0E7Ch ;# ">
[; ;pic18f45k80.h: 6131: typedef union {
[; ;pic18f45k80.h: 6132: struct {
[; ;pic18f45k80.h: 6133: unsigned FIL12 :2;
[; ;pic18f45k80.h: 6134: unsigned FIL13 :2;
[; ;pic18f45k80.h: 6135: unsigned FIL14 :2;
[; ;pic18f45k80.h: 6136: unsigned FIL15 :2;
[; ;pic18f45k80.h: 6137: };
[; ;pic18f45k80.h: 6138: struct {
[; ;pic18f45k80.h: 6139: unsigned FIL12_0 :1;
[; ;pic18f45k80.h: 6140: unsigned FIL12_1 :1;
[; ;pic18f45k80.h: 6141: unsigned FIL13_0 :1;
[; ;pic18f45k80.h: 6142: unsigned FIL13_1 :1;
[; ;pic18f45k80.h: 6143: unsigned FIL14_0 :1;
[; ;pic18f45k80.h: 6144: unsigned FIL14_1 :1;
[; ;pic18f45k80.h: 6145: unsigned FIL15_0 :1;
[; ;pic18f45k80.h: 6146: unsigned FIL15_1 :1;
[; ;pic18f45k80.h: 6147: };
[; ;pic18f45k80.h: 6148: } MSEL3bits_t;
[; ;pic18f45k80.h: 6149: extern volatile MSEL3bits_t MSEL3bits @ 0xE7C;
[; ;pic18f45k80.h: 6213: extern volatile unsigned char BSEL0 @ 0xE7D;
"6215
[; ;pic18f45k80.h: 6215: asm("BSEL0 equ 0E7Dh");
[; <" BSEL0 equ 0E7Dh ;# ">
[; ;pic18f45k80.h: 6218: typedef union {
[; ;pic18f45k80.h: 6219: struct {
[; ;pic18f45k80.h: 6220: unsigned :2;
[; ;pic18f45k80.h: 6221: unsigned B0TXEN :1;
[; ;pic18f45k80.h: 6222: unsigned B1TXEN :1;
[; ;pic18f45k80.h: 6223: unsigned B2TXEN :1;
[; ;pic18f45k80.h: 6224: unsigned B3TXEN :1;
[; ;pic18f45k80.h: 6225: unsigned B4TXEN :1;
[; ;pic18f45k80.h: 6226: unsigned B5TXEN :1;
[; ;pic18f45k80.h: 6227: };
[; ;pic18f45k80.h: 6228: } BSEL0bits_t;
[; ;pic18f45k80.h: 6229: extern volatile BSEL0bits_t BSEL0bits @ 0xE7D;
[; ;pic18f45k80.h: 6263: extern volatile unsigned char BIE0 @ 0xE7E;
"6265
[; ;pic18f45k80.h: 6265: asm("BIE0 equ 0E7Eh");
[; <" BIE0 equ 0E7Eh ;# ">
[; ;pic18f45k80.h: 6268: typedef union {
[; ;pic18f45k80.h: 6269: struct {
[; ;pic18f45k80.h: 6270: unsigned RXB0IE :1;
[; ;pic18f45k80.h: 6271: unsigned RXB1IE :1;
[; ;pic18f45k80.h: 6272: unsigned B0IE :1;
[; ;pic18f45k80.h: 6273: unsigned B1IE :1;
[; ;pic18f45k80.h: 6274: unsigned B2IE :1;
[; ;pic18f45k80.h: 6275: unsigned B3IE :1;
[; ;pic18f45k80.h: 6276: unsigned B4IE :1;
[; ;pic18f45k80.h: 6277: unsigned B5IE :1;
[; ;pic18f45k80.h: 6278: };
[; ;pic18f45k80.h: 6279: struct {
[; ;pic18f45k80.h: 6280: unsigned DRXB0IE :1;
[; ;pic18f45k80.h: 6281: unsigned DRXB1IE :1;
[; ;pic18f45k80.h: 6282: };
[; ;pic18f45k80.h: 6283: } BIE0bits_t;
[; ;pic18f45k80.h: 6284: extern volatile BIE0bits_t BIE0bits @ 0xE7E;
[; ;pic18f45k80.h: 6338: extern volatile unsigned char TXBIE @ 0xE7F;
"6340
[; ;pic18f45k80.h: 6340: asm("TXBIE equ 0E7Fh");
[; <" TXBIE equ 0E7Fh ;# ">
[; ;pic18f45k80.h: 6343: typedef union {
[; ;pic18f45k80.h: 6344: struct {
[; ;pic18f45k80.h: 6345: unsigned :2;
[; ;pic18f45k80.h: 6346: unsigned TXB0IE :1;
[; ;pic18f45k80.h: 6347: unsigned TXB1IE :1;
[; ;pic18f45k80.h: 6348: unsigned TXB2IE :1;
[; ;pic18f45k80.h: 6349: };
[; ;pic18f45k80.h: 6350: struct {
[; ;pic18f45k80.h: 6351: unsigned :2;
[; ;pic18f45k80.h: 6352: unsigned TX0IE :1;
[; ;pic18f45k80.h: 6353: unsigned TX1IE :1;
[; ;pic18f45k80.h: 6354: unsigned TX2IE :1;
[; ;pic18f45k80.h: 6355: };
[; ;pic18f45k80.h: 6356: } TXBIEbits_t;
[; ;pic18f45k80.h: 6357: extern volatile TXBIEbits_t TXBIEbits @ 0xE7F;
[; ;pic18f45k80.h: 6391: extern volatile unsigned char B0CON @ 0xE80;
"6393
[; ;pic18f45k80.h: 6393: asm("B0CON equ 0E80h");
[; <" B0CON equ 0E80h ;# ">
[; ;pic18f45k80.h: 6396: typedef union {
[; ;pic18f45k80.h: 6397: struct {
[; ;pic18f45k80.h: 6398: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f45k80.h: 6399: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f45k80.h: 6400: unsigned FILHIT2_RTREN :1;
[; ;pic18f45k80.h: 6401: unsigned FILHIT3_TXREQ :1;
[; ;pic18f45k80.h: 6402: unsigned FILHIT4_TXERR :1;
[; ;pic18f45k80.h: 6403: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f45k80.h: 6404: unsigned RXM1_TXABT :1;
[; ;pic18f45k80.h: 6405: unsigned RXFUL_TXBIF :1;
[; ;pic18f45k80.h: 6406: };
[; ;pic18f45k80.h: 6407: struct {
[; ;pic18f45k80.h: 6408: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 6409: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 6410: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 6411: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 6412: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 6413: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 6414: unsigned RXM1 :1;
[; ;pic18f45k80.h: 6415: unsigned RXFUL :1;
[; ;pic18f45k80.h: 6416: };
[; ;pic18f45k80.h: 6417: struct {
[; ;pic18f45k80.h: 6418: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 6419: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 6420: unsigned RTREN :1;
[; ;pic18f45k80.h: 6421: unsigned TXREQ :1;
[; ;pic18f45k80.h: 6422: unsigned TXERR :1;
[; ;pic18f45k80.h: 6423: unsigned TXLARB :1;
[; ;pic18f45k80.h: 6424: unsigned TXABT :1;
[; ;pic18f45k80.h: 6425: unsigned TXBIF :1;
[; ;pic18f45k80.h: 6426: };
[; ;pic18f45k80.h: 6427: struct {
[; ;pic18f45k80.h: 6428: unsigned B0FILHIT0 :1;
[; ;pic18f45k80.h: 6429: unsigned B0FILHIT1 :1;
[; ;pic18f45k80.h: 6430: unsigned B0FILHIT2 :1;
[; ;pic18f45k80.h: 6431: unsigned B0FILHIT3 :1;
[; ;pic18f45k80.h: 6432: unsigned B0FILHIT4 :1;
[; ;pic18f45k80.h: 6433: unsigned B0RTRRO :1;
[; ;pic18f45k80.h: 6434: unsigned B0RXM1 :1;
[; ;pic18f45k80.h: 6435: unsigned B0RXFUL :1;
[; ;pic18f45k80.h: 6436: };
[; ;pic18f45k80.h: 6437: struct {
[; ;pic18f45k80.h: 6438: unsigned B0TXPRI0 :1;
[; ;pic18f45k80.h: 6439: unsigned B0TXPRI1 :1;
[; ;pic18f45k80.h: 6440: unsigned B0RTREN :1;
[; ;pic18f45k80.h: 6441: unsigned B0TXREQ :1;
[; ;pic18f45k80.h: 6442: unsigned B0TXERR :1;
[; ;pic18f45k80.h: 6443: unsigned B0TXLARB :1;
[; ;pic18f45k80.h: 6444: unsigned B0TXABT :1;
[; ;pic18f45k80.h: 6445: unsigned B0TXB3IF :1;
[; ;pic18f45k80.h: 6446: };
[; ;pic18f45k80.h: 6447: } B0CONbits_t;
[; ;pic18f45k80.h: 6448: extern volatile B0CONbits_t B0CONbits @ 0xE80;
[; ;pic18f45k80.h: 6652: extern volatile unsigned char B0SIDH @ 0xE81;
"6654
[; ;pic18f45k80.h: 6654: asm("B0SIDH equ 0E81h");
[; <" B0SIDH equ 0E81h ;# ">
[; ;pic18f45k80.h: 6657: typedef union {
[; ;pic18f45k80.h: 6658: struct {
[; ;pic18f45k80.h: 6659: unsigned SID :8;
[; ;pic18f45k80.h: 6660: };
[; ;pic18f45k80.h: 6661: struct {
[; ;pic18f45k80.h: 6662: unsigned SID3 :1;
[; ;pic18f45k80.h: 6663: unsigned SID4 :1;
[; ;pic18f45k80.h: 6664: unsigned SID5 :1;
[; ;pic18f45k80.h: 6665: unsigned SID6 :1;
[; ;pic18f45k80.h: 6666: unsigned SID7 :1;
[; ;pic18f45k80.h: 6667: unsigned SID8 :1;
[; ;pic18f45k80.h: 6668: unsigned SID9 :1;
[; ;pic18f45k80.h: 6669: unsigned SID10 :1;
[; ;pic18f45k80.h: 6670: };
[; ;pic18f45k80.h: 6671: struct {
[; ;pic18f45k80.h: 6672: unsigned B0SID3 :1;
[; ;pic18f45k80.h: 6673: unsigned B0SID4 :1;
[; ;pic18f45k80.h: 6674: unsigned B0SID5 :1;
[; ;pic18f45k80.h: 6675: unsigned B0SID6 :1;
[; ;pic18f45k80.h: 6676: unsigned B0SID7 :1;
[; ;pic18f45k80.h: 6677: unsigned B0SID8 :1;
[; ;pic18f45k80.h: 6678: unsigned B0SID9 :1;
[; ;pic18f45k80.h: 6679: unsigned B0SID10 :1;
[; ;pic18f45k80.h: 6680: };
[; ;pic18f45k80.h: 6681: } B0SIDHbits_t;
[; ;pic18f45k80.h: 6682: extern volatile B0SIDHbits_t B0SIDHbits @ 0xE81;
[; ;pic18f45k80.h: 6771: extern volatile unsigned char B0SIDL @ 0xE82;
"6773
[; ;pic18f45k80.h: 6773: asm("B0SIDL equ 0E82h");
[; <" B0SIDL equ 0E82h ;# ">
[; ;pic18f45k80.h: 6776: typedef union {
[; ;pic18f45k80.h: 6777: struct {
[; ;pic18f45k80.h: 6778: unsigned EID :2;
[; ;pic18f45k80.h: 6779: unsigned :1;
[; ;pic18f45k80.h: 6780: unsigned EXIDE :1;
[; ;pic18f45k80.h: 6781: unsigned SRR :1;
[; ;pic18f45k80.h: 6782: unsigned SID :3;
[; ;pic18f45k80.h: 6783: };
[; ;pic18f45k80.h: 6784: struct {
[; ;pic18f45k80.h: 6785: unsigned EID16 :1;
[; ;pic18f45k80.h: 6786: unsigned EID17 :1;
[; ;pic18f45k80.h: 6787: unsigned :3;
[; ;pic18f45k80.h: 6788: unsigned SID0 :1;
[; ;pic18f45k80.h: 6789: unsigned SID1 :1;
[; ;pic18f45k80.h: 6790: unsigned SID2 :1;
[; ;pic18f45k80.h: 6791: };
[; ;pic18f45k80.h: 6792: struct {
[; ;pic18f45k80.h: 6793: unsigned B0EID16 :1;
[; ;pic18f45k80.h: 6794: unsigned B0EID17 :1;
[; ;pic18f45k80.h: 6795: unsigned :1;
[; ;pic18f45k80.h: 6796: unsigned B0EXID :1;
[; ;pic18f45k80.h: 6797: unsigned B0SRR :1;
[; ;pic18f45k80.h: 6798: unsigned B0SID0 :1;
[; ;pic18f45k80.h: 6799: unsigned B0SID1 :1;
[; ;pic18f45k80.h: 6800: unsigned B0SID2 :1;
[; ;pic18f45k80.h: 6801: };
[; ;pic18f45k80.h: 6802: } B0SIDLbits_t;
[; ;pic18f45k80.h: 6803: extern volatile B0SIDLbits_t B0SIDLbits @ 0xE82;
[; ;pic18f45k80.h: 6887: extern volatile unsigned char B0EIDH @ 0xE83;
"6889
[; ;pic18f45k80.h: 6889: asm("B0EIDH equ 0E83h");
[; <" B0EIDH equ 0E83h ;# ">
[; ;pic18f45k80.h: 6892: typedef union {
[; ;pic18f45k80.h: 6893: struct {
[; ;pic18f45k80.h: 6894: unsigned EID :8;
[; ;pic18f45k80.h: 6895: };
[; ;pic18f45k80.h: 6896: struct {
[; ;pic18f45k80.h: 6897: unsigned EID8 :1;
[; ;pic18f45k80.h: 6898: unsigned EID9 :1;
[; ;pic18f45k80.h: 6899: unsigned EID10 :1;
[; ;pic18f45k80.h: 6900: unsigned EID11 :1;
[; ;pic18f45k80.h: 6901: unsigned EID12 :1;
[; ;pic18f45k80.h: 6902: unsigned EID13 :1;
[; ;pic18f45k80.h: 6903: unsigned EID14 :1;
[; ;pic18f45k80.h: 6904: unsigned EID15 :1;
[; ;pic18f45k80.h: 6905: };
[; ;pic18f45k80.h: 6906: struct {
[; ;pic18f45k80.h: 6907: unsigned B0EID8 :1;
[; ;pic18f45k80.h: 6908: unsigned B0EID9 :1;
[; ;pic18f45k80.h: 6909: unsigned B0EID10 :1;
[; ;pic18f45k80.h: 6910: unsigned B0EID11 :1;
[; ;pic18f45k80.h: 6911: unsigned B0EID12 :1;
[; ;pic18f45k80.h: 6912: unsigned B0EID13 :1;
[; ;pic18f45k80.h: 6913: unsigned B0EID14 :1;
[; ;pic18f45k80.h: 6914: unsigned B0EID15 :1;
[; ;pic18f45k80.h: 6915: };
[; ;pic18f45k80.h: 6916: } B0EIDHbits_t;
[; ;pic18f45k80.h: 6917: extern volatile B0EIDHbits_t B0EIDHbits @ 0xE83;
[; ;pic18f45k80.h: 7006: extern volatile unsigned char B0EIDL @ 0xE84;
"7008
[; ;pic18f45k80.h: 7008: asm("B0EIDL equ 0E84h");
[; <" B0EIDL equ 0E84h ;# ">
[; ;pic18f45k80.h: 7011: typedef union {
[; ;pic18f45k80.h: 7012: struct {
[; ;pic18f45k80.h: 7013: unsigned EID :8;
[; ;pic18f45k80.h: 7014: };
[; ;pic18f45k80.h: 7015: struct {
[; ;pic18f45k80.h: 7016: unsigned EID0 :1;
[; ;pic18f45k80.h: 7017: unsigned EID1 :1;
[; ;pic18f45k80.h: 7018: unsigned EID2 :1;
[; ;pic18f45k80.h: 7019: unsigned EID3 :1;
[; ;pic18f45k80.h: 7020: unsigned EID4 :1;
[; ;pic18f45k80.h: 7021: unsigned EID5 :1;
[; ;pic18f45k80.h: 7022: unsigned EID6 :1;
[; ;pic18f45k80.h: 7023: unsigned EID7 :1;
[; ;pic18f45k80.h: 7024: };
[; ;pic18f45k80.h: 7025: struct {
[; ;pic18f45k80.h: 7026: unsigned B0EID0 :1;
[; ;pic18f45k80.h: 7027: unsigned B0EID1 :1;
[; ;pic18f45k80.h: 7028: unsigned B0EID2 :1;
[; ;pic18f45k80.h: 7029: unsigned B0EID3 :1;
[; ;pic18f45k80.h: 7030: unsigned B0EID4 :1;
[; ;pic18f45k80.h: 7031: unsigned B0EID5 :1;
[; ;pic18f45k80.h: 7032: unsigned B0EID6 :1;
[; ;pic18f45k80.h: 7033: unsigned B0EID7 :1;
[; ;pic18f45k80.h: 7034: };
[; ;pic18f45k80.h: 7035: } B0EIDLbits_t;
[; ;pic18f45k80.h: 7036: extern volatile B0EIDLbits_t B0EIDLbits @ 0xE84;
[; ;pic18f45k80.h: 7125: extern volatile unsigned char B0DLC @ 0xE85;
"7127
[; ;pic18f45k80.h: 7127: asm("B0DLC equ 0E85h");
[; <" B0DLC equ 0E85h ;# ">
[; ;pic18f45k80.h: 7130: typedef union {
[; ;pic18f45k80.h: 7131: struct {
[; ;pic18f45k80.h: 7132: unsigned DLC :4;
[; ;pic18f45k80.h: 7133: unsigned RB :2;
[; ;pic18f45k80.h: 7134: unsigned RXRTR_TXRTR :1;
[; ;pic18f45k80.h: 7135: };
[; ;pic18f45k80.h: 7136: struct {
[; ;pic18f45k80.h: 7137: unsigned DLC0 :1;
[; ;pic18f45k80.h: 7138: unsigned DLC1 :1;
[; ;pic18f45k80.h: 7139: unsigned DLC2 :1;
[; ;pic18f45k80.h: 7140: unsigned DLC3 :1;
[; ;pic18f45k80.h: 7141: unsigned RB0 :1;
[; ;pic18f45k80.h: 7142: unsigned RB1 :1;
[; ;pic18f45k80.h: 7143: unsigned RXRTR :1;
[; ;pic18f45k80.h: 7144: };
[; ;pic18f45k80.h: 7145: struct {
[; ;pic18f45k80.h: 7146: unsigned :6;
[; ;pic18f45k80.h: 7147: unsigned TXRTR :1;
[; ;pic18f45k80.h: 7148: };
[; ;pic18f45k80.h: 7149: struct {
[; ;pic18f45k80.h: 7150: unsigned B0DLC0 :1;
[; ;pic18f45k80.h: 7151: unsigned B0DLC1 :1;
[; ;pic18f45k80.h: 7152: unsigned B0DLC2 :1;
[; ;pic18f45k80.h: 7153: unsigned B0DLC3 :1;
[; ;pic18f45k80.h: 7154: unsigned B0RB0 :1;
[; ;pic18f45k80.h: 7155: unsigned B0RB1 :1;
[; ;pic18f45k80.h: 7156: unsigned B0RXRTR :1;
[; ;pic18f45k80.h: 7157: };
[; ;pic18f45k80.h: 7158: } B0DLCbits_t;
[; ;pic18f45k80.h: 7159: extern volatile B0DLCbits_t B0DLCbits @ 0xE85;
[; ;pic18f45k80.h: 7253: extern volatile unsigned char B0D0 @ 0xE86;
"7255
[; ;pic18f45k80.h: 7255: asm("B0D0 equ 0E86h");
[; <" B0D0 equ 0E86h ;# ">
[; ;pic18f45k80.h: 7258: typedef union {
[; ;pic18f45k80.h: 7259: struct {
[; ;pic18f45k80.h: 7260: unsigned B0D0 :8;
[; ;pic18f45k80.h: 7261: };
[; ;pic18f45k80.h: 7262: struct {
[; ;pic18f45k80.h: 7263: unsigned B0D00 :1;
[; ;pic18f45k80.h: 7264: unsigned B0D01 :1;
[; ;pic18f45k80.h: 7265: unsigned B0D02 :1;
[; ;pic18f45k80.h: 7266: unsigned B0D03 :1;
[; ;pic18f45k80.h: 7267: unsigned B0D04 :1;
[; ;pic18f45k80.h: 7268: unsigned B0D05 :1;
[; ;pic18f45k80.h: 7269: unsigned B0D06 :1;
[; ;pic18f45k80.h: 7270: unsigned B0D07 :1;
[; ;pic18f45k80.h: 7271: };
[; ;pic18f45k80.h: 7272: } B0D0bits_t;
[; ;pic18f45k80.h: 7273: extern volatile B0D0bits_t B0D0bits @ 0xE86;
[; ;pic18f45k80.h: 7322: extern volatile unsigned char B0D1 @ 0xE87;
"7324
[; ;pic18f45k80.h: 7324: asm("B0D1 equ 0E87h");
[; <" B0D1 equ 0E87h ;# ">
[; ;pic18f45k80.h: 7327: typedef union {
[; ;pic18f45k80.h: 7328: struct {
[; ;pic18f45k80.h: 7329: unsigned B0D1 :8;
[; ;pic18f45k80.h: 7330: };
[; ;pic18f45k80.h: 7331: struct {
[; ;pic18f45k80.h: 7332: unsigned B0D10 :1;
[; ;pic18f45k80.h: 7333: unsigned B0D11 :1;
[; ;pic18f45k80.h: 7334: unsigned B0D12 :1;
[; ;pic18f45k80.h: 7335: unsigned B0D13 :1;
[; ;pic18f45k80.h: 7336: unsigned B0D14 :1;
[; ;pic18f45k80.h: 7337: unsigned B0D15 :1;
[; ;pic18f45k80.h: 7338: unsigned B0D16 :1;
[; ;pic18f45k80.h: 7339: unsigned B0D17 :1;
[; ;pic18f45k80.h: 7340: };
[; ;pic18f45k80.h: 7341: } B0D1bits_t;
[; ;pic18f45k80.h: 7342: extern volatile B0D1bits_t B0D1bits @ 0xE87;
[; ;pic18f45k80.h: 7391: extern volatile unsigned char B0D2 @ 0xE88;
"7393
[; ;pic18f45k80.h: 7393: asm("B0D2 equ 0E88h");
[; <" B0D2 equ 0E88h ;# ">
[; ;pic18f45k80.h: 7396: typedef union {
[; ;pic18f45k80.h: 7397: struct {
[; ;pic18f45k80.h: 7398: unsigned B0D2 :8;
[; ;pic18f45k80.h: 7399: };
[; ;pic18f45k80.h: 7400: struct {
[; ;pic18f45k80.h: 7401: unsigned B0D20 :1;
[; ;pic18f45k80.h: 7402: unsigned B0D21 :1;
[; ;pic18f45k80.h: 7403: unsigned B0D22 :1;
[; ;pic18f45k80.h: 7404: unsigned B0D23 :1;
[; ;pic18f45k80.h: 7405: unsigned B0D24 :1;
[; ;pic18f45k80.h: 7406: unsigned B0D25 :1;
[; ;pic18f45k80.h: 7407: unsigned B0D26 :1;
[; ;pic18f45k80.h: 7408: unsigned B0D27 :1;
[; ;pic18f45k80.h: 7409: };
[; ;pic18f45k80.h: 7410: } B0D2bits_t;
[; ;pic18f45k80.h: 7411: extern volatile B0D2bits_t B0D2bits @ 0xE88;
[; ;pic18f45k80.h: 7460: extern volatile unsigned char B0D3 @ 0xE89;
"7462
[; ;pic18f45k80.h: 7462: asm("B0D3 equ 0E89h");
[; <" B0D3 equ 0E89h ;# ">
[; ;pic18f45k80.h: 7465: typedef union {
[; ;pic18f45k80.h: 7466: struct {
[; ;pic18f45k80.h: 7467: unsigned B0D3 :8;
[; ;pic18f45k80.h: 7468: };
[; ;pic18f45k80.h: 7469: struct {
[; ;pic18f45k80.h: 7470: unsigned B0D30 :1;
[; ;pic18f45k80.h: 7471: unsigned B0D31 :1;
[; ;pic18f45k80.h: 7472: unsigned B0D32 :1;
[; ;pic18f45k80.h: 7473: unsigned B0D33 :1;
[; ;pic18f45k80.h: 7474: unsigned B0D34 :1;
[; ;pic18f45k80.h: 7475: unsigned B0D35 :1;
[; ;pic18f45k80.h: 7476: unsigned B0D36 :1;
[; ;pic18f45k80.h: 7477: unsigned B0D37 :1;
[; ;pic18f45k80.h: 7478: };
[; ;pic18f45k80.h: 7479: } B0D3bits_t;
[; ;pic18f45k80.h: 7480: extern volatile B0D3bits_t B0D3bits @ 0xE89;
[; ;pic18f45k80.h: 7529: extern volatile unsigned char B0D4 @ 0xE8A;
"7531
[; ;pic18f45k80.h: 7531: asm("B0D4 equ 0E8Ah");
[; <" B0D4 equ 0E8Ah ;# ">
[; ;pic18f45k80.h: 7534: typedef union {
[; ;pic18f45k80.h: 7535: struct {
[; ;pic18f45k80.h: 7536: unsigned B0D4 :8;
[; ;pic18f45k80.h: 7537: };
[; ;pic18f45k80.h: 7538: struct {
[; ;pic18f45k80.h: 7539: unsigned B0D40 :1;
[; ;pic18f45k80.h: 7540: unsigned B0D41 :1;
[; ;pic18f45k80.h: 7541: unsigned B0D42 :1;
[; ;pic18f45k80.h: 7542: unsigned B0D43 :1;
[; ;pic18f45k80.h: 7543: unsigned B0D44 :1;
[; ;pic18f45k80.h: 7544: unsigned B0D45 :1;
[; ;pic18f45k80.h: 7545: unsigned B0D46 :1;
[; ;pic18f45k80.h: 7546: unsigned B0D47 :1;
[; ;pic18f45k80.h: 7547: };
[; ;pic18f45k80.h: 7548: } B0D4bits_t;
[; ;pic18f45k80.h: 7549: extern volatile B0D4bits_t B0D4bits @ 0xE8A;
[; ;pic18f45k80.h: 7598: extern volatile unsigned char B0D5 @ 0xE8B;
"7600
[; ;pic18f45k80.h: 7600: asm("B0D5 equ 0E8Bh");
[; <" B0D5 equ 0E8Bh ;# ">
[; ;pic18f45k80.h: 7603: typedef union {
[; ;pic18f45k80.h: 7604: struct {
[; ;pic18f45k80.h: 7605: unsigned B0D5 :8;
[; ;pic18f45k80.h: 7606: };
[; ;pic18f45k80.h: 7607: struct {
[; ;pic18f45k80.h: 7608: unsigned B0D50 :1;
[; ;pic18f45k80.h: 7609: unsigned B0D51 :1;
[; ;pic18f45k80.h: 7610: unsigned B0D52 :1;
[; ;pic18f45k80.h: 7611: unsigned B0D53 :1;
[; ;pic18f45k80.h: 7612: unsigned B0D54 :1;
[; ;pic18f45k80.h: 7613: unsigned B0D55 :1;
[; ;pic18f45k80.h: 7614: unsigned B0D56 :1;
[; ;pic18f45k80.h: 7615: unsigned B0D57 :1;
[; ;pic18f45k80.h: 7616: };
[; ;pic18f45k80.h: 7617: } B0D5bits_t;
[; ;pic18f45k80.h: 7618: extern volatile B0D5bits_t B0D5bits @ 0xE8B;
[; ;pic18f45k80.h: 7667: extern volatile unsigned char B0D6 @ 0xE8C;
"7669
[; ;pic18f45k80.h: 7669: asm("B0D6 equ 0E8Ch");
[; <" B0D6 equ 0E8Ch ;# ">
[; ;pic18f45k80.h: 7672: typedef union {
[; ;pic18f45k80.h: 7673: struct {
[; ;pic18f45k80.h: 7674: unsigned B0D6 :8;
[; ;pic18f45k80.h: 7675: };
[; ;pic18f45k80.h: 7676: struct {
[; ;pic18f45k80.h: 7677: unsigned B0D60 :1;
[; ;pic18f45k80.h: 7678: unsigned B0D61 :1;
[; ;pic18f45k80.h: 7679: unsigned B0D62 :1;
[; ;pic18f45k80.h: 7680: unsigned B0D63 :1;
[; ;pic18f45k80.h: 7681: unsigned B0D64 :1;
[; ;pic18f45k80.h: 7682: unsigned B0D65 :1;
[; ;pic18f45k80.h: 7683: unsigned B0D66 :1;
[; ;pic18f45k80.h: 7684: unsigned B0D67 :1;
[; ;pic18f45k80.h: 7685: };
[; ;pic18f45k80.h: 7686: } B0D6bits_t;
[; ;pic18f45k80.h: 7687: extern volatile B0D6bits_t B0D6bits @ 0xE8C;
[; ;pic18f45k80.h: 7736: extern volatile unsigned char B0D7 @ 0xE8D;
"7738
[; ;pic18f45k80.h: 7738: asm("B0D7 equ 0E8Dh");
[; <" B0D7 equ 0E8Dh ;# ">
[; ;pic18f45k80.h: 7741: typedef union {
[; ;pic18f45k80.h: 7742: struct {
[; ;pic18f45k80.h: 7743: unsigned B0D7 :8;
[; ;pic18f45k80.h: 7744: };
[; ;pic18f45k80.h: 7745: struct {
[; ;pic18f45k80.h: 7746: unsigned B0D70 :1;
[; ;pic18f45k80.h: 7747: unsigned B0D71 :1;
[; ;pic18f45k80.h: 7748: unsigned B0D72 :1;
[; ;pic18f45k80.h: 7749: unsigned B0D73 :1;
[; ;pic18f45k80.h: 7750: unsigned B0D74 :1;
[; ;pic18f45k80.h: 7751: unsigned B0D75 :1;
[; ;pic18f45k80.h: 7752: unsigned B0D76 :1;
[; ;pic18f45k80.h: 7753: unsigned B0D77 :1;
[; ;pic18f45k80.h: 7754: };
[; ;pic18f45k80.h: 7755: } B0D7bits_t;
[; ;pic18f45k80.h: 7756: extern volatile B0D7bits_t B0D7bits @ 0xE8D;
[; ;pic18f45k80.h: 7805: extern volatile unsigned char CANSTAT_RO9 @ 0xE8E;
"7807
[; ;pic18f45k80.h: 7807: asm("CANSTAT_RO9 equ 0E8Eh");
[; <" CANSTAT_RO9 equ 0E8Eh ;# ">
[; ;pic18f45k80.h: 7810: typedef union {
[; ;pic18f45k80.h: 7811: struct {
[; ;pic18f45k80.h: 7812: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 7813: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 7814: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 7815: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 7816: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 7817: unsigned OPMODE :3;
[; ;pic18f45k80.h: 7818: };
[; ;pic18f45k80.h: 7819: struct {
[; ;pic18f45k80.h: 7820: unsigned :1;
[; ;pic18f45k80.h: 7821: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 7822: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 7823: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 7824: unsigned :1;
[; ;pic18f45k80.h: 7825: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 7826: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 7827: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 7828: };
[; ;pic18f45k80.h: 7829: struct {
[; ;pic18f45k80.h: 7830: unsigned :1;
[; ;pic18f45k80.h: 7831: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 7832: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 7833: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 7834: };
[; ;pic18f45k80.h: 7835: } CANSTAT_RO9bits_t;
[; ;pic18f45k80.h: 7836: extern volatile CANSTAT_RO9bits_t CANSTAT_RO9bits @ 0xE8E;
[; ;pic18f45k80.h: 7915: extern volatile unsigned char CANCON_RO9 @ 0xE8F;
"7917
[; ;pic18f45k80.h: 7917: asm("CANCON_RO9 equ 0E8Fh");
[; <" CANCON_RO9 equ 0E8Fh ;# ">
[; ;pic18f45k80.h: 7920: typedef union {
[; ;pic18f45k80.h: 7921: struct {
[; ;pic18f45k80.h: 7922: unsigned FP0 :1;
[; ;pic18f45k80.h: 7923: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 7924: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 7925: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 7926: unsigned ABAT :1;
[; ;pic18f45k80.h: 7927: unsigned REQOP :3;
[; ;pic18f45k80.h: 7928: };
[; ;pic18f45k80.h: 7929: struct {
[; ;pic18f45k80.h: 7930: unsigned :1;
[; ;pic18f45k80.h: 7931: unsigned WIN0 :1;
[; ;pic18f45k80.h: 7932: unsigned WIN1 :1;
[; ;pic18f45k80.h: 7933: unsigned WIN2 :1;
[; ;pic18f45k80.h: 7934: };
[; ;pic18f45k80.h: 7935: struct {
[; ;pic18f45k80.h: 7936: unsigned :1;
[; ;pic18f45k80.h: 7937: unsigned FP1 :1;
[; ;pic18f45k80.h: 7938: unsigned FP2 :1;
[; ;pic18f45k80.h: 7939: unsigned FP3 :1;
[; ;pic18f45k80.h: 7940: };
[; ;pic18f45k80.h: 7941: } CANCON_RO9bits_t;
[; ;pic18f45k80.h: 7942: extern volatile CANCON_RO9bits_t CANCON_RO9bits @ 0xE8F;
[; ;pic18f45k80.h: 8006: extern volatile unsigned char B1CON @ 0xE90;
"8008
[; ;pic18f45k80.h: 8008: asm("B1CON equ 0E90h");
[; <" B1CON equ 0E90h ;# ">
[; ;pic18f45k80.h: 8011: typedef union {
[; ;pic18f45k80.h: 8012: struct {
[; ;pic18f45k80.h: 8013: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f45k80.h: 8014: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f45k80.h: 8015: unsigned FILHIT2_RTREN :1;
[; ;pic18f45k80.h: 8016: unsigned FILHIT3_TXREQ :1;
[; ;pic18f45k80.h: 8017: unsigned FILHIT4_TXERR :1;
[; ;pic18f45k80.h: 8018: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f45k80.h: 8019: unsigned RXM1_TXABT :1;
[; ;pic18f45k80.h: 8020: unsigned RXFUL_TXBIF :1;
[; ;pic18f45k80.h: 8021: };
[; ;pic18f45k80.h: 8022: struct {
[; ;pic18f45k80.h: 8023: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 8024: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 8025: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 8026: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 8027: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 8028: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 8029: unsigned RXM1 :1;
[; ;pic18f45k80.h: 8030: unsigned RXFUL :1;
[; ;pic18f45k80.h: 8031: };
[; ;pic18f45k80.h: 8032: struct {
[; ;pic18f45k80.h: 8033: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 8034: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 8035: unsigned RTREN :1;
[; ;pic18f45k80.h: 8036: unsigned TXREQ :1;
[; ;pic18f45k80.h: 8037: unsigned TXERR :1;
[; ;pic18f45k80.h: 8038: unsigned TXLARB :1;
[; ;pic18f45k80.h: 8039: unsigned TXABT :1;
[; ;pic18f45k80.h: 8040: unsigned TXBIF :1;
[; ;pic18f45k80.h: 8041: };
[; ;pic18f45k80.h: 8042: struct {
[; ;pic18f45k80.h: 8043: unsigned B1FILHIT0 :1;
[; ;pic18f45k80.h: 8044: unsigned B1FILHIT1 :1;
[; ;pic18f45k80.h: 8045: unsigned B1FILHIT2 :1;
[; ;pic18f45k80.h: 8046: unsigned B1FILHIT3 :1;
[; ;pic18f45k80.h: 8047: unsigned B1FILHIT4 :1;
[; ;pic18f45k80.h: 8048: unsigned B1RTRRO :1;
[; ;pic18f45k80.h: 8049: unsigned B1RXM1 :1;
[; ;pic18f45k80.h: 8050: unsigned B1RXFUL :1;
[; ;pic18f45k80.h: 8051: };
[; ;pic18f45k80.h: 8052: struct {
[; ;pic18f45k80.h: 8053: unsigned B1TXPRI0 :1;
[; ;pic18f45k80.h: 8054: unsigned B1TXPRI1 :1;
[; ;pic18f45k80.h: 8055: unsigned B1RTREN :1;
[; ;pic18f45k80.h: 8056: unsigned B1TXREQ :1;
[; ;pic18f45k80.h: 8057: unsigned B1TXERR :1;
[; ;pic18f45k80.h: 8058: unsigned B1TXLARB :1;
[; ;pic18f45k80.h: 8059: unsigned B1TXABT :1;
[; ;pic18f45k80.h: 8060: unsigned B1TXB3IF :1;
[; ;pic18f45k80.h: 8061: };
[; ;pic18f45k80.h: 8062: } B1CONbits_t;
[; ;pic18f45k80.h: 8063: extern volatile B1CONbits_t B1CONbits @ 0xE90;
[; ;pic18f45k80.h: 8267: extern volatile unsigned char B1SIDH @ 0xE91;
"8269
[; ;pic18f45k80.h: 8269: asm("B1SIDH equ 0E91h");
[; <" B1SIDH equ 0E91h ;# ">
[; ;pic18f45k80.h: 8272: typedef union {
[; ;pic18f45k80.h: 8273: struct {
[; ;pic18f45k80.h: 8274: unsigned SID :8;
[; ;pic18f45k80.h: 8275: };
[; ;pic18f45k80.h: 8276: struct {
[; ;pic18f45k80.h: 8277: unsigned SID3 :1;
[; ;pic18f45k80.h: 8278: unsigned SID4 :1;
[; ;pic18f45k80.h: 8279: unsigned SID5 :1;
[; ;pic18f45k80.h: 8280: unsigned SID6 :1;
[; ;pic18f45k80.h: 8281: unsigned SID7 :1;
[; ;pic18f45k80.h: 8282: unsigned SID8 :1;
[; ;pic18f45k80.h: 8283: unsigned SID9 :1;
[; ;pic18f45k80.h: 8284: unsigned SID10 :1;
[; ;pic18f45k80.h: 8285: };
[; ;pic18f45k80.h: 8286: struct {
[; ;pic18f45k80.h: 8287: unsigned B1SID3 :1;
[; ;pic18f45k80.h: 8288: unsigned B1SID4 :1;
[; ;pic18f45k80.h: 8289: unsigned B1SID5 :1;
[; ;pic18f45k80.h: 8290: unsigned B1SID6 :1;
[; ;pic18f45k80.h: 8291: unsigned B1SID7 :1;
[; ;pic18f45k80.h: 8292: unsigned B1SID8 :1;
[; ;pic18f45k80.h: 8293: unsigned B1SID9 :1;
[; ;pic18f45k80.h: 8294: unsigned B1SID10 :1;
[; ;pic18f45k80.h: 8295: };
[; ;pic18f45k80.h: 8296: } B1SIDHbits_t;
[; ;pic18f45k80.h: 8297: extern volatile B1SIDHbits_t B1SIDHbits @ 0xE91;
[; ;pic18f45k80.h: 8386: extern volatile unsigned char B1SIDL @ 0xE92;
"8388
[; ;pic18f45k80.h: 8388: asm("B1SIDL equ 0E92h");
[; <" B1SIDL equ 0E92h ;# ">
[; ;pic18f45k80.h: 8391: typedef union {
[; ;pic18f45k80.h: 8392: struct {
[; ;pic18f45k80.h: 8393: unsigned EID :2;
[; ;pic18f45k80.h: 8394: unsigned :1;
[; ;pic18f45k80.h: 8395: unsigned EXIDE :1;
[; ;pic18f45k80.h: 8396: unsigned SRR :1;
[; ;pic18f45k80.h: 8397: unsigned SID :3;
[; ;pic18f45k80.h: 8398: };
[; ;pic18f45k80.h: 8399: struct {
[; ;pic18f45k80.h: 8400: unsigned EID16 :1;
[; ;pic18f45k80.h: 8401: unsigned EID17 :1;
[; ;pic18f45k80.h: 8402: unsigned :3;
[; ;pic18f45k80.h: 8403: unsigned SID0 :1;
[; ;pic18f45k80.h: 8404: unsigned SID1 :1;
[; ;pic18f45k80.h: 8405: unsigned SID2 :1;
[; ;pic18f45k80.h: 8406: };
[; ;pic18f45k80.h: 8407: struct {
[; ;pic18f45k80.h: 8408: unsigned B1EID16 :1;
[; ;pic18f45k80.h: 8409: unsigned B1EID17 :1;
[; ;pic18f45k80.h: 8410: unsigned :1;
[; ;pic18f45k80.h: 8411: unsigned B1EXID :1;
[; ;pic18f45k80.h: 8412: unsigned B1SRR :1;
[; ;pic18f45k80.h: 8413: unsigned B1SID0 :1;
[; ;pic18f45k80.h: 8414: unsigned B1SID1 :1;
[; ;pic18f45k80.h: 8415: unsigned B1SID2 :1;
[; ;pic18f45k80.h: 8416: };
[; ;pic18f45k80.h: 8417: } B1SIDLbits_t;
[; ;pic18f45k80.h: 8418: extern volatile B1SIDLbits_t B1SIDLbits @ 0xE92;
[; ;pic18f45k80.h: 8502: extern volatile unsigned char B1EIDH @ 0xE93;
"8504
[; ;pic18f45k80.h: 8504: asm("B1EIDH equ 0E93h");
[; <" B1EIDH equ 0E93h ;# ">
[; ;pic18f45k80.h: 8507: typedef union {
[; ;pic18f45k80.h: 8508: struct {
[; ;pic18f45k80.h: 8509: unsigned EID :8;
[; ;pic18f45k80.h: 8510: };
[; ;pic18f45k80.h: 8511: struct {
[; ;pic18f45k80.h: 8512: unsigned EID8 :1;
[; ;pic18f45k80.h: 8513: unsigned EID9 :1;
[; ;pic18f45k80.h: 8514: unsigned EID10 :1;
[; ;pic18f45k80.h: 8515: unsigned EID11 :1;
[; ;pic18f45k80.h: 8516: unsigned EID12 :1;
[; ;pic18f45k80.h: 8517: unsigned EID13 :1;
[; ;pic18f45k80.h: 8518: unsigned EID14 :1;
[; ;pic18f45k80.h: 8519: unsigned EID15 :1;
[; ;pic18f45k80.h: 8520: };
[; ;pic18f45k80.h: 8521: struct {
[; ;pic18f45k80.h: 8522: unsigned B1EID8 :1;
[; ;pic18f45k80.h: 8523: unsigned B1EID9 :1;
[; ;pic18f45k80.h: 8524: unsigned B1EID10 :1;
[; ;pic18f45k80.h: 8525: unsigned B1EID11 :1;
[; ;pic18f45k80.h: 8526: unsigned B1EID12 :1;
[; ;pic18f45k80.h: 8527: unsigned B1EID13 :1;
[; ;pic18f45k80.h: 8528: unsigned B1EID14 :1;
[; ;pic18f45k80.h: 8529: unsigned B1EID15 :1;
[; ;pic18f45k80.h: 8530: };
[; ;pic18f45k80.h: 8531: } B1EIDHbits_t;
[; ;pic18f45k80.h: 8532: extern volatile B1EIDHbits_t B1EIDHbits @ 0xE93;
[; ;pic18f45k80.h: 8621: extern volatile unsigned char B1EIDL @ 0xE94;
"8623
[; ;pic18f45k80.h: 8623: asm("B1EIDL equ 0E94h");
[; <" B1EIDL equ 0E94h ;# ">
[; ;pic18f45k80.h: 8626: typedef union {
[; ;pic18f45k80.h: 8627: struct {
[; ;pic18f45k80.h: 8628: unsigned EID :8;
[; ;pic18f45k80.h: 8629: };
[; ;pic18f45k80.h: 8630: struct {
[; ;pic18f45k80.h: 8631: unsigned EID0 :1;
[; ;pic18f45k80.h: 8632: unsigned EID1 :1;
[; ;pic18f45k80.h: 8633: unsigned EID2 :1;
[; ;pic18f45k80.h: 8634: unsigned EID3 :1;
[; ;pic18f45k80.h: 8635: unsigned EID4 :1;
[; ;pic18f45k80.h: 8636: unsigned EID5 :1;
[; ;pic18f45k80.h: 8637: unsigned EID6 :1;
[; ;pic18f45k80.h: 8638: unsigned EID7 :1;
[; ;pic18f45k80.h: 8639: };
[; ;pic18f45k80.h: 8640: struct {
[; ;pic18f45k80.h: 8641: unsigned B1EID0 :1;
[; ;pic18f45k80.h: 8642: unsigned B1EID1 :1;
[; ;pic18f45k80.h: 8643: unsigned B1EID2 :1;
[; ;pic18f45k80.h: 8644: unsigned B1EID3 :1;
[; ;pic18f45k80.h: 8645: unsigned B1EID4 :1;
[; ;pic18f45k80.h: 8646: unsigned B1EID5 :1;
[; ;pic18f45k80.h: 8647: unsigned B1EID6 :1;
[; ;pic18f45k80.h: 8648: unsigned B1EID7 :1;
[; ;pic18f45k80.h: 8649: };
[; ;pic18f45k80.h: 8650: } B1EIDLbits_t;
[; ;pic18f45k80.h: 8651: extern volatile B1EIDLbits_t B1EIDLbits @ 0xE94;
[; ;pic18f45k80.h: 8740: extern volatile unsigned char B1DLC @ 0xE95;
"8742
[; ;pic18f45k80.h: 8742: asm("B1DLC equ 0E95h");
[; <" B1DLC equ 0E95h ;# ">
[; ;pic18f45k80.h: 8745: typedef union {
[; ;pic18f45k80.h: 8746: struct {
[; ;pic18f45k80.h: 8747: unsigned DLC :4;
[; ;pic18f45k80.h: 8748: unsigned RB :2;
[; ;pic18f45k80.h: 8749: unsigned RXRTR_TXRTR :1;
[; ;pic18f45k80.h: 8750: };
[; ;pic18f45k80.h: 8751: struct {
[; ;pic18f45k80.h: 8752: unsigned DLC0 :1;
[; ;pic18f45k80.h: 8753: unsigned DLC1 :1;
[; ;pic18f45k80.h: 8754: unsigned DLC2 :1;
[; ;pic18f45k80.h: 8755: unsigned DLC3 :1;
[; ;pic18f45k80.h: 8756: unsigned RB0 :1;
[; ;pic18f45k80.h: 8757: unsigned RB1 :1;
[; ;pic18f45k80.h: 8758: unsigned RXRTR :1;
[; ;pic18f45k80.h: 8759: };
[; ;pic18f45k80.h: 8760: struct {
[; ;pic18f45k80.h: 8761: unsigned :6;
[; ;pic18f45k80.h: 8762: unsigned TXRTR :1;
[; ;pic18f45k80.h: 8763: };
[; ;pic18f45k80.h: 8764: struct {
[; ;pic18f45k80.h: 8765: unsigned B1DLC0 :1;
[; ;pic18f45k80.h: 8766: unsigned B1DLC1 :1;
[; ;pic18f45k80.h: 8767: unsigned B1DLC2 :1;
[; ;pic18f45k80.h: 8768: unsigned B1DLC3 :1;
[; ;pic18f45k80.h: 8769: unsigned B1RB0 :1;
[; ;pic18f45k80.h: 8770: unsigned B1RB1 :1;
[; ;pic18f45k80.h: 8771: unsigned B1RXRTR :1;
[; ;pic18f45k80.h: 8772: };
[; ;pic18f45k80.h: 8773: } B1DLCbits_t;
[; ;pic18f45k80.h: 8774: extern volatile B1DLCbits_t B1DLCbits @ 0xE95;
[; ;pic18f45k80.h: 8868: extern volatile unsigned char B1D0 @ 0xE96;
"8870
[; ;pic18f45k80.h: 8870: asm("B1D0 equ 0E96h");
[; <" B1D0 equ 0E96h ;# ">
[; ;pic18f45k80.h: 8873: typedef union {
[; ;pic18f45k80.h: 8874: struct {
[; ;pic18f45k80.h: 8875: unsigned B1D0 :8;
[; ;pic18f45k80.h: 8876: };
[; ;pic18f45k80.h: 8877: struct {
[; ;pic18f45k80.h: 8878: unsigned B1D00 :1;
[; ;pic18f45k80.h: 8879: unsigned B1D01 :1;
[; ;pic18f45k80.h: 8880: unsigned B1D02 :1;
[; ;pic18f45k80.h: 8881: unsigned B1D03 :1;
[; ;pic18f45k80.h: 8882: unsigned B1D04 :1;
[; ;pic18f45k80.h: 8883: unsigned B1D05 :1;
[; ;pic18f45k80.h: 8884: unsigned B1D06 :1;
[; ;pic18f45k80.h: 8885: unsigned B1D07 :1;
[; ;pic18f45k80.h: 8886: };
[; ;pic18f45k80.h: 8887: } B1D0bits_t;
[; ;pic18f45k80.h: 8888: extern volatile B1D0bits_t B1D0bits @ 0xE96;
[; ;pic18f45k80.h: 8937: extern volatile unsigned char B1D1 @ 0xE97;
"8939
[; ;pic18f45k80.h: 8939: asm("B1D1 equ 0E97h");
[; <" B1D1 equ 0E97h ;# ">
[; ;pic18f45k80.h: 8942: typedef union {
[; ;pic18f45k80.h: 8943: struct {
[; ;pic18f45k80.h: 8944: unsigned B1D1 :8;
[; ;pic18f45k80.h: 8945: };
[; ;pic18f45k80.h: 8946: struct {
[; ;pic18f45k80.h: 8947: unsigned B1D10 :1;
[; ;pic18f45k80.h: 8948: unsigned B1D11 :1;
[; ;pic18f45k80.h: 8949: unsigned B1D12 :1;
[; ;pic18f45k80.h: 8950: unsigned B1D13 :1;
[; ;pic18f45k80.h: 8951: unsigned B1D14 :1;
[; ;pic18f45k80.h: 8952: unsigned B1D15 :1;
[; ;pic18f45k80.h: 8953: unsigned B1D16 :1;
[; ;pic18f45k80.h: 8954: unsigned B1D17 :1;
[; ;pic18f45k80.h: 8955: };
[; ;pic18f45k80.h: 8956: } B1D1bits_t;
[; ;pic18f45k80.h: 8957: extern volatile B1D1bits_t B1D1bits @ 0xE97;
[; ;pic18f45k80.h: 9006: extern volatile unsigned char B1D2 @ 0xE98;
"9008
[; ;pic18f45k80.h: 9008: asm("B1D2 equ 0E98h");
[; <" B1D2 equ 0E98h ;# ">
[; ;pic18f45k80.h: 9011: typedef union {
[; ;pic18f45k80.h: 9012: struct {
[; ;pic18f45k80.h: 9013: unsigned B1D2 :8;
[; ;pic18f45k80.h: 9014: };
[; ;pic18f45k80.h: 9015: struct {
[; ;pic18f45k80.h: 9016: unsigned B1D20 :1;
[; ;pic18f45k80.h: 9017: unsigned B1D21 :1;
[; ;pic18f45k80.h: 9018: unsigned B1D22 :1;
[; ;pic18f45k80.h: 9019: unsigned B1D23 :1;
[; ;pic18f45k80.h: 9020: unsigned B1D24 :1;
[; ;pic18f45k80.h: 9021: unsigned B1D25 :1;
[; ;pic18f45k80.h: 9022: unsigned B1D26 :1;
[; ;pic18f45k80.h: 9023: unsigned B1D27 :1;
[; ;pic18f45k80.h: 9024: };
[; ;pic18f45k80.h: 9025: } B1D2bits_t;
[; ;pic18f45k80.h: 9026: extern volatile B1D2bits_t B1D2bits @ 0xE98;
[; ;pic18f45k80.h: 9075: extern volatile unsigned char B1D3 @ 0xE99;
"9077
[; ;pic18f45k80.h: 9077: asm("B1D3 equ 0E99h");
[; <" B1D3 equ 0E99h ;# ">
[; ;pic18f45k80.h: 9080: typedef union {
[; ;pic18f45k80.h: 9081: struct {
[; ;pic18f45k80.h: 9082: unsigned B1D3 :8;
[; ;pic18f45k80.h: 9083: };
[; ;pic18f45k80.h: 9084: struct {
[; ;pic18f45k80.h: 9085: unsigned B1D30 :1;
[; ;pic18f45k80.h: 9086: unsigned B1D31 :1;
[; ;pic18f45k80.h: 9087: unsigned B1D32 :1;
[; ;pic18f45k80.h: 9088: unsigned B1D33 :1;
[; ;pic18f45k80.h: 9089: unsigned B1D34 :1;
[; ;pic18f45k80.h: 9090: unsigned B1D35 :1;
[; ;pic18f45k80.h: 9091: unsigned B1D36 :1;
[; ;pic18f45k80.h: 9092: unsigned B1D37 :1;
[; ;pic18f45k80.h: 9093: };
[; ;pic18f45k80.h: 9094: } B1D3bits_t;
[; ;pic18f45k80.h: 9095: extern volatile B1D3bits_t B1D3bits @ 0xE99;
[; ;pic18f45k80.h: 9144: extern volatile unsigned char B1D4 @ 0xE9A;
"9146
[; ;pic18f45k80.h: 9146: asm("B1D4 equ 0E9Ah");
[; <" B1D4 equ 0E9Ah ;# ">
[; ;pic18f45k80.h: 9149: typedef union {
[; ;pic18f45k80.h: 9150: struct {
[; ;pic18f45k80.h: 9151: unsigned B1D4 :8;
[; ;pic18f45k80.h: 9152: };
[; ;pic18f45k80.h: 9153: struct {
[; ;pic18f45k80.h: 9154: unsigned B1D40 :1;
[; ;pic18f45k80.h: 9155: unsigned B1D41 :1;
[; ;pic18f45k80.h: 9156: unsigned B1D42 :1;
[; ;pic18f45k80.h: 9157: unsigned B1D43 :1;
[; ;pic18f45k80.h: 9158: unsigned B1D44 :1;
[; ;pic18f45k80.h: 9159: unsigned B1D45 :1;
[; ;pic18f45k80.h: 9160: unsigned B1D46 :1;
[; ;pic18f45k80.h: 9161: unsigned B1D47 :1;
[; ;pic18f45k80.h: 9162: };
[; ;pic18f45k80.h: 9163: } B1D4bits_t;
[; ;pic18f45k80.h: 9164: extern volatile B1D4bits_t B1D4bits @ 0xE9A;
[; ;pic18f45k80.h: 9213: extern volatile unsigned char B1D5 @ 0xE9B;
"9215
[; ;pic18f45k80.h: 9215: asm("B1D5 equ 0E9Bh");
[; <" B1D5 equ 0E9Bh ;# ">
[; ;pic18f45k80.h: 9218: typedef union {
[; ;pic18f45k80.h: 9219: struct {
[; ;pic18f45k80.h: 9220: unsigned B1D5 :8;
[; ;pic18f45k80.h: 9221: };
[; ;pic18f45k80.h: 9222: struct {
[; ;pic18f45k80.h: 9223: unsigned B1D50 :1;
[; ;pic18f45k80.h: 9224: unsigned B1D51 :1;
[; ;pic18f45k80.h: 9225: unsigned B1D52 :1;
[; ;pic18f45k80.h: 9226: unsigned B1D53 :1;
[; ;pic18f45k80.h: 9227: unsigned B1D54 :1;
[; ;pic18f45k80.h: 9228: unsigned B1D55 :1;
[; ;pic18f45k80.h: 9229: unsigned B1D56 :1;
[; ;pic18f45k80.h: 9230: unsigned B1D57 :1;
[; ;pic18f45k80.h: 9231: };
[; ;pic18f45k80.h: 9232: } B1D5bits_t;
[; ;pic18f45k80.h: 9233: extern volatile B1D5bits_t B1D5bits @ 0xE9B;
[; ;pic18f45k80.h: 9282: extern volatile unsigned char B1D6 @ 0xE9C;
"9284
[; ;pic18f45k80.h: 9284: asm("B1D6 equ 0E9Ch");
[; <" B1D6 equ 0E9Ch ;# ">
[; ;pic18f45k80.h: 9287: typedef union {
[; ;pic18f45k80.h: 9288: struct {
[; ;pic18f45k80.h: 9289: unsigned B1D6 :8;
[; ;pic18f45k80.h: 9290: };
[; ;pic18f45k80.h: 9291: struct {
[; ;pic18f45k80.h: 9292: unsigned B1D60 :1;
[; ;pic18f45k80.h: 9293: unsigned B1D61 :1;
[; ;pic18f45k80.h: 9294: unsigned B1D62 :1;
[; ;pic18f45k80.h: 9295: unsigned B1D63 :1;
[; ;pic18f45k80.h: 9296: unsigned B1D64 :1;
[; ;pic18f45k80.h: 9297: unsigned B1D65 :1;
[; ;pic18f45k80.h: 9298: unsigned B1D66 :1;
[; ;pic18f45k80.h: 9299: unsigned B1D67 :1;
[; ;pic18f45k80.h: 9300: };
[; ;pic18f45k80.h: 9301: } B1D6bits_t;
[; ;pic18f45k80.h: 9302: extern volatile B1D6bits_t B1D6bits @ 0xE9C;
[; ;pic18f45k80.h: 9351: extern volatile unsigned char B1D7 @ 0xE9D;
"9353
[; ;pic18f45k80.h: 9353: asm("B1D7 equ 0E9Dh");
[; <" B1D7 equ 0E9Dh ;# ">
[; ;pic18f45k80.h: 9356: typedef union {
[; ;pic18f45k80.h: 9357: struct {
[; ;pic18f45k80.h: 9358: unsigned B1D7 :8;
[; ;pic18f45k80.h: 9359: };
[; ;pic18f45k80.h: 9360: struct {
[; ;pic18f45k80.h: 9361: unsigned B1D70 :1;
[; ;pic18f45k80.h: 9362: unsigned B1D71 :1;
[; ;pic18f45k80.h: 9363: unsigned B1D72 :1;
[; ;pic18f45k80.h: 9364: unsigned B1D73 :1;
[; ;pic18f45k80.h: 9365: unsigned B1D74 :1;
[; ;pic18f45k80.h: 9366: unsigned B1D75 :1;
[; ;pic18f45k80.h: 9367: unsigned B1D76 :1;
[; ;pic18f45k80.h: 9368: unsigned B1D77 :1;
[; ;pic18f45k80.h: 9369: };
[; ;pic18f45k80.h: 9370: } B1D7bits_t;
[; ;pic18f45k80.h: 9371: extern volatile B1D7bits_t B1D7bits @ 0xE9D;
[; ;pic18f45k80.h: 9420: extern volatile unsigned char CANSTAT_RO8 @ 0xE9E;
"9422
[; ;pic18f45k80.h: 9422: asm("CANSTAT_RO8 equ 0E9Eh");
[; <" CANSTAT_RO8 equ 0E9Eh ;# ">
[; ;pic18f45k80.h: 9425: typedef union {
[; ;pic18f45k80.h: 9426: struct {
[; ;pic18f45k80.h: 9427: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 9428: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 9429: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 9430: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 9431: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 9432: unsigned OPMODE :3;
[; ;pic18f45k80.h: 9433: };
[; ;pic18f45k80.h: 9434: struct {
[; ;pic18f45k80.h: 9435: unsigned :1;
[; ;pic18f45k80.h: 9436: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 9437: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 9438: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 9439: unsigned :1;
[; ;pic18f45k80.h: 9440: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 9441: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 9442: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 9443: };
[; ;pic18f45k80.h: 9444: struct {
[; ;pic18f45k80.h: 9445: unsigned :1;
[; ;pic18f45k80.h: 9446: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 9447: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 9448: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 9449: };
[; ;pic18f45k80.h: 9450: } CANSTAT_RO8bits_t;
[; ;pic18f45k80.h: 9451: extern volatile CANSTAT_RO8bits_t CANSTAT_RO8bits @ 0xE9E;
[; ;pic18f45k80.h: 9530: extern volatile unsigned char CANCON_RO8 @ 0xE9F;
"9532
[; ;pic18f45k80.h: 9532: asm("CANCON_RO8 equ 0E9Fh");
[; <" CANCON_RO8 equ 0E9Fh ;# ">
[; ;pic18f45k80.h: 9535: typedef union {
[; ;pic18f45k80.h: 9536: struct {
[; ;pic18f45k80.h: 9537: unsigned FP0 :1;
[; ;pic18f45k80.h: 9538: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 9539: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 9540: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 9541: unsigned ABAT :1;
[; ;pic18f45k80.h: 9542: unsigned REQOP :3;
[; ;pic18f45k80.h: 9543: };
[; ;pic18f45k80.h: 9544: struct {
[; ;pic18f45k80.h: 9545: unsigned :1;
[; ;pic18f45k80.h: 9546: unsigned WIN0 :1;
[; ;pic18f45k80.h: 9547: unsigned WIN1 :1;
[; ;pic18f45k80.h: 9548: unsigned WIN2 :1;
[; ;pic18f45k80.h: 9549: };
[; ;pic18f45k80.h: 9550: struct {
[; ;pic18f45k80.h: 9551: unsigned :1;
[; ;pic18f45k80.h: 9552: unsigned FP1 :1;
[; ;pic18f45k80.h: 9553: unsigned FP2 :1;
[; ;pic18f45k80.h: 9554: unsigned FP3 :1;
[; ;pic18f45k80.h: 9555: };
[; ;pic18f45k80.h: 9556: } CANCON_RO8bits_t;
[; ;pic18f45k80.h: 9557: extern volatile CANCON_RO8bits_t CANCON_RO8bits @ 0xE9F;
[; ;pic18f45k80.h: 9621: extern volatile unsigned char B2CON @ 0xEA0;
"9623
[; ;pic18f45k80.h: 9623: asm("B2CON equ 0EA0h");
[; <" B2CON equ 0EA0h ;# ">
[; ;pic18f45k80.h: 9626: typedef union {
[; ;pic18f45k80.h: 9627: struct {
[; ;pic18f45k80.h: 9628: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f45k80.h: 9629: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f45k80.h: 9630: unsigned FILHIT2_RTREN :1;
[; ;pic18f45k80.h: 9631: unsigned FILHIT3_TXREQ :1;
[; ;pic18f45k80.h: 9632: unsigned FILHIT4_TXERR :1;
[; ;pic18f45k80.h: 9633: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f45k80.h: 9634: unsigned RXM1_TXABT :1;
[; ;pic18f45k80.h: 9635: unsigned RXFUL_TXBIF :1;
[; ;pic18f45k80.h: 9636: };
[; ;pic18f45k80.h: 9637: struct {
[; ;pic18f45k80.h: 9638: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 9639: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 9640: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 9641: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 9642: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 9643: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 9644: unsigned RXM1 :1;
[; ;pic18f45k80.h: 9645: unsigned RXFUL :1;
[; ;pic18f45k80.h: 9646: };
[; ;pic18f45k80.h: 9647: struct {
[; ;pic18f45k80.h: 9648: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 9649: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 9650: unsigned RTREN :1;
[; ;pic18f45k80.h: 9651: unsigned TXREQ :1;
[; ;pic18f45k80.h: 9652: unsigned TXERR :1;
[; ;pic18f45k80.h: 9653: unsigned TXLARB :1;
[; ;pic18f45k80.h: 9654: unsigned TXABT :1;
[; ;pic18f45k80.h: 9655: unsigned TXBIF :1;
[; ;pic18f45k80.h: 9656: };
[; ;pic18f45k80.h: 9657: struct {
[; ;pic18f45k80.h: 9658: unsigned B2FILHIT0 :1;
[; ;pic18f45k80.h: 9659: unsigned B2FILHIT1 :1;
[; ;pic18f45k80.h: 9660: unsigned B2FILHIT2 :1;
[; ;pic18f45k80.h: 9661: unsigned B2FILHIT3 :1;
[; ;pic18f45k80.h: 9662: unsigned B2FILHIT4 :1;
[; ;pic18f45k80.h: 9663: unsigned B2RTRRO :1;
[; ;pic18f45k80.h: 9664: unsigned B2RXM1 :1;
[; ;pic18f45k80.h: 9665: unsigned B2RXFUL :1;
[; ;pic18f45k80.h: 9666: };
[; ;pic18f45k80.h: 9667: struct {
[; ;pic18f45k80.h: 9668: unsigned B2TXPRI0 :1;
[; ;pic18f45k80.h: 9669: unsigned B2TXPRI1 :1;
[; ;pic18f45k80.h: 9670: unsigned B2RTREN :1;
[; ;pic18f45k80.h: 9671: unsigned B2TXREQ :1;
[; ;pic18f45k80.h: 9672: unsigned B2TXERR :1;
[; ;pic18f45k80.h: 9673: unsigned B2TXLARB :1;
[; ;pic18f45k80.h: 9674: unsigned B2TXABT :1;
[; ;pic18f45k80.h: 9675: unsigned B2TXB3IF :1;
[; ;pic18f45k80.h: 9676: };
[; ;pic18f45k80.h: 9677: } B2CONbits_t;
[; ;pic18f45k80.h: 9678: extern volatile B2CONbits_t B2CONbits @ 0xEA0;
[; ;pic18f45k80.h: 9882: extern volatile unsigned char B2SIDH @ 0xEA1;
"9884
[; ;pic18f45k80.h: 9884: asm("B2SIDH equ 0EA1h");
[; <" B2SIDH equ 0EA1h ;# ">
[; ;pic18f45k80.h: 9887: typedef union {
[; ;pic18f45k80.h: 9888: struct {
[; ;pic18f45k80.h: 9889: unsigned SID :8;
[; ;pic18f45k80.h: 9890: };
[; ;pic18f45k80.h: 9891: struct {
[; ;pic18f45k80.h: 9892: unsigned SID3 :1;
[; ;pic18f45k80.h: 9893: unsigned SID4 :1;
[; ;pic18f45k80.h: 9894: unsigned SID5 :1;
[; ;pic18f45k80.h: 9895: unsigned SID6 :1;
[; ;pic18f45k80.h: 9896: unsigned SID7 :1;
[; ;pic18f45k80.h: 9897: unsigned SID8 :1;
[; ;pic18f45k80.h: 9898: unsigned SID9 :1;
[; ;pic18f45k80.h: 9899: unsigned SID10 :1;
[; ;pic18f45k80.h: 9900: };
[; ;pic18f45k80.h: 9901: struct {
[; ;pic18f45k80.h: 9902: unsigned B2SID3 :1;
[; ;pic18f45k80.h: 9903: unsigned B2SID4 :1;
[; ;pic18f45k80.h: 9904: unsigned B2SID5 :1;
[; ;pic18f45k80.h: 9905: unsigned B2SID6 :1;
[; ;pic18f45k80.h: 9906: unsigned B2SID7 :1;
[; ;pic18f45k80.h: 9907: unsigned B2SID8 :1;
[; ;pic18f45k80.h: 9908: unsigned B2SID9 :1;
[; ;pic18f45k80.h: 9909: unsigned B2SID10 :1;
[; ;pic18f45k80.h: 9910: };
[; ;pic18f45k80.h: 9911: } B2SIDHbits_t;
[; ;pic18f45k80.h: 9912: extern volatile B2SIDHbits_t B2SIDHbits @ 0xEA1;
[; ;pic18f45k80.h: 10001: extern volatile unsigned char B2SIDL @ 0xEA2;
"10003
[; ;pic18f45k80.h: 10003: asm("B2SIDL equ 0EA2h");
[; <" B2SIDL equ 0EA2h ;# ">
[; ;pic18f45k80.h: 10006: typedef union {
[; ;pic18f45k80.h: 10007: struct {
[; ;pic18f45k80.h: 10008: unsigned EID :2;
[; ;pic18f45k80.h: 10009: unsigned :1;
[; ;pic18f45k80.h: 10010: unsigned EXIDE :1;
[; ;pic18f45k80.h: 10011: unsigned SRR :1;
[; ;pic18f45k80.h: 10012: unsigned SID :3;
[; ;pic18f45k80.h: 10013: };
[; ;pic18f45k80.h: 10014: struct {
[; ;pic18f45k80.h: 10015: unsigned EID16 :1;
[; ;pic18f45k80.h: 10016: unsigned EID17 :1;
[; ;pic18f45k80.h: 10017: unsigned :3;
[; ;pic18f45k80.h: 10018: unsigned SID0 :1;
[; ;pic18f45k80.h: 10019: unsigned SID1 :1;
[; ;pic18f45k80.h: 10020: unsigned SID2 :1;
[; ;pic18f45k80.h: 10021: };
[; ;pic18f45k80.h: 10022: struct {
[; ;pic18f45k80.h: 10023: unsigned B2EID16 :1;
[; ;pic18f45k80.h: 10024: unsigned B2EID17 :1;
[; ;pic18f45k80.h: 10025: unsigned :1;
[; ;pic18f45k80.h: 10026: unsigned B2EXID :1;
[; ;pic18f45k80.h: 10027: unsigned B2SRR :1;
[; ;pic18f45k80.h: 10028: unsigned B2SID0 :1;
[; ;pic18f45k80.h: 10029: unsigned B2SID1 :1;
[; ;pic18f45k80.h: 10030: unsigned B2SID2 :1;
[; ;pic18f45k80.h: 10031: };
[; ;pic18f45k80.h: 10032: struct {
[; ;pic18f45k80.h: 10033: unsigned :3;
[; ;pic18f45k80.h: 10034: unsigned B2EXIDE :1;
[; ;pic18f45k80.h: 10035: };
[; ;pic18f45k80.h: 10036: } B2SIDLbits_t;
[; ;pic18f45k80.h: 10037: extern volatile B2SIDLbits_t B2SIDLbits @ 0xEA2;
[; ;pic18f45k80.h: 10126: extern volatile unsigned char B2EIDH @ 0xEA3;
"10128
[; ;pic18f45k80.h: 10128: asm("B2EIDH equ 0EA3h");
[; <" B2EIDH equ 0EA3h ;# ">
[; ;pic18f45k80.h: 10131: typedef union {
[; ;pic18f45k80.h: 10132: struct {
[; ;pic18f45k80.h: 10133: unsigned EID :8;
[; ;pic18f45k80.h: 10134: };
[; ;pic18f45k80.h: 10135: struct {
[; ;pic18f45k80.h: 10136: unsigned EID8 :1;
[; ;pic18f45k80.h: 10137: unsigned EID9 :1;
[; ;pic18f45k80.h: 10138: unsigned EID10 :1;
[; ;pic18f45k80.h: 10139: unsigned EID11 :1;
[; ;pic18f45k80.h: 10140: unsigned EID12 :1;
[; ;pic18f45k80.h: 10141: unsigned EID13 :1;
[; ;pic18f45k80.h: 10142: unsigned EID14 :1;
[; ;pic18f45k80.h: 10143: unsigned EID15 :1;
[; ;pic18f45k80.h: 10144: };
[; ;pic18f45k80.h: 10145: struct {
[; ;pic18f45k80.h: 10146: unsigned B2EID8 :1;
[; ;pic18f45k80.h: 10147: unsigned B2EID9 :1;
[; ;pic18f45k80.h: 10148: unsigned B2EID10 :1;
[; ;pic18f45k80.h: 10149: unsigned B2EID11 :1;
[; ;pic18f45k80.h: 10150: unsigned B2EID12 :1;
[; ;pic18f45k80.h: 10151: unsigned B2EID13 :1;
[; ;pic18f45k80.h: 10152: unsigned B2EID14 :1;
[; ;pic18f45k80.h: 10153: unsigned B2EID15 :1;
[; ;pic18f45k80.h: 10154: };
[; ;pic18f45k80.h: 10155: } B2EIDHbits_t;
[; ;pic18f45k80.h: 10156: extern volatile B2EIDHbits_t B2EIDHbits @ 0xEA3;
[; ;pic18f45k80.h: 10245: extern volatile unsigned char B2EIDL @ 0xEA4;
"10247
[; ;pic18f45k80.h: 10247: asm("B2EIDL equ 0EA4h");
[; <" B2EIDL equ 0EA4h ;# ">
[; ;pic18f45k80.h: 10250: typedef union {
[; ;pic18f45k80.h: 10251: struct {
[; ;pic18f45k80.h: 10252: unsigned EID :8;
[; ;pic18f45k80.h: 10253: };
[; ;pic18f45k80.h: 10254: struct {
[; ;pic18f45k80.h: 10255: unsigned EID0 :1;
[; ;pic18f45k80.h: 10256: unsigned EID1 :1;
[; ;pic18f45k80.h: 10257: unsigned EID2 :1;
[; ;pic18f45k80.h: 10258: unsigned EID3 :1;
[; ;pic18f45k80.h: 10259: unsigned EID4 :1;
[; ;pic18f45k80.h: 10260: unsigned EID5 :1;
[; ;pic18f45k80.h: 10261: unsigned EID6 :1;
[; ;pic18f45k80.h: 10262: unsigned EID7 :1;
[; ;pic18f45k80.h: 10263: };
[; ;pic18f45k80.h: 10264: struct {
[; ;pic18f45k80.h: 10265: unsigned B2EID0 :1;
[; ;pic18f45k80.h: 10266: unsigned B2EID1 :1;
[; ;pic18f45k80.h: 10267: unsigned B2EID2 :1;
[; ;pic18f45k80.h: 10268: unsigned B2EID3 :1;
[; ;pic18f45k80.h: 10269: unsigned B2EID4 :1;
[; ;pic18f45k80.h: 10270: unsigned B2EID5 :1;
[; ;pic18f45k80.h: 10271: unsigned B2EID6 :1;
[; ;pic18f45k80.h: 10272: unsigned B2EID7 :1;
[; ;pic18f45k80.h: 10273: };
[; ;pic18f45k80.h: 10274: } B2EIDLbits_t;
[; ;pic18f45k80.h: 10275: extern volatile B2EIDLbits_t B2EIDLbits @ 0xEA4;
[; ;pic18f45k80.h: 10364: extern volatile unsigned char B2DLC @ 0xEA5;
"10366
[; ;pic18f45k80.h: 10366: asm("B2DLC equ 0EA5h");
[; <" B2DLC equ 0EA5h ;# ">
[; ;pic18f45k80.h: 10369: typedef union {
[; ;pic18f45k80.h: 10370: struct {
[; ;pic18f45k80.h: 10371: unsigned DLC :4;
[; ;pic18f45k80.h: 10372: unsigned RB :2;
[; ;pic18f45k80.h: 10373: unsigned RXRTR_TXRTR :1;
[; ;pic18f45k80.h: 10374: };
[; ;pic18f45k80.h: 10375: struct {
[; ;pic18f45k80.h: 10376: unsigned DLC0 :1;
[; ;pic18f45k80.h: 10377: unsigned DLC1 :1;
[; ;pic18f45k80.h: 10378: unsigned DLC2 :1;
[; ;pic18f45k80.h: 10379: unsigned DLC3 :1;
[; ;pic18f45k80.h: 10380: unsigned RB0 :1;
[; ;pic18f45k80.h: 10381: unsigned RB1 :1;
[; ;pic18f45k80.h: 10382: unsigned RXRTR :1;
[; ;pic18f45k80.h: 10383: };
[; ;pic18f45k80.h: 10384: struct {
[; ;pic18f45k80.h: 10385: unsigned :6;
[; ;pic18f45k80.h: 10386: unsigned TXRTR :1;
[; ;pic18f45k80.h: 10387: };
[; ;pic18f45k80.h: 10388: struct {
[; ;pic18f45k80.h: 10389: unsigned B2DLC0 :1;
[; ;pic18f45k80.h: 10390: unsigned B2DLC1 :1;
[; ;pic18f45k80.h: 10391: unsigned B2DLC2 :1;
[; ;pic18f45k80.h: 10392: unsigned B2DLC3 :1;
[; ;pic18f45k80.h: 10393: unsigned B2RB0 :1;
[; ;pic18f45k80.h: 10394: unsigned B2RB1 :1;
[; ;pic18f45k80.h: 10395: unsigned B2RXRTR :1;
[; ;pic18f45k80.h: 10396: };
[; ;pic18f45k80.h: 10397: } B2DLCbits_t;
[; ;pic18f45k80.h: 10398: extern volatile B2DLCbits_t B2DLCbits @ 0xEA5;
[; ;pic18f45k80.h: 10492: extern volatile unsigned char B2D0 @ 0xEA6;
"10494
[; ;pic18f45k80.h: 10494: asm("B2D0 equ 0EA6h");
[; <" B2D0 equ 0EA6h ;# ">
[; ;pic18f45k80.h: 10497: typedef union {
[; ;pic18f45k80.h: 10498: struct {
[; ;pic18f45k80.h: 10499: unsigned B2D0 :8;
[; ;pic18f45k80.h: 10500: };
[; ;pic18f45k80.h: 10501: struct {
[; ;pic18f45k80.h: 10502: unsigned B2D00 :1;
[; ;pic18f45k80.h: 10503: unsigned B2D01 :1;
[; ;pic18f45k80.h: 10504: unsigned B2D02 :1;
[; ;pic18f45k80.h: 10505: unsigned B2D03 :1;
[; ;pic18f45k80.h: 10506: unsigned B2D04 :1;
[; ;pic18f45k80.h: 10507: unsigned B2D05 :1;
[; ;pic18f45k80.h: 10508: unsigned B2D06 :1;
[; ;pic18f45k80.h: 10509: unsigned B2D07 :1;
[; ;pic18f45k80.h: 10510: };
[; ;pic18f45k80.h: 10511: } B2D0bits_t;
[; ;pic18f45k80.h: 10512: extern volatile B2D0bits_t B2D0bits @ 0xEA6;
[; ;pic18f45k80.h: 10561: extern volatile unsigned char B2D1 @ 0xEA7;
"10563
[; ;pic18f45k80.h: 10563: asm("B2D1 equ 0EA7h");
[; <" B2D1 equ 0EA7h ;# ">
[; ;pic18f45k80.h: 10566: typedef union {
[; ;pic18f45k80.h: 10567: struct {
[; ;pic18f45k80.h: 10568: unsigned B2D1 :8;
[; ;pic18f45k80.h: 10569: };
[; ;pic18f45k80.h: 10570: struct {
[; ;pic18f45k80.h: 10571: unsigned B2D10 :1;
[; ;pic18f45k80.h: 10572: unsigned B2D11 :1;
[; ;pic18f45k80.h: 10573: unsigned B2D12 :1;
[; ;pic18f45k80.h: 10574: unsigned B2D13 :1;
[; ;pic18f45k80.h: 10575: unsigned B2D14 :1;
[; ;pic18f45k80.h: 10576: unsigned B2D15 :1;
[; ;pic18f45k80.h: 10577: unsigned B2D16 :1;
[; ;pic18f45k80.h: 10578: unsigned B2D17 :1;
[; ;pic18f45k80.h: 10579: };
[; ;pic18f45k80.h: 10580: } B2D1bits_t;
[; ;pic18f45k80.h: 10581: extern volatile B2D1bits_t B2D1bits @ 0xEA7;
[; ;pic18f45k80.h: 10630: extern volatile unsigned char B2D2 @ 0xEA8;
"10632
[; ;pic18f45k80.h: 10632: asm("B2D2 equ 0EA8h");
[; <" B2D2 equ 0EA8h ;# ">
[; ;pic18f45k80.h: 10635: typedef union {
[; ;pic18f45k80.h: 10636: struct {
[; ;pic18f45k80.h: 10637: unsigned B2D2 :8;
[; ;pic18f45k80.h: 10638: };
[; ;pic18f45k80.h: 10639: struct {
[; ;pic18f45k80.h: 10640: unsigned B2D20 :1;
[; ;pic18f45k80.h: 10641: unsigned B2D21 :1;
[; ;pic18f45k80.h: 10642: unsigned B2D22 :1;
[; ;pic18f45k80.h: 10643: unsigned B2D23 :1;
[; ;pic18f45k80.h: 10644: unsigned B2D24 :1;
[; ;pic18f45k80.h: 10645: unsigned B2D25 :1;
[; ;pic18f45k80.h: 10646: unsigned B2D26 :1;
[; ;pic18f45k80.h: 10647: unsigned B2D27 :1;
[; ;pic18f45k80.h: 10648: };
[; ;pic18f45k80.h: 10649: } B2D2bits_t;
[; ;pic18f45k80.h: 10650: extern volatile B2D2bits_t B2D2bits @ 0xEA8;
[; ;pic18f45k80.h: 10699: extern volatile unsigned char B2D3 @ 0xEA9;
"10701
[; ;pic18f45k80.h: 10701: asm("B2D3 equ 0EA9h");
[; <" B2D3 equ 0EA9h ;# ">
[; ;pic18f45k80.h: 10704: typedef union {
[; ;pic18f45k80.h: 10705: struct {
[; ;pic18f45k80.h: 10706: unsigned B2D3 :8;
[; ;pic18f45k80.h: 10707: };
[; ;pic18f45k80.h: 10708: struct {
[; ;pic18f45k80.h: 10709: unsigned B2D30 :1;
[; ;pic18f45k80.h: 10710: unsigned B2D31 :1;
[; ;pic18f45k80.h: 10711: unsigned B2D32 :1;
[; ;pic18f45k80.h: 10712: unsigned B2D33 :1;
[; ;pic18f45k80.h: 10713: unsigned B2D34 :1;
[; ;pic18f45k80.h: 10714: unsigned B2D35 :1;
[; ;pic18f45k80.h: 10715: unsigned B2D36 :1;
[; ;pic18f45k80.h: 10716: unsigned B2D37 :1;
[; ;pic18f45k80.h: 10717: };
[; ;pic18f45k80.h: 10718: } B2D3bits_t;
[; ;pic18f45k80.h: 10719: extern volatile B2D3bits_t B2D3bits @ 0xEA9;
[; ;pic18f45k80.h: 10768: extern volatile unsigned char B2D4 @ 0xEAA;
"10770
[; ;pic18f45k80.h: 10770: asm("B2D4 equ 0EAAh");
[; <" B2D4 equ 0EAAh ;# ">
[; ;pic18f45k80.h: 10773: typedef union {
[; ;pic18f45k80.h: 10774: struct {
[; ;pic18f45k80.h: 10775: unsigned B2D4 :8;
[; ;pic18f45k80.h: 10776: };
[; ;pic18f45k80.h: 10777: struct {
[; ;pic18f45k80.h: 10778: unsigned B2D40 :1;
[; ;pic18f45k80.h: 10779: unsigned B2D41 :1;
[; ;pic18f45k80.h: 10780: unsigned B2D42 :1;
[; ;pic18f45k80.h: 10781: unsigned B2D43 :1;
[; ;pic18f45k80.h: 10782: unsigned B2D44 :1;
[; ;pic18f45k80.h: 10783: unsigned B2D45 :1;
[; ;pic18f45k80.h: 10784: unsigned B2D46 :1;
[; ;pic18f45k80.h: 10785: unsigned B2D47 :1;
[; ;pic18f45k80.h: 10786: };
[; ;pic18f45k80.h: 10787: } B2D4bits_t;
[; ;pic18f45k80.h: 10788: extern volatile B2D4bits_t B2D4bits @ 0xEAA;
[; ;pic18f45k80.h: 10837: extern volatile unsigned char B2D5 @ 0xEAB;
"10839
[; ;pic18f45k80.h: 10839: asm("B2D5 equ 0EABh");
[; <" B2D5 equ 0EABh ;# ">
[; ;pic18f45k80.h: 10842: typedef union {
[; ;pic18f45k80.h: 10843: struct {
[; ;pic18f45k80.h: 10844: unsigned B2D5 :8;
[; ;pic18f45k80.h: 10845: };
[; ;pic18f45k80.h: 10846: struct {
[; ;pic18f45k80.h: 10847: unsigned B2D50 :1;
[; ;pic18f45k80.h: 10848: unsigned B2D51 :1;
[; ;pic18f45k80.h: 10849: unsigned B2D52 :1;
[; ;pic18f45k80.h: 10850: unsigned B2D53 :1;
[; ;pic18f45k80.h: 10851: unsigned B2D54 :1;
[; ;pic18f45k80.h: 10852: unsigned B2D55 :1;
[; ;pic18f45k80.h: 10853: unsigned B2D56 :1;
[; ;pic18f45k80.h: 10854: unsigned B2D57 :1;
[; ;pic18f45k80.h: 10855: };
[; ;pic18f45k80.h: 10856: } B2D5bits_t;
[; ;pic18f45k80.h: 10857: extern volatile B2D5bits_t B2D5bits @ 0xEAB;
[; ;pic18f45k80.h: 10906: extern volatile unsigned char B2D6 @ 0xEAC;
"10908
[; ;pic18f45k80.h: 10908: asm("B2D6 equ 0EACh");
[; <" B2D6 equ 0EACh ;# ">
[; ;pic18f45k80.h: 10911: typedef union {
[; ;pic18f45k80.h: 10912: struct {
[; ;pic18f45k80.h: 10913: unsigned B2D6 :8;
[; ;pic18f45k80.h: 10914: };
[; ;pic18f45k80.h: 10915: struct {
[; ;pic18f45k80.h: 10916: unsigned B2D60 :1;
[; ;pic18f45k80.h: 10917: unsigned B2D61 :1;
[; ;pic18f45k80.h: 10918: unsigned B2D62 :1;
[; ;pic18f45k80.h: 10919: unsigned B2D63 :1;
[; ;pic18f45k80.h: 10920: unsigned B2D64 :1;
[; ;pic18f45k80.h: 10921: unsigned B2D65 :1;
[; ;pic18f45k80.h: 10922: unsigned B2D66 :1;
[; ;pic18f45k80.h: 10923: unsigned B2D67 :1;
[; ;pic18f45k80.h: 10924: };
[; ;pic18f45k80.h: 10925: } B2D6bits_t;
[; ;pic18f45k80.h: 10926: extern volatile B2D6bits_t B2D6bits @ 0xEAC;
[; ;pic18f45k80.h: 10975: extern volatile unsigned char B2D7 @ 0xEAD;
"10977
[; ;pic18f45k80.h: 10977: asm("B2D7 equ 0EADh");
[; <" B2D7 equ 0EADh ;# ">
[; ;pic18f45k80.h: 10980: typedef union {
[; ;pic18f45k80.h: 10981: struct {
[; ;pic18f45k80.h: 10982: unsigned B2D7 :8;
[; ;pic18f45k80.h: 10983: };
[; ;pic18f45k80.h: 10984: struct {
[; ;pic18f45k80.h: 10985: unsigned B2D70 :1;
[; ;pic18f45k80.h: 10986: unsigned B2D71 :1;
[; ;pic18f45k80.h: 10987: unsigned B2D72 :1;
[; ;pic18f45k80.h: 10988: unsigned B2D73 :1;
[; ;pic18f45k80.h: 10989: unsigned B2D74 :1;
[; ;pic18f45k80.h: 10990: unsigned B2D75 :1;
[; ;pic18f45k80.h: 10991: unsigned B2D76 :1;
[; ;pic18f45k80.h: 10992: unsigned B2D77 :1;
[; ;pic18f45k80.h: 10993: };
[; ;pic18f45k80.h: 10994: } B2D7bits_t;
[; ;pic18f45k80.h: 10995: extern volatile B2D7bits_t B2D7bits @ 0xEAD;
[; ;pic18f45k80.h: 11044: extern volatile unsigned char CANSTAT_RO7 @ 0xEAE;
"11046
[; ;pic18f45k80.h: 11046: asm("CANSTAT_RO7 equ 0EAEh");
[; <" CANSTAT_RO7 equ 0EAEh ;# ">
[; ;pic18f45k80.h: 11049: typedef union {
[; ;pic18f45k80.h: 11050: struct {
[; ;pic18f45k80.h: 11051: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 11052: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 11053: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 11054: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 11055: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 11056: unsigned OPMODE :3;
[; ;pic18f45k80.h: 11057: };
[; ;pic18f45k80.h: 11058: struct {
[; ;pic18f45k80.h: 11059: unsigned :1;
[; ;pic18f45k80.h: 11060: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 11061: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 11062: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 11063: unsigned :1;
[; ;pic18f45k80.h: 11064: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 11065: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 11066: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 11067: };
[; ;pic18f45k80.h: 11068: struct {
[; ;pic18f45k80.h: 11069: unsigned :1;
[; ;pic18f45k80.h: 11070: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 11071: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 11072: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 11073: };
[; ;pic18f45k80.h: 11074: } CANSTAT_RO7bits_t;
[; ;pic18f45k80.h: 11075: extern volatile CANSTAT_RO7bits_t CANSTAT_RO7bits @ 0xEAE;
[; ;pic18f45k80.h: 11154: extern volatile unsigned char CANCON_RO7 @ 0xEAF;
"11156
[; ;pic18f45k80.h: 11156: asm("CANCON_RO7 equ 0EAFh");
[; <" CANCON_RO7 equ 0EAFh ;# ">
[; ;pic18f45k80.h: 11159: typedef union {
[; ;pic18f45k80.h: 11160: struct {
[; ;pic18f45k80.h: 11161: unsigned FP0 :1;
[; ;pic18f45k80.h: 11162: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 11163: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 11164: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 11165: unsigned ABAT :1;
[; ;pic18f45k80.h: 11166: unsigned REQOP :3;
[; ;pic18f45k80.h: 11167: };
[; ;pic18f45k80.h: 11168: struct {
[; ;pic18f45k80.h: 11169: unsigned :1;
[; ;pic18f45k80.h: 11170: unsigned WIN0 :1;
[; ;pic18f45k80.h: 11171: unsigned WIN1 :1;
[; ;pic18f45k80.h: 11172: unsigned WIN2 :1;
[; ;pic18f45k80.h: 11173: };
[; ;pic18f45k80.h: 11174: struct {
[; ;pic18f45k80.h: 11175: unsigned :1;
[; ;pic18f45k80.h: 11176: unsigned FP1 :1;
[; ;pic18f45k80.h: 11177: unsigned FP2 :1;
[; ;pic18f45k80.h: 11178: unsigned FP3 :1;
[; ;pic18f45k80.h: 11179: };
[; ;pic18f45k80.h: 11180: } CANCON_RO7bits_t;
[; ;pic18f45k80.h: 11181: extern volatile CANCON_RO7bits_t CANCON_RO7bits @ 0xEAF;
[; ;pic18f45k80.h: 11245: extern volatile unsigned char B3CON @ 0xEB0;
"11247
[; ;pic18f45k80.h: 11247: asm("B3CON equ 0EB0h");
[; <" B3CON equ 0EB0h ;# ">
[; ;pic18f45k80.h: 11250: typedef union {
[; ;pic18f45k80.h: 11251: struct {
[; ;pic18f45k80.h: 11252: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f45k80.h: 11253: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f45k80.h: 11254: unsigned FILHIT2_RTREN :1;
[; ;pic18f45k80.h: 11255: unsigned FILHIT3_TXREQ :1;
[; ;pic18f45k80.h: 11256: unsigned FILHIT4_TXERR :1;
[; ;pic18f45k80.h: 11257: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f45k80.h: 11258: unsigned RXM1_TXABT :1;
[; ;pic18f45k80.h: 11259: unsigned RXFUL_TXBIF :1;
[; ;pic18f45k80.h: 11260: };
[; ;pic18f45k80.h: 11261: struct {
[; ;pic18f45k80.h: 11262: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 11263: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 11264: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 11265: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 11266: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 11267: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 11268: unsigned RXM1 :1;
[; ;pic18f45k80.h: 11269: unsigned RXFUL :1;
[; ;pic18f45k80.h: 11270: };
[; ;pic18f45k80.h: 11271: struct {
[; ;pic18f45k80.h: 11272: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 11273: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 11274: unsigned RTREN :1;
[; ;pic18f45k80.h: 11275: unsigned TXREQ :1;
[; ;pic18f45k80.h: 11276: unsigned TXERR :1;
[; ;pic18f45k80.h: 11277: unsigned TXLARB :1;
[; ;pic18f45k80.h: 11278: unsigned TXABT :1;
[; ;pic18f45k80.h: 11279: unsigned TXBIF :1;
[; ;pic18f45k80.h: 11280: };
[; ;pic18f45k80.h: 11281: struct {
[; ;pic18f45k80.h: 11282: unsigned B3FILHIT0 :1;
[; ;pic18f45k80.h: 11283: unsigned B3FILHIT1 :1;
[; ;pic18f45k80.h: 11284: unsigned B3FILHIT2 :1;
[; ;pic18f45k80.h: 11285: unsigned B3FILHIT3 :1;
[; ;pic18f45k80.h: 11286: unsigned B3FILHIT4 :1;
[; ;pic18f45k80.h: 11287: unsigned B3RTRRO :1;
[; ;pic18f45k80.h: 11288: unsigned B3RXM1 :1;
[; ;pic18f45k80.h: 11289: unsigned B3RXFUL :1;
[; ;pic18f45k80.h: 11290: };
[; ;pic18f45k80.h: 11291: struct {
[; ;pic18f45k80.h: 11292: unsigned B3TXPRI0 :1;
[; ;pic18f45k80.h: 11293: unsigned B3TXPRI1 :1;
[; ;pic18f45k80.h: 11294: unsigned B3RTREN :1;
[; ;pic18f45k80.h: 11295: unsigned B3TXREQ :1;
[; ;pic18f45k80.h: 11296: unsigned B3TXERR :1;
[; ;pic18f45k80.h: 11297: unsigned B3TXLARB :1;
[; ;pic18f45k80.h: 11298: unsigned B3TXABT :1;
[; ;pic18f45k80.h: 11299: unsigned B3TXB3IF :1;
[; ;pic18f45k80.h: 11300: };
[; ;pic18f45k80.h: 11301: } B3CONbits_t;
[; ;pic18f45k80.h: 11302: extern volatile B3CONbits_t B3CONbits @ 0xEB0;
[; ;pic18f45k80.h: 11506: extern volatile unsigned char B3SIDH @ 0xEB1;
"11508
[; ;pic18f45k80.h: 11508: asm("B3SIDH equ 0EB1h");
[; <" B3SIDH equ 0EB1h ;# ">
[; ;pic18f45k80.h: 11511: typedef union {
[; ;pic18f45k80.h: 11512: struct {
[; ;pic18f45k80.h: 11513: unsigned SID :8;
[; ;pic18f45k80.h: 11514: };
[; ;pic18f45k80.h: 11515: struct {
[; ;pic18f45k80.h: 11516: unsigned SID3 :1;
[; ;pic18f45k80.h: 11517: unsigned SID4 :1;
[; ;pic18f45k80.h: 11518: unsigned SID5 :1;
[; ;pic18f45k80.h: 11519: unsigned SID6 :1;
[; ;pic18f45k80.h: 11520: unsigned SID7 :1;
[; ;pic18f45k80.h: 11521: unsigned SID8 :1;
[; ;pic18f45k80.h: 11522: unsigned SID9 :1;
[; ;pic18f45k80.h: 11523: unsigned SID10 :1;
[; ;pic18f45k80.h: 11524: };
[; ;pic18f45k80.h: 11525: struct {
[; ;pic18f45k80.h: 11526: unsigned B3SID3 :1;
[; ;pic18f45k80.h: 11527: unsigned B3SID4 :1;
[; ;pic18f45k80.h: 11528: unsigned B3SID5 :1;
[; ;pic18f45k80.h: 11529: unsigned B3SID6 :1;
[; ;pic18f45k80.h: 11530: unsigned B3SID7 :1;
[; ;pic18f45k80.h: 11531: unsigned B3SID8 :1;
[; ;pic18f45k80.h: 11532: unsigned B3SID9 :1;
[; ;pic18f45k80.h: 11533: unsigned B3SID10 :1;
[; ;pic18f45k80.h: 11534: };
[; ;pic18f45k80.h: 11535: } B3SIDHbits_t;
[; ;pic18f45k80.h: 11536: extern volatile B3SIDHbits_t B3SIDHbits @ 0xEB1;
[; ;pic18f45k80.h: 11625: extern volatile unsigned char B3SIDL @ 0xEB2;
"11627
[; ;pic18f45k80.h: 11627: asm("B3SIDL equ 0EB2h");
[; <" B3SIDL equ 0EB2h ;# ">
[; ;pic18f45k80.h: 11630: typedef union {
[; ;pic18f45k80.h: 11631: struct {
[; ;pic18f45k80.h: 11632: unsigned EID :2;
[; ;pic18f45k80.h: 11633: unsigned :1;
[; ;pic18f45k80.h: 11634: unsigned EXIDE :1;
[; ;pic18f45k80.h: 11635: unsigned SRR :1;
[; ;pic18f45k80.h: 11636: unsigned SID :3;
[; ;pic18f45k80.h: 11637: };
[; ;pic18f45k80.h: 11638: struct {
[; ;pic18f45k80.h: 11639: unsigned EID16 :1;
[; ;pic18f45k80.h: 11640: unsigned EID17 :1;
[; ;pic18f45k80.h: 11641: unsigned :3;
[; ;pic18f45k80.h: 11642: unsigned SID0 :1;
[; ;pic18f45k80.h: 11643: unsigned SID1 :1;
[; ;pic18f45k80.h: 11644: unsigned SID2 :1;
[; ;pic18f45k80.h: 11645: };
[; ;pic18f45k80.h: 11646: struct {
[; ;pic18f45k80.h: 11647: unsigned B3EID16 :1;
[; ;pic18f45k80.h: 11648: unsigned B3EID17 :1;
[; ;pic18f45k80.h: 11649: unsigned :1;
[; ;pic18f45k80.h: 11650: unsigned B3EXID :1;
[; ;pic18f45k80.h: 11651: unsigned B3SRR :1;
[; ;pic18f45k80.h: 11652: unsigned B3SID0 :1;
[; ;pic18f45k80.h: 11653: unsigned B3SID1 :1;
[; ;pic18f45k80.h: 11654: unsigned B3SID2 :1;
[; ;pic18f45k80.h: 11655: };
[; ;pic18f45k80.h: 11656: struct {
[; ;pic18f45k80.h: 11657: unsigned :3;
[; ;pic18f45k80.h: 11658: unsigned B3EXIDE :1;
[; ;pic18f45k80.h: 11659: };
[; ;pic18f45k80.h: 11660: } B3SIDLbits_t;
[; ;pic18f45k80.h: 11661: extern volatile B3SIDLbits_t B3SIDLbits @ 0xEB2;
[; ;pic18f45k80.h: 11750: extern volatile unsigned char B3EIDH @ 0xEB3;
"11752
[; ;pic18f45k80.h: 11752: asm("B3EIDH equ 0EB3h");
[; <" B3EIDH equ 0EB3h ;# ">
[; ;pic18f45k80.h: 11755: typedef union {
[; ;pic18f45k80.h: 11756: struct {
[; ;pic18f45k80.h: 11757: unsigned EID :8;
[; ;pic18f45k80.h: 11758: };
[; ;pic18f45k80.h: 11759: struct {
[; ;pic18f45k80.h: 11760: unsigned EID8 :1;
[; ;pic18f45k80.h: 11761: unsigned EID9 :1;
[; ;pic18f45k80.h: 11762: unsigned EID10 :1;
[; ;pic18f45k80.h: 11763: unsigned EID11 :1;
[; ;pic18f45k80.h: 11764: unsigned EID12 :1;
[; ;pic18f45k80.h: 11765: unsigned EID13 :1;
[; ;pic18f45k80.h: 11766: unsigned EID14 :1;
[; ;pic18f45k80.h: 11767: unsigned EID15 :1;
[; ;pic18f45k80.h: 11768: };
[; ;pic18f45k80.h: 11769: struct {
[; ;pic18f45k80.h: 11770: unsigned B3EID8 :1;
[; ;pic18f45k80.h: 11771: unsigned B3EID9 :1;
[; ;pic18f45k80.h: 11772: unsigned B3EID10 :1;
[; ;pic18f45k80.h: 11773: unsigned B3EID11 :1;
[; ;pic18f45k80.h: 11774: unsigned B3EID12 :1;
[; ;pic18f45k80.h: 11775: unsigned B3EID13 :1;
[; ;pic18f45k80.h: 11776: unsigned B3EID14 :1;
[; ;pic18f45k80.h: 11777: unsigned B3EID15 :1;
[; ;pic18f45k80.h: 11778: };
[; ;pic18f45k80.h: 11779: } B3EIDHbits_t;
[; ;pic18f45k80.h: 11780: extern volatile B3EIDHbits_t B3EIDHbits @ 0xEB3;
[; ;pic18f45k80.h: 11869: extern volatile unsigned char B3EIDL @ 0xEB4;
"11871
[; ;pic18f45k80.h: 11871: asm("B3EIDL equ 0EB4h");
[; <" B3EIDL equ 0EB4h ;# ">
[; ;pic18f45k80.h: 11874: typedef union {
[; ;pic18f45k80.h: 11875: struct {
[; ;pic18f45k80.h: 11876: unsigned EID :8;
[; ;pic18f45k80.h: 11877: };
[; ;pic18f45k80.h: 11878: struct {
[; ;pic18f45k80.h: 11879: unsigned EID0 :1;
[; ;pic18f45k80.h: 11880: unsigned EID1 :1;
[; ;pic18f45k80.h: 11881: unsigned EID2 :1;
[; ;pic18f45k80.h: 11882: unsigned EID3 :1;
[; ;pic18f45k80.h: 11883: unsigned EID4 :1;
[; ;pic18f45k80.h: 11884: unsigned EID5 :1;
[; ;pic18f45k80.h: 11885: unsigned EID6 :1;
[; ;pic18f45k80.h: 11886: unsigned EID7 :1;
[; ;pic18f45k80.h: 11887: };
[; ;pic18f45k80.h: 11888: struct {
[; ;pic18f45k80.h: 11889: unsigned B3EID0 :1;
[; ;pic18f45k80.h: 11890: unsigned B3EID1 :1;
[; ;pic18f45k80.h: 11891: unsigned B3EID2 :1;
[; ;pic18f45k80.h: 11892: unsigned B3EID3 :1;
[; ;pic18f45k80.h: 11893: unsigned B3EID4 :1;
[; ;pic18f45k80.h: 11894: unsigned B3EID5 :1;
[; ;pic18f45k80.h: 11895: unsigned B3EID6 :1;
[; ;pic18f45k80.h: 11896: unsigned B3EID7 :1;
[; ;pic18f45k80.h: 11897: };
[; ;pic18f45k80.h: 11898: } B3EIDLbits_t;
[; ;pic18f45k80.h: 11899: extern volatile B3EIDLbits_t B3EIDLbits @ 0xEB4;
[; ;pic18f45k80.h: 11988: extern volatile unsigned char B3DLC @ 0xEB5;
"11990
[; ;pic18f45k80.h: 11990: asm("B3DLC equ 0EB5h");
[; <" B3DLC equ 0EB5h ;# ">
[; ;pic18f45k80.h: 11993: typedef union {
[; ;pic18f45k80.h: 11994: struct {
[; ;pic18f45k80.h: 11995: unsigned DLC :4;
[; ;pic18f45k80.h: 11996: unsigned RB :2;
[; ;pic18f45k80.h: 11997: unsigned RXRTR_TXRTR :1;
[; ;pic18f45k80.h: 11998: };
[; ;pic18f45k80.h: 11999: struct {
[; ;pic18f45k80.h: 12000: unsigned DLC0 :1;
[; ;pic18f45k80.h: 12001: unsigned DLC1 :1;
[; ;pic18f45k80.h: 12002: unsigned DLC2 :1;
[; ;pic18f45k80.h: 12003: unsigned DLC3 :1;
[; ;pic18f45k80.h: 12004: unsigned RB0 :1;
[; ;pic18f45k80.h: 12005: unsigned RB1 :1;
[; ;pic18f45k80.h: 12006: unsigned RXRTR :1;
[; ;pic18f45k80.h: 12007: };
[; ;pic18f45k80.h: 12008: struct {
[; ;pic18f45k80.h: 12009: unsigned :6;
[; ;pic18f45k80.h: 12010: unsigned TXRTR :1;
[; ;pic18f45k80.h: 12011: };
[; ;pic18f45k80.h: 12012: struct {
[; ;pic18f45k80.h: 12013: unsigned B3DLC0 :1;
[; ;pic18f45k80.h: 12014: unsigned B3DLC1 :1;
[; ;pic18f45k80.h: 12015: unsigned B3DLC2 :1;
[; ;pic18f45k80.h: 12016: unsigned B3DLC3 :1;
[; ;pic18f45k80.h: 12017: unsigned B3RB0 :1;
[; ;pic18f45k80.h: 12018: unsigned B3RB1 :1;
[; ;pic18f45k80.h: 12019: unsigned B3RXRTR :1;
[; ;pic18f45k80.h: 12020: };
[; ;pic18f45k80.h: 12021: } B3DLCbits_t;
[; ;pic18f45k80.h: 12022: extern volatile B3DLCbits_t B3DLCbits @ 0xEB5;
[; ;pic18f45k80.h: 12116: extern volatile unsigned char B3D0 @ 0xEB6;
"12118
[; ;pic18f45k80.h: 12118: asm("B3D0 equ 0EB6h");
[; <" B3D0 equ 0EB6h ;# ">
[; ;pic18f45k80.h: 12121: typedef union {
[; ;pic18f45k80.h: 12122: struct {
[; ;pic18f45k80.h: 12123: unsigned B3D0 :8;
[; ;pic18f45k80.h: 12124: };
[; ;pic18f45k80.h: 12125: struct {
[; ;pic18f45k80.h: 12126: unsigned B3D00 :1;
[; ;pic18f45k80.h: 12127: unsigned B3D01 :1;
[; ;pic18f45k80.h: 12128: unsigned B3D02 :1;
[; ;pic18f45k80.h: 12129: unsigned B3D03 :1;
[; ;pic18f45k80.h: 12130: unsigned B3D04 :1;
[; ;pic18f45k80.h: 12131: unsigned B3D05 :1;
[; ;pic18f45k80.h: 12132: unsigned B3D06 :1;
[; ;pic18f45k80.h: 12133: unsigned B3D07 :1;
[; ;pic18f45k80.h: 12134: };
[; ;pic18f45k80.h: 12135: } B3D0bits_t;
[; ;pic18f45k80.h: 12136: extern volatile B3D0bits_t B3D0bits @ 0xEB6;
[; ;pic18f45k80.h: 12185: extern volatile unsigned char B3D1 @ 0xEB7;
"12187
[; ;pic18f45k80.h: 12187: asm("B3D1 equ 0EB7h");
[; <" B3D1 equ 0EB7h ;# ">
[; ;pic18f45k80.h: 12190: typedef union {
[; ;pic18f45k80.h: 12191: struct {
[; ;pic18f45k80.h: 12192: unsigned B3D1 :8;
[; ;pic18f45k80.h: 12193: };
[; ;pic18f45k80.h: 12194: struct {
[; ;pic18f45k80.h: 12195: unsigned B3D10 :1;
[; ;pic18f45k80.h: 12196: unsigned B3D11 :1;
[; ;pic18f45k80.h: 12197: unsigned B3D12 :1;
[; ;pic18f45k80.h: 12198: unsigned B3D13 :1;
[; ;pic18f45k80.h: 12199: unsigned B3D14 :1;
[; ;pic18f45k80.h: 12200: unsigned B3D15 :1;
[; ;pic18f45k80.h: 12201: unsigned B3D16 :1;
[; ;pic18f45k80.h: 12202: unsigned B3D17 :1;
[; ;pic18f45k80.h: 12203: };
[; ;pic18f45k80.h: 12204: } B3D1bits_t;
[; ;pic18f45k80.h: 12205: extern volatile B3D1bits_t B3D1bits @ 0xEB7;
[; ;pic18f45k80.h: 12254: extern volatile unsigned char B3D2 @ 0xEB8;
"12256
[; ;pic18f45k80.h: 12256: asm("B3D2 equ 0EB8h");
[; <" B3D2 equ 0EB8h ;# ">
[; ;pic18f45k80.h: 12259: typedef union {
[; ;pic18f45k80.h: 12260: struct {
[; ;pic18f45k80.h: 12261: unsigned B3D2 :8;
[; ;pic18f45k80.h: 12262: };
[; ;pic18f45k80.h: 12263: struct {
[; ;pic18f45k80.h: 12264: unsigned B3D20 :1;
[; ;pic18f45k80.h: 12265: unsigned B3D21 :1;
[; ;pic18f45k80.h: 12266: unsigned B3D22 :1;
[; ;pic18f45k80.h: 12267: unsigned B3D23 :1;
[; ;pic18f45k80.h: 12268: unsigned B3D24 :1;
[; ;pic18f45k80.h: 12269: unsigned B3D25 :1;
[; ;pic18f45k80.h: 12270: unsigned B3D26 :1;
[; ;pic18f45k80.h: 12271: unsigned B3D27 :1;
[; ;pic18f45k80.h: 12272: };
[; ;pic18f45k80.h: 12273: } B3D2bits_t;
[; ;pic18f45k80.h: 12274: extern volatile B3D2bits_t B3D2bits @ 0xEB8;
[; ;pic18f45k80.h: 12323: extern volatile unsigned char B3D3 @ 0xEB9;
"12325
[; ;pic18f45k80.h: 12325: asm("B3D3 equ 0EB9h");
[; <" B3D3 equ 0EB9h ;# ">
[; ;pic18f45k80.h: 12328: typedef union {
[; ;pic18f45k80.h: 12329: struct {
[; ;pic18f45k80.h: 12330: unsigned B3D3 :8;
[; ;pic18f45k80.h: 12331: };
[; ;pic18f45k80.h: 12332: struct {
[; ;pic18f45k80.h: 12333: unsigned B3D30 :1;
[; ;pic18f45k80.h: 12334: unsigned B3D31 :1;
[; ;pic18f45k80.h: 12335: unsigned B3D32 :1;
[; ;pic18f45k80.h: 12336: unsigned B3D33 :1;
[; ;pic18f45k80.h: 12337: unsigned B3D34 :1;
[; ;pic18f45k80.h: 12338: unsigned B3D35 :1;
[; ;pic18f45k80.h: 12339: unsigned B3D36 :1;
[; ;pic18f45k80.h: 12340: unsigned B3D37 :1;
[; ;pic18f45k80.h: 12341: };
[; ;pic18f45k80.h: 12342: } B3D3bits_t;
[; ;pic18f45k80.h: 12343: extern volatile B3D3bits_t B3D3bits @ 0xEB9;
[; ;pic18f45k80.h: 12392: extern volatile unsigned char B3D4 @ 0xEBA;
"12394
[; ;pic18f45k80.h: 12394: asm("B3D4 equ 0EBAh");
[; <" B3D4 equ 0EBAh ;# ">
[; ;pic18f45k80.h: 12397: typedef union {
[; ;pic18f45k80.h: 12398: struct {
[; ;pic18f45k80.h: 12399: unsigned B3D4 :8;
[; ;pic18f45k80.h: 12400: };
[; ;pic18f45k80.h: 12401: struct {
[; ;pic18f45k80.h: 12402: unsigned B3D40 :1;
[; ;pic18f45k80.h: 12403: unsigned B3D41 :1;
[; ;pic18f45k80.h: 12404: unsigned B3D42 :1;
[; ;pic18f45k80.h: 12405: unsigned B3D43 :1;
[; ;pic18f45k80.h: 12406: unsigned B3D44 :1;
[; ;pic18f45k80.h: 12407: unsigned B3D45 :1;
[; ;pic18f45k80.h: 12408: unsigned B3D46 :1;
[; ;pic18f45k80.h: 12409: unsigned B3D47 :1;
[; ;pic18f45k80.h: 12410: };
[; ;pic18f45k80.h: 12411: } B3D4bits_t;
[; ;pic18f45k80.h: 12412: extern volatile B3D4bits_t B3D4bits @ 0xEBA;
[; ;pic18f45k80.h: 12461: extern volatile unsigned char B3D5 @ 0xEBB;
"12463
[; ;pic18f45k80.h: 12463: asm("B3D5 equ 0EBBh");
[; <" B3D5 equ 0EBBh ;# ">
[; ;pic18f45k80.h: 12466: typedef union {
[; ;pic18f45k80.h: 12467: struct {
[; ;pic18f45k80.h: 12468: unsigned B3D5 :8;
[; ;pic18f45k80.h: 12469: };
[; ;pic18f45k80.h: 12470: struct {
[; ;pic18f45k80.h: 12471: unsigned B3D50 :1;
[; ;pic18f45k80.h: 12472: unsigned B3D51 :1;
[; ;pic18f45k80.h: 12473: unsigned B3D52 :1;
[; ;pic18f45k80.h: 12474: unsigned B3D53 :1;
[; ;pic18f45k80.h: 12475: unsigned B3D54 :1;
[; ;pic18f45k80.h: 12476: unsigned B3D55 :1;
[; ;pic18f45k80.h: 12477: unsigned B3D56 :1;
[; ;pic18f45k80.h: 12478: unsigned B3D57 :1;
[; ;pic18f45k80.h: 12479: };
[; ;pic18f45k80.h: 12480: } B3D5bits_t;
[; ;pic18f45k80.h: 12481: extern volatile B3D5bits_t B3D5bits @ 0xEBB;
[; ;pic18f45k80.h: 12530: extern volatile unsigned char B3D6 @ 0xEBC;
"12532
[; ;pic18f45k80.h: 12532: asm("B3D6 equ 0EBCh");
[; <" B3D6 equ 0EBCh ;# ">
[; ;pic18f45k80.h: 12535: typedef union {
[; ;pic18f45k80.h: 12536: struct {
[; ;pic18f45k80.h: 12537: unsigned B3D6 :8;
[; ;pic18f45k80.h: 12538: };
[; ;pic18f45k80.h: 12539: struct {
[; ;pic18f45k80.h: 12540: unsigned B3D60 :1;
[; ;pic18f45k80.h: 12541: unsigned B3D61 :1;
[; ;pic18f45k80.h: 12542: unsigned B3D62 :1;
[; ;pic18f45k80.h: 12543: unsigned B3D63 :1;
[; ;pic18f45k80.h: 12544: unsigned B3D64 :1;
[; ;pic18f45k80.h: 12545: unsigned B3D65 :1;
[; ;pic18f45k80.h: 12546: unsigned B3D66 :1;
[; ;pic18f45k80.h: 12547: unsigned B3D67 :1;
[; ;pic18f45k80.h: 12548: };
[; ;pic18f45k80.h: 12549: } B3D6bits_t;
[; ;pic18f45k80.h: 12550: extern volatile B3D6bits_t B3D6bits @ 0xEBC;
[; ;pic18f45k80.h: 12599: extern volatile unsigned char B3D7 @ 0xEBD;
"12601
[; ;pic18f45k80.h: 12601: asm("B3D7 equ 0EBDh");
[; <" B3D7 equ 0EBDh ;# ">
[; ;pic18f45k80.h: 12604: typedef union {
[; ;pic18f45k80.h: 12605: struct {
[; ;pic18f45k80.h: 12606: unsigned B3D7 :8;
[; ;pic18f45k80.h: 12607: };
[; ;pic18f45k80.h: 12608: struct {
[; ;pic18f45k80.h: 12609: unsigned B3D70 :1;
[; ;pic18f45k80.h: 12610: unsigned B3D71 :1;
[; ;pic18f45k80.h: 12611: unsigned B3D72 :1;
[; ;pic18f45k80.h: 12612: unsigned B3D73 :1;
[; ;pic18f45k80.h: 12613: unsigned B3D74 :1;
[; ;pic18f45k80.h: 12614: unsigned B3D75 :1;
[; ;pic18f45k80.h: 12615: unsigned B3D76 :1;
[; ;pic18f45k80.h: 12616: unsigned B3D77 :1;
[; ;pic18f45k80.h: 12617: };
[; ;pic18f45k80.h: 12618: } B3D7bits_t;
[; ;pic18f45k80.h: 12619: extern volatile B3D7bits_t B3D7bits @ 0xEBD;
[; ;pic18f45k80.h: 12668: extern volatile unsigned char CANSTAT_RO6 @ 0xEBE;
"12670
[; ;pic18f45k80.h: 12670: asm("CANSTAT_RO6 equ 0EBEh");
[; <" CANSTAT_RO6 equ 0EBEh ;# ">
[; ;pic18f45k80.h: 12673: typedef union {
[; ;pic18f45k80.h: 12674: struct {
[; ;pic18f45k80.h: 12675: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 12676: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 12677: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 12678: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 12679: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 12680: unsigned OPMODE :3;
[; ;pic18f45k80.h: 12681: };
[; ;pic18f45k80.h: 12682: struct {
[; ;pic18f45k80.h: 12683: unsigned :1;
[; ;pic18f45k80.h: 12684: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 12685: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 12686: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 12687: unsigned :1;
[; ;pic18f45k80.h: 12688: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 12689: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 12690: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 12691: };
[; ;pic18f45k80.h: 12692: struct {
[; ;pic18f45k80.h: 12693: unsigned :1;
[; ;pic18f45k80.h: 12694: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 12695: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 12696: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 12697: };
[; ;pic18f45k80.h: 12698: } CANSTAT_RO6bits_t;
[; ;pic18f45k80.h: 12699: extern volatile CANSTAT_RO6bits_t CANSTAT_RO6bits @ 0xEBE;
[; ;pic18f45k80.h: 12778: extern volatile unsigned char CANCON_RO6 @ 0xEBF;
"12780
[; ;pic18f45k80.h: 12780: asm("CANCON_RO6 equ 0EBFh");
[; <" CANCON_RO6 equ 0EBFh ;# ">
[; ;pic18f45k80.h: 12783: typedef union {
[; ;pic18f45k80.h: 12784: struct {
[; ;pic18f45k80.h: 12785: unsigned FP0 :1;
[; ;pic18f45k80.h: 12786: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 12787: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 12788: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 12789: unsigned ABAT :1;
[; ;pic18f45k80.h: 12790: unsigned REQOP :3;
[; ;pic18f45k80.h: 12791: };
[; ;pic18f45k80.h: 12792: struct {
[; ;pic18f45k80.h: 12793: unsigned :1;
[; ;pic18f45k80.h: 12794: unsigned WIN0 :1;
[; ;pic18f45k80.h: 12795: unsigned WIN1 :1;
[; ;pic18f45k80.h: 12796: unsigned WIN2 :1;
[; ;pic18f45k80.h: 12797: };
[; ;pic18f45k80.h: 12798: struct {
[; ;pic18f45k80.h: 12799: unsigned :1;
[; ;pic18f45k80.h: 12800: unsigned FP1 :1;
[; ;pic18f45k80.h: 12801: unsigned FP2 :1;
[; ;pic18f45k80.h: 12802: unsigned FP3 :1;
[; ;pic18f45k80.h: 12803: };
[; ;pic18f45k80.h: 12804: } CANCON_RO6bits_t;
[; ;pic18f45k80.h: 12805: extern volatile CANCON_RO6bits_t CANCON_RO6bits @ 0xEBF;
[; ;pic18f45k80.h: 12869: extern volatile unsigned char B4CON @ 0xEC0;
"12871
[; ;pic18f45k80.h: 12871: asm("B4CON equ 0EC0h");
[; <" B4CON equ 0EC0h ;# ">
[; ;pic18f45k80.h: 12874: typedef union {
[; ;pic18f45k80.h: 12875: struct {
[; ;pic18f45k80.h: 12876: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f45k80.h: 12877: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f45k80.h: 12878: unsigned FILHIT2_RTREN :1;
[; ;pic18f45k80.h: 12879: unsigned FILHIT3_TXREQ :1;
[; ;pic18f45k80.h: 12880: unsigned FILHIT4_TXERR :1;
[; ;pic18f45k80.h: 12881: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f45k80.h: 12882: unsigned RXM1_TXABT :1;
[; ;pic18f45k80.h: 12883: unsigned RXFUL_TXBIF :1;
[; ;pic18f45k80.h: 12884: };
[; ;pic18f45k80.h: 12885: struct {
[; ;pic18f45k80.h: 12886: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 12887: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 12888: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 12889: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 12890: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 12891: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 12892: unsigned RXM1 :1;
[; ;pic18f45k80.h: 12893: unsigned RXFUL :1;
[; ;pic18f45k80.h: 12894: };
[; ;pic18f45k80.h: 12895: struct {
[; ;pic18f45k80.h: 12896: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 12897: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 12898: unsigned RTREN :1;
[; ;pic18f45k80.h: 12899: unsigned TXREQ :1;
[; ;pic18f45k80.h: 12900: unsigned TXERR :1;
[; ;pic18f45k80.h: 12901: unsigned TXLARB :1;
[; ;pic18f45k80.h: 12902: unsigned TXABT :1;
[; ;pic18f45k80.h: 12903: unsigned TXBIF :1;
[; ;pic18f45k80.h: 12904: };
[; ;pic18f45k80.h: 12905: struct {
[; ;pic18f45k80.h: 12906: unsigned B4FILHIT0 :1;
[; ;pic18f45k80.h: 12907: unsigned B4FILHIT1 :1;
[; ;pic18f45k80.h: 12908: unsigned B4FILHIT2 :1;
[; ;pic18f45k80.h: 12909: unsigned B4FILHIT3 :1;
[; ;pic18f45k80.h: 12910: unsigned B4FILHIT4 :1;
[; ;pic18f45k80.h: 12911: unsigned B4RTRRO :1;
[; ;pic18f45k80.h: 12912: unsigned B4RXM1 :1;
[; ;pic18f45k80.h: 12913: unsigned B4RXFUL :1;
[; ;pic18f45k80.h: 12914: };
[; ;pic18f45k80.h: 12915: struct {
[; ;pic18f45k80.h: 12916: unsigned B4TXPRI0 :1;
[; ;pic18f45k80.h: 12917: unsigned B4TXPRI1 :1;
[; ;pic18f45k80.h: 12918: unsigned B4RTREN :1;
[; ;pic18f45k80.h: 12919: unsigned B4TXREQ :1;
[; ;pic18f45k80.h: 12920: unsigned B4TXERR :1;
[; ;pic18f45k80.h: 12921: unsigned B4TXLARB :1;
[; ;pic18f45k80.h: 12922: unsigned B4TXABT :1;
[; ;pic18f45k80.h: 12923: unsigned B4TXB3IF :1;
[; ;pic18f45k80.h: 12924: };
[; ;pic18f45k80.h: 12925: } B4CONbits_t;
[; ;pic18f45k80.h: 12926: extern volatile B4CONbits_t B4CONbits @ 0xEC0;
[; ;pic18f45k80.h: 13130: extern volatile unsigned char B4SIDH @ 0xEC1;
"13132
[; ;pic18f45k80.h: 13132: asm("B4SIDH equ 0EC1h");
[; <" B4SIDH equ 0EC1h ;# ">
[; ;pic18f45k80.h: 13135: typedef union {
[; ;pic18f45k80.h: 13136: struct {
[; ;pic18f45k80.h: 13137: unsigned SID :8;
[; ;pic18f45k80.h: 13138: };
[; ;pic18f45k80.h: 13139: struct {
[; ;pic18f45k80.h: 13140: unsigned SID3 :1;
[; ;pic18f45k80.h: 13141: unsigned SID4 :1;
[; ;pic18f45k80.h: 13142: unsigned SID5 :1;
[; ;pic18f45k80.h: 13143: unsigned SID6 :1;
[; ;pic18f45k80.h: 13144: unsigned SID7 :1;
[; ;pic18f45k80.h: 13145: unsigned SID8 :1;
[; ;pic18f45k80.h: 13146: unsigned SID9 :1;
[; ;pic18f45k80.h: 13147: unsigned SID10 :1;
[; ;pic18f45k80.h: 13148: };
[; ;pic18f45k80.h: 13149: struct {
[; ;pic18f45k80.h: 13150: unsigned B4SID3 :1;
[; ;pic18f45k80.h: 13151: unsigned B4SID4 :1;
[; ;pic18f45k80.h: 13152: unsigned B4SID5 :1;
[; ;pic18f45k80.h: 13153: unsigned B4SID6 :1;
[; ;pic18f45k80.h: 13154: unsigned B4SID7 :1;
[; ;pic18f45k80.h: 13155: unsigned B4SID8 :1;
[; ;pic18f45k80.h: 13156: unsigned B4SID9 :1;
[; ;pic18f45k80.h: 13157: unsigned B4SID10 :1;
[; ;pic18f45k80.h: 13158: };
[; ;pic18f45k80.h: 13159: } B4SIDHbits_t;
[; ;pic18f45k80.h: 13160: extern volatile B4SIDHbits_t B4SIDHbits @ 0xEC1;
[; ;pic18f45k80.h: 13249: extern volatile unsigned char B4SIDL @ 0xEC2;
"13251
[; ;pic18f45k80.h: 13251: asm("B4SIDL equ 0EC2h");
[; <" B4SIDL equ 0EC2h ;# ">
[; ;pic18f45k80.h: 13254: typedef union {
[; ;pic18f45k80.h: 13255: struct {
[; ;pic18f45k80.h: 13256: unsigned EID :2;
[; ;pic18f45k80.h: 13257: unsigned :1;
[; ;pic18f45k80.h: 13258: unsigned EXIDE :1;
[; ;pic18f45k80.h: 13259: unsigned SRR :1;
[; ;pic18f45k80.h: 13260: unsigned SID :3;
[; ;pic18f45k80.h: 13261: };
[; ;pic18f45k80.h: 13262: struct {
[; ;pic18f45k80.h: 13263: unsigned EID16 :1;
[; ;pic18f45k80.h: 13264: unsigned EID17 :1;
[; ;pic18f45k80.h: 13265: unsigned :3;
[; ;pic18f45k80.h: 13266: unsigned SID0 :1;
[; ;pic18f45k80.h: 13267: unsigned SID1 :1;
[; ;pic18f45k80.h: 13268: unsigned SID2 :1;
[; ;pic18f45k80.h: 13269: };
[; ;pic18f45k80.h: 13270: struct {
[; ;pic18f45k80.h: 13271: unsigned B4EID16 :1;
[; ;pic18f45k80.h: 13272: unsigned B4EID17 :1;
[; ;pic18f45k80.h: 13273: unsigned :1;
[; ;pic18f45k80.h: 13274: unsigned B4EXID :1;
[; ;pic18f45k80.h: 13275: unsigned B4SRR :1;
[; ;pic18f45k80.h: 13276: unsigned B4SID0 :1;
[; ;pic18f45k80.h: 13277: unsigned B4SID1 :1;
[; ;pic18f45k80.h: 13278: unsigned B4SID2 :1;
[; ;pic18f45k80.h: 13279: };
[; ;pic18f45k80.h: 13280: struct {
[; ;pic18f45k80.h: 13281: unsigned :3;
[; ;pic18f45k80.h: 13282: unsigned B4EXIDE :1;
[; ;pic18f45k80.h: 13283: };
[; ;pic18f45k80.h: 13284: } B4SIDLbits_t;
[; ;pic18f45k80.h: 13285: extern volatile B4SIDLbits_t B4SIDLbits @ 0xEC2;
[; ;pic18f45k80.h: 13374: extern volatile unsigned char B4EIDH @ 0xEC3;
"13376
[; ;pic18f45k80.h: 13376: asm("B4EIDH equ 0EC3h");
[; <" B4EIDH equ 0EC3h ;# ">
[; ;pic18f45k80.h: 13379: typedef union {
[; ;pic18f45k80.h: 13380: struct {
[; ;pic18f45k80.h: 13381: unsigned EID :8;
[; ;pic18f45k80.h: 13382: };
[; ;pic18f45k80.h: 13383: struct {
[; ;pic18f45k80.h: 13384: unsigned EID8 :1;
[; ;pic18f45k80.h: 13385: unsigned EID9 :1;
[; ;pic18f45k80.h: 13386: unsigned EID10 :1;
[; ;pic18f45k80.h: 13387: unsigned EID11 :1;
[; ;pic18f45k80.h: 13388: unsigned EID12 :1;
[; ;pic18f45k80.h: 13389: unsigned EID13 :1;
[; ;pic18f45k80.h: 13390: unsigned EID14 :1;
[; ;pic18f45k80.h: 13391: unsigned EID15 :1;
[; ;pic18f45k80.h: 13392: };
[; ;pic18f45k80.h: 13393: struct {
[; ;pic18f45k80.h: 13394: unsigned B4EID8 :1;
[; ;pic18f45k80.h: 13395: unsigned B4EID9 :1;
[; ;pic18f45k80.h: 13396: unsigned B4EID10 :1;
[; ;pic18f45k80.h: 13397: unsigned B4EID11 :1;
[; ;pic18f45k80.h: 13398: unsigned B4EID12 :1;
[; ;pic18f45k80.h: 13399: unsigned B4EID13 :1;
[; ;pic18f45k80.h: 13400: unsigned B4EID14 :1;
[; ;pic18f45k80.h: 13401: unsigned B4EID15 :1;
[; ;pic18f45k80.h: 13402: };
[; ;pic18f45k80.h: 13403: } B4EIDHbits_t;
[; ;pic18f45k80.h: 13404: extern volatile B4EIDHbits_t B4EIDHbits @ 0xEC3;
[; ;pic18f45k80.h: 13493: extern volatile unsigned char B4EIDL @ 0xEC4;
"13495
[; ;pic18f45k80.h: 13495: asm("B4EIDL equ 0EC4h");
[; <" B4EIDL equ 0EC4h ;# ">
[; ;pic18f45k80.h: 13498: typedef union {
[; ;pic18f45k80.h: 13499: struct {
[; ;pic18f45k80.h: 13500: unsigned EID :8;
[; ;pic18f45k80.h: 13501: };
[; ;pic18f45k80.h: 13502: struct {
[; ;pic18f45k80.h: 13503: unsigned EID0 :1;
[; ;pic18f45k80.h: 13504: unsigned EID1 :1;
[; ;pic18f45k80.h: 13505: unsigned EID2 :1;
[; ;pic18f45k80.h: 13506: unsigned EID3 :1;
[; ;pic18f45k80.h: 13507: unsigned EID4 :1;
[; ;pic18f45k80.h: 13508: unsigned EID5 :1;
[; ;pic18f45k80.h: 13509: unsigned EID6 :1;
[; ;pic18f45k80.h: 13510: unsigned EID7 :1;
[; ;pic18f45k80.h: 13511: };
[; ;pic18f45k80.h: 13512: struct {
[; ;pic18f45k80.h: 13513: unsigned B4EID0 :1;
[; ;pic18f45k80.h: 13514: unsigned B4EID1 :1;
[; ;pic18f45k80.h: 13515: unsigned B4EID2 :1;
[; ;pic18f45k80.h: 13516: unsigned B4EID3 :1;
[; ;pic18f45k80.h: 13517: unsigned B4EID4 :1;
[; ;pic18f45k80.h: 13518: unsigned B4EID5 :1;
[; ;pic18f45k80.h: 13519: unsigned B4EID6 :1;
[; ;pic18f45k80.h: 13520: unsigned B4EID7 :1;
[; ;pic18f45k80.h: 13521: };
[; ;pic18f45k80.h: 13522: } B4EIDLbits_t;
[; ;pic18f45k80.h: 13523: extern volatile B4EIDLbits_t B4EIDLbits @ 0xEC4;
[; ;pic18f45k80.h: 13612: extern volatile unsigned char B4DLC @ 0xEC5;
"13614
[; ;pic18f45k80.h: 13614: asm("B4DLC equ 0EC5h");
[; <" B4DLC equ 0EC5h ;# ">
[; ;pic18f45k80.h: 13617: typedef union {
[; ;pic18f45k80.h: 13618: struct {
[; ;pic18f45k80.h: 13619: unsigned DLC :4;
[; ;pic18f45k80.h: 13620: unsigned RB :2;
[; ;pic18f45k80.h: 13621: unsigned RXRTR_TXRTR :1;
[; ;pic18f45k80.h: 13622: };
[; ;pic18f45k80.h: 13623: struct {
[; ;pic18f45k80.h: 13624: unsigned DLC0 :1;
[; ;pic18f45k80.h: 13625: unsigned DLC1 :1;
[; ;pic18f45k80.h: 13626: unsigned DLC2 :1;
[; ;pic18f45k80.h: 13627: unsigned DLC3 :1;
[; ;pic18f45k80.h: 13628: unsigned RB0 :1;
[; ;pic18f45k80.h: 13629: unsigned RB1 :1;
[; ;pic18f45k80.h: 13630: unsigned RXRTR :1;
[; ;pic18f45k80.h: 13631: };
[; ;pic18f45k80.h: 13632: struct {
[; ;pic18f45k80.h: 13633: unsigned :6;
[; ;pic18f45k80.h: 13634: unsigned TXRTR :1;
[; ;pic18f45k80.h: 13635: };
[; ;pic18f45k80.h: 13636: struct {
[; ;pic18f45k80.h: 13637: unsigned B4DLC0 :1;
[; ;pic18f45k80.h: 13638: unsigned B4DLC1 :1;
[; ;pic18f45k80.h: 13639: unsigned B4DLC2 :1;
[; ;pic18f45k80.h: 13640: unsigned B4DLC3 :1;
[; ;pic18f45k80.h: 13641: unsigned B4RB0 :1;
[; ;pic18f45k80.h: 13642: unsigned B4RB1 :1;
[; ;pic18f45k80.h: 13643: unsigned B4RXRTR :1;
[; ;pic18f45k80.h: 13644: };
[; ;pic18f45k80.h: 13645: } B4DLCbits_t;
[; ;pic18f45k80.h: 13646: extern volatile B4DLCbits_t B4DLCbits @ 0xEC5;
[; ;pic18f45k80.h: 13740: extern volatile unsigned char B4D0 @ 0xEC6;
"13742
[; ;pic18f45k80.h: 13742: asm("B4D0 equ 0EC6h");
[; <" B4D0 equ 0EC6h ;# ">
[; ;pic18f45k80.h: 13745: typedef union {
[; ;pic18f45k80.h: 13746: struct {
[; ;pic18f45k80.h: 13747: unsigned B4D0 :8;
[; ;pic18f45k80.h: 13748: };
[; ;pic18f45k80.h: 13749: struct {
[; ;pic18f45k80.h: 13750: unsigned B4D00 :1;
[; ;pic18f45k80.h: 13751: unsigned B4D01 :1;
[; ;pic18f45k80.h: 13752: unsigned B4D02 :1;
[; ;pic18f45k80.h: 13753: unsigned B4D03 :1;
[; ;pic18f45k80.h: 13754: unsigned B4D04 :1;
[; ;pic18f45k80.h: 13755: unsigned B4D05 :1;
[; ;pic18f45k80.h: 13756: unsigned B4D06 :1;
[; ;pic18f45k80.h: 13757: unsigned B4D07 :1;
[; ;pic18f45k80.h: 13758: };
[; ;pic18f45k80.h: 13759: } B4D0bits_t;
[; ;pic18f45k80.h: 13760: extern volatile B4D0bits_t B4D0bits @ 0xEC6;
[; ;pic18f45k80.h: 13809: extern volatile unsigned char B4D1 @ 0xEC7;
"13811
[; ;pic18f45k80.h: 13811: asm("B4D1 equ 0EC7h");
[; <" B4D1 equ 0EC7h ;# ">
[; ;pic18f45k80.h: 13814: typedef union {
[; ;pic18f45k80.h: 13815: struct {
[; ;pic18f45k80.h: 13816: unsigned B4D1 :8;
[; ;pic18f45k80.h: 13817: };
[; ;pic18f45k80.h: 13818: struct {
[; ;pic18f45k80.h: 13819: unsigned B4D10 :1;
[; ;pic18f45k80.h: 13820: unsigned B4D11 :1;
[; ;pic18f45k80.h: 13821: unsigned B4D12 :1;
[; ;pic18f45k80.h: 13822: unsigned B4D13 :1;
[; ;pic18f45k80.h: 13823: unsigned B4D14 :1;
[; ;pic18f45k80.h: 13824: unsigned B4D15 :1;
[; ;pic18f45k80.h: 13825: unsigned B4D16 :1;
[; ;pic18f45k80.h: 13826: unsigned B4D17 :1;
[; ;pic18f45k80.h: 13827: };
[; ;pic18f45k80.h: 13828: } B4D1bits_t;
[; ;pic18f45k80.h: 13829: extern volatile B4D1bits_t B4D1bits @ 0xEC7;
[; ;pic18f45k80.h: 13878: extern volatile unsigned char B4D2 @ 0xEC8;
"13880
[; ;pic18f45k80.h: 13880: asm("B4D2 equ 0EC8h");
[; <" B4D2 equ 0EC8h ;# ">
[; ;pic18f45k80.h: 13883: typedef union {
[; ;pic18f45k80.h: 13884: struct {
[; ;pic18f45k80.h: 13885: unsigned B4D2 :8;
[; ;pic18f45k80.h: 13886: };
[; ;pic18f45k80.h: 13887: struct {
[; ;pic18f45k80.h: 13888: unsigned B4D20 :1;
[; ;pic18f45k80.h: 13889: unsigned B4D21 :1;
[; ;pic18f45k80.h: 13890: unsigned B4D22 :1;
[; ;pic18f45k80.h: 13891: unsigned B4D23 :1;
[; ;pic18f45k80.h: 13892: unsigned B4D24 :1;
[; ;pic18f45k80.h: 13893: unsigned B4D25 :1;
[; ;pic18f45k80.h: 13894: unsigned B4D26 :1;
[; ;pic18f45k80.h: 13895: unsigned B4D27 :1;
[; ;pic18f45k80.h: 13896: };
[; ;pic18f45k80.h: 13897: } B4D2bits_t;
[; ;pic18f45k80.h: 13898: extern volatile B4D2bits_t B4D2bits @ 0xEC8;
[; ;pic18f45k80.h: 13947: extern volatile unsigned char B4D3 @ 0xEC9;
"13949
[; ;pic18f45k80.h: 13949: asm("B4D3 equ 0EC9h");
[; <" B4D3 equ 0EC9h ;# ">
[; ;pic18f45k80.h: 13952: typedef union {
[; ;pic18f45k80.h: 13953: struct {
[; ;pic18f45k80.h: 13954: unsigned B4D3 :8;
[; ;pic18f45k80.h: 13955: };
[; ;pic18f45k80.h: 13956: struct {
[; ;pic18f45k80.h: 13957: unsigned B4D30 :1;
[; ;pic18f45k80.h: 13958: unsigned B4D31 :1;
[; ;pic18f45k80.h: 13959: unsigned B4D32 :1;
[; ;pic18f45k80.h: 13960: unsigned B4D33 :1;
[; ;pic18f45k80.h: 13961: unsigned B4D34 :1;
[; ;pic18f45k80.h: 13962: unsigned B4D35 :1;
[; ;pic18f45k80.h: 13963: unsigned B4D36 :1;
[; ;pic18f45k80.h: 13964: unsigned B4D37 :1;
[; ;pic18f45k80.h: 13965: };
[; ;pic18f45k80.h: 13966: } B4D3bits_t;
[; ;pic18f45k80.h: 13967: extern volatile B4D3bits_t B4D3bits @ 0xEC9;
[; ;pic18f45k80.h: 14016: extern volatile unsigned char B4D4 @ 0xECA;
"14018
[; ;pic18f45k80.h: 14018: asm("B4D4 equ 0ECAh");
[; <" B4D4 equ 0ECAh ;# ">
[; ;pic18f45k80.h: 14021: typedef union {
[; ;pic18f45k80.h: 14022: struct {
[; ;pic18f45k80.h: 14023: unsigned B4D4 :8;
[; ;pic18f45k80.h: 14024: };
[; ;pic18f45k80.h: 14025: struct {
[; ;pic18f45k80.h: 14026: unsigned B4D40 :1;
[; ;pic18f45k80.h: 14027: unsigned B4D41 :1;
[; ;pic18f45k80.h: 14028: unsigned B4D42 :1;
[; ;pic18f45k80.h: 14029: unsigned B4D43 :1;
[; ;pic18f45k80.h: 14030: unsigned B4D44 :1;
[; ;pic18f45k80.h: 14031: unsigned B4D45 :1;
[; ;pic18f45k80.h: 14032: unsigned B4D46 :1;
[; ;pic18f45k80.h: 14033: unsigned B4D47 :1;
[; ;pic18f45k80.h: 14034: };
[; ;pic18f45k80.h: 14035: } B4D4bits_t;
[; ;pic18f45k80.h: 14036: extern volatile B4D4bits_t B4D4bits @ 0xECA;
[; ;pic18f45k80.h: 14085: extern volatile unsigned char B4D5 @ 0xECB;
"14087
[; ;pic18f45k80.h: 14087: asm("B4D5 equ 0ECBh");
[; <" B4D5 equ 0ECBh ;# ">
[; ;pic18f45k80.h: 14090: typedef union {
[; ;pic18f45k80.h: 14091: struct {
[; ;pic18f45k80.h: 14092: unsigned B4D5 :8;
[; ;pic18f45k80.h: 14093: };
[; ;pic18f45k80.h: 14094: struct {
[; ;pic18f45k80.h: 14095: unsigned B4D50 :1;
[; ;pic18f45k80.h: 14096: unsigned B4D51 :1;
[; ;pic18f45k80.h: 14097: unsigned B4D52 :1;
[; ;pic18f45k80.h: 14098: unsigned B4D53 :1;
[; ;pic18f45k80.h: 14099: unsigned B4D54 :1;
[; ;pic18f45k80.h: 14100: unsigned B4D55 :1;
[; ;pic18f45k80.h: 14101: unsigned B4D56 :1;
[; ;pic18f45k80.h: 14102: unsigned B4D57 :1;
[; ;pic18f45k80.h: 14103: };
[; ;pic18f45k80.h: 14104: } B4D5bits_t;
[; ;pic18f45k80.h: 14105: extern volatile B4D5bits_t B4D5bits @ 0xECB;
[; ;pic18f45k80.h: 14154: extern volatile unsigned char B4D6 @ 0xECC;
"14156
[; ;pic18f45k80.h: 14156: asm("B4D6 equ 0ECCh");
[; <" B4D6 equ 0ECCh ;# ">
[; ;pic18f45k80.h: 14159: typedef union {
[; ;pic18f45k80.h: 14160: struct {
[; ;pic18f45k80.h: 14161: unsigned B4D6 :8;
[; ;pic18f45k80.h: 14162: };
[; ;pic18f45k80.h: 14163: struct {
[; ;pic18f45k80.h: 14164: unsigned B4D60 :1;
[; ;pic18f45k80.h: 14165: unsigned B4D61 :1;
[; ;pic18f45k80.h: 14166: unsigned B4D62 :1;
[; ;pic18f45k80.h: 14167: unsigned B4D63 :1;
[; ;pic18f45k80.h: 14168: unsigned B4D64 :1;
[; ;pic18f45k80.h: 14169: unsigned B4D65 :1;
[; ;pic18f45k80.h: 14170: unsigned B4D66 :1;
[; ;pic18f45k80.h: 14171: unsigned B4D67 :1;
[; ;pic18f45k80.h: 14172: };
[; ;pic18f45k80.h: 14173: } B4D6bits_t;
[; ;pic18f45k80.h: 14174: extern volatile B4D6bits_t B4D6bits @ 0xECC;
[; ;pic18f45k80.h: 14223: extern volatile unsigned char B4D7 @ 0xECD;
"14225
[; ;pic18f45k80.h: 14225: asm("B4D7 equ 0ECDh");
[; <" B4D7 equ 0ECDh ;# ">
[; ;pic18f45k80.h: 14228: typedef union {
[; ;pic18f45k80.h: 14229: struct {
[; ;pic18f45k80.h: 14230: unsigned B4D7 :8;
[; ;pic18f45k80.h: 14231: };
[; ;pic18f45k80.h: 14232: struct {
[; ;pic18f45k80.h: 14233: unsigned B4D70 :1;
[; ;pic18f45k80.h: 14234: unsigned B4D71 :1;
[; ;pic18f45k80.h: 14235: unsigned B4D72 :1;
[; ;pic18f45k80.h: 14236: unsigned B4D73 :1;
[; ;pic18f45k80.h: 14237: unsigned B4D74 :1;
[; ;pic18f45k80.h: 14238: unsigned B4D75 :1;
[; ;pic18f45k80.h: 14239: unsigned B4D76 :1;
[; ;pic18f45k80.h: 14240: unsigned B4D77 :1;
[; ;pic18f45k80.h: 14241: };
[; ;pic18f45k80.h: 14242: } B4D7bits_t;
[; ;pic18f45k80.h: 14243: extern volatile B4D7bits_t B4D7bits @ 0xECD;
[; ;pic18f45k80.h: 14292: extern volatile unsigned char CANSTAT_RO5 @ 0xECE;
"14294
[; ;pic18f45k80.h: 14294: asm("CANSTAT_RO5 equ 0ECEh");
[; <" CANSTAT_RO5 equ 0ECEh ;# ">
[; ;pic18f45k80.h: 14297: typedef union {
[; ;pic18f45k80.h: 14298: struct {
[; ;pic18f45k80.h: 14299: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 14300: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 14301: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 14302: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 14303: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 14304: unsigned OPMODE :3;
[; ;pic18f45k80.h: 14305: };
[; ;pic18f45k80.h: 14306: struct {
[; ;pic18f45k80.h: 14307: unsigned :1;
[; ;pic18f45k80.h: 14308: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 14309: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 14310: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 14311: unsigned :1;
[; ;pic18f45k80.h: 14312: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 14313: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 14314: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 14315: };
[; ;pic18f45k80.h: 14316: struct {
[; ;pic18f45k80.h: 14317: unsigned :1;
[; ;pic18f45k80.h: 14318: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 14319: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 14320: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 14321: };
[; ;pic18f45k80.h: 14322: } CANSTAT_RO5bits_t;
[; ;pic18f45k80.h: 14323: extern volatile CANSTAT_RO5bits_t CANSTAT_RO5bits @ 0xECE;
[; ;pic18f45k80.h: 14402: extern volatile unsigned char CANCON_RO5 @ 0xECF;
"14404
[; ;pic18f45k80.h: 14404: asm("CANCON_RO5 equ 0ECFh");
[; <" CANCON_RO5 equ 0ECFh ;# ">
[; ;pic18f45k80.h: 14407: typedef union {
[; ;pic18f45k80.h: 14408: struct {
[; ;pic18f45k80.h: 14409: unsigned FP0 :1;
[; ;pic18f45k80.h: 14410: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 14411: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 14412: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 14413: unsigned ABAT :1;
[; ;pic18f45k80.h: 14414: unsigned REQOP :3;
[; ;pic18f45k80.h: 14415: };
[; ;pic18f45k80.h: 14416: struct {
[; ;pic18f45k80.h: 14417: unsigned :1;
[; ;pic18f45k80.h: 14418: unsigned WIN0 :1;
[; ;pic18f45k80.h: 14419: unsigned WIN1 :1;
[; ;pic18f45k80.h: 14420: unsigned WIN2 :1;
[; ;pic18f45k80.h: 14421: };
[; ;pic18f45k80.h: 14422: struct {
[; ;pic18f45k80.h: 14423: unsigned :1;
[; ;pic18f45k80.h: 14424: unsigned FP1 :1;
[; ;pic18f45k80.h: 14425: unsigned FP2 :1;
[; ;pic18f45k80.h: 14426: unsigned FP3 :1;
[; ;pic18f45k80.h: 14427: };
[; ;pic18f45k80.h: 14428: } CANCON_RO5bits_t;
[; ;pic18f45k80.h: 14429: extern volatile CANCON_RO5bits_t CANCON_RO5bits @ 0xECF;
[; ;pic18f45k80.h: 14493: extern volatile unsigned char B5CON @ 0xED0;
"14495
[; ;pic18f45k80.h: 14495: asm("B5CON equ 0ED0h");
[; <" B5CON equ 0ED0h ;# ">
[; ;pic18f45k80.h: 14498: typedef union {
[; ;pic18f45k80.h: 14499: struct {
[; ;pic18f45k80.h: 14500: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f45k80.h: 14501: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f45k80.h: 14502: unsigned FILHIT2_RTREN :1;
[; ;pic18f45k80.h: 14503: unsigned FILHIT3_TXREQ :1;
[; ;pic18f45k80.h: 14504: unsigned FILHIT4_TXERR :1;
[; ;pic18f45k80.h: 14505: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f45k80.h: 14506: unsigned RXM1_TXABT :1;
[; ;pic18f45k80.h: 14507: unsigned RXFUL_TXBIF :1;
[; ;pic18f45k80.h: 14508: };
[; ;pic18f45k80.h: 14509: struct {
[; ;pic18f45k80.h: 14510: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 14511: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 14512: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 14513: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 14514: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 14515: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 14516: unsigned RXM1 :1;
[; ;pic18f45k80.h: 14517: unsigned RXFUL :1;
[; ;pic18f45k80.h: 14518: };
[; ;pic18f45k80.h: 14519: struct {
[; ;pic18f45k80.h: 14520: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 14521: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 14522: unsigned RTREN :1;
[; ;pic18f45k80.h: 14523: unsigned TXREQ :1;
[; ;pic18f45k80.h: 14524: unsigned TXERR :1;
[; ;pic18f45k80.h: 14525: unsigned TXLARB :1;
[; ;pic18f45k80.h: 14526: unsigned TXABT :1;
[; ;pic18f45k80.h: 14527: unsigned TXBIF :1;
[; ;pic18f45k80.h: 14528: };
[; ;pic18f45k80.h: 14529: struct {
[; ;pic18f45k80.h: 14530: unsigned B5FILHIT0 :1;
[; ;pic18f45k80.h: 14531: unsigned B5FILHIT1 :1;
[; ;pic18f45k80.h: 14532: unsigned B5FILHIT2 :1;
[; ;pic18f45k80.h: 14533: unsigned B5FILHIT3 :1;
[; ;pic18f45k80.h: 14534: unsigned B5FILHIT4 :1;
[; ;pic18f45k80.h: 14535: unsigned B5RTRRO :1;
[; ;pic18f45k80.h: 14536: unsigned B5RXM1 :1;
[; ;pic18f45k80.h: 14537: unsigned B5RXFUL :1;
[; ;pic18f45k80.h: 14538: };
[; ;pic18f45k80.h: 14539: struct {
[; ;pic18f45k80.h: 14540: unsigned B5TXPRI0 :1;
[; ;pic18f45k80.h: 14541: unsigned B5TXPRI1 :1;
[; ;pic18f45k80.h: 14542: unsigned B5RTREN :1;
[; ;pic18f45k80.h: 14543: unsigned B5TXREQ :1;
[; ;pic18f45k80.h: 14544: unsigned B5TXERR :1;
[; ;pic18f45k80.h: 14545: unsigned B5TXLARB :1;
[; ;pic18f45k80.h: 14546: unsigned B5TXABT :1;
[; ;pic18f45k80.h: 14547: unsigned B5TXBIF :1;
[; ;pic18f45k80.h: 14548: };
[; ;pic18f45k80.h: 14549: } B5CONbits_t;
[; ;pic18f45k80.h: 14550: extern volatile B5CONbits_t B5CONbits @ 0xED0;
[; ;pic18f45k80.h: 14754: extern volatile unsigned char B5SIDH @ 0xED1;
"14756
[; ;pic18f45k80.h: 14756: asm("B5SIDH equ 0ED1h");
[; <" B5SIDH equ 0ED1h ;# ">
[; ;pic18f45k80.h: 14759: typedef union {
[; ;pic18f45k80.h: 14760: struct {
[; ;pic18f45k80.h: 14761: unsigned SID :8;
[; ;pic18f45k80.h: 14762: };
[; ;pic18f45k80.h: 14763: struct {
[; ;pic18f45k80.h: 14764: unsigned SID3 :1;
[; ;pic18f45k80.h: 14765: unsigned SID4 :1;
[; ;pic18f45k80.h: 14766: unsigned SID5 :1;
[; ;pic18f45k80.h: 14767: unsigned SID6 :1;
[; ;pic18f45k80.h: 14768: unsigned SID7 :1;
[; ;pic18f45k80.h: 14769: unsigned SID8 :1;
[; ;pic18f45k80.h: 14770: unsigned SID9 :1;
[; ;pic18f45k80.h: 14771: unsigned SID10 :1;
[; ;pic18f45k80.h: 14772: };
[; ;pic18f45k80.h: 14773: struct {
[; ;pic18f45k80.h: 14774: unsigned B5SID3 :1;
[; ;pic18f45k80.h: 14775: unsigned B5SID4 :1;
[; ;pic18f45k80.h: 14776: unsigned B5SID5 :1;
[; ;pic18f45k80.h: 14777: unsigned B5SID6 :1;
[; ;pic18f45k80.h: 14778: unsigned B5SID7 :1;
[; ;pic18f45k80.h: 14779: unsigned B5SID8 :1;
[; ;pic18f45k80.h: 14780: unsigned B5SID9 :1;
[; ;pic18f45k80.h: 14781: unsigned B5SID10 :1;
[; ;pic18f45k80.h: 14782: };
[; ;pic18f45k80.h: 14783: } B5SIDHbits_t;
[; ;pic18f45k80.h: 14784: extern volatile B5SIDHbits_t B5SIDHbits @ 0xED1;
[; ;pic18f45k80.h: 14873: extern volatile unsigned char B5SIDL @ 0xED2;
"14875
[; ;pic18f45k80.h: 14875: asm("B5SIDL equ 0ED2h");
[; <" B5SIDL equ 0ED2h ;# ">
[; ;pic18f45k80.h: 14878: typedef union {
[; ;pic18f45k80.h: 14879: struct {
[; ;pic18f45k80.h: 14880: unsigned EID :2;
[; ;pic18f45k80.h: 14881: unsigned :1;
[; ;pic18f45k80.h: 14882: unsigned EXIDE :1;
[; ;pic18f45k80.h: 14883: unsigned SRR :1;
[; ;pic18f45k80.h: 14884: unsigned SID :3;
[; ;pic18f45k80.h: 14885: };
[; ;pic18f45k80.h: 14886: struct {
[; ;pic18f45k80.h: 14887: unsigned EID16 :1;
[; ;pic18f45k80.h: 14888: unsigned EID17 :1;
[; ;pic18f45k80.h: 14889: unsigned :3;
[; ;pic18f45k80.h: 14890: unsigned SID0 :1;
[; ;pic18f45k80.h: 14891: unsigned SID1 :1;
[; ;pic18f45k80.h: 14892: unsigned SID2 :1;
[; ;pic18f45k80.h: 14893: };
[; ;pic18f45k80.h: 14894: struct {
[; ;pic18f45k80.h: 14895: unsigned B5EID16 :1;
[; ;pic18f45k80.h: 14896: unsigned B5EID17 :1;
[; ;pic18f45k80.h: 14897: unsigned :1;
[; ;pic18f45k80.h: 14898: unsigned B5EXID :1;
[; ;pic18f45k80.h: 14899: unsigned B5SRR :1;
[; ;pic18f45k80.h: 14900: unsigned B5SID0 :1;
[; ;pic18f45k80.h: 14901: unsigned B5SID1 :1;
[; ;pic18f45k80.h: 14902: unsigned B5SID2 :1;
[; ;pic18f45k80.h: 14903: };
[; ;pic18f45k80.h: 14904: struct {
[; ;pic18f45k80.h: 14905: unsigned :3;
[; ;pic18f45k80.h: 14906: unsigned B5EXIDE :1;
[; ;pic18f45k80.h: 14907: };
[; ;pic18f45k80.h: 14908: } B5SIDLbits_t;
[; ;pic18f45k80.h: 14909: extern volatile B5SIDLbits_t B5SIDLbits @ 0xED2;
[; ;pic18f45k80.h: 14998: extern volatile unsigned char B5EIDH @ 0xED3;
"15000
[; ;pic18f45k80.h: 15000: asm("B5EIDH equ 0ED3h");
[; <" B5EIDH equ 0ED3h ;# ">
[; ;pic18f45k80.h: 15003: typedef union {
[; ;pic18f45k80.h: 15004: struct {
[; ;pic18f45k80.h: 15005: unsigned EID :8;
[; ;pic18f45k80.h: 15006: };
[; ;pic18f45k80.h: 15007: struct {
[; ;pic18f45k80.h: 15008: unsigned EID8 :1;
[; ;pic18f45k80.h: 15009: unsigned EID9 :1;
[; ;pic18f45k80.h: 15010: unsigned EID10 :1;
[; ;pic18f45k80.h: 15011: unsigned EID11 :1;
[; ;pic18f45k80.h: 15012: unsigned EID12 :1;
[; ;pic18f45k80.h: 15013: unsigned EID13 :1;
[; ;pic18f45k80.h: 15014: unsigned EID14 :1;
[; ;pic18f45k80.h: 15015: unsigned EID15 :1;
[; ;pic18f45k80.h: 15016: };
[; ;pic18f45k80.h: 15017: struct {
[; ;pic18f45k80.h: 15018: unsigned B5EID8 :1;
[; ;pic18f45k80.h: 15019: unsigned B5EID9 :1;
[; ;pic18f45k80.h: 15020: unsigned B5EID10 :1;
[; ;pic18f45k80.h: 15021: unsigned B5EID11 :1;
[; ;pic18f45k80.h: 15022: unsigned B5EID12 :1;
[; ;pic18f45k80.h: 15023: unsigned B5EID13 :1;
[; ;pic18f45k80.h: 15024: unsigned B5EID14 :1;
[; ;pic18f45k80.h: 15025: unsigned B5EID15 :1;
[; ;pic18f45k80.h: 15026: };
[; ;pic18f45k80.h: 15027: } B5EIDHbits_t;
[; ;pic18f45k80.h: 15028: extern volatile B5EIDHbits_t B5EIDHbits @ 0xED3;
[; ;pic18f45k80.h: 15117: extern volatile unsigned char B5EIDL @ 0xED4;
"15119
[; ;pic18f45k80.h: 15119: asm("B5EIDL equ 0ED4h");
[; <" B5EIDL equ 0ED4h ;# ">
[; ;pic18f45k80.h: 15122: typedef union {
[; ;pic18f45k80.h: 15123: struct {
[; ;pic18f45k80.h: 15124: unsigned EID :8;
[; ;pic18f45k80.h: 15125: };
[; ;pic18f45k80.h: 15126: struct {
[; ;pic18f45k80.h: 15127: unsigned EID0 :1;
[; ;pic18f45k80.h: 15128: unsigned EID1 :1;
[; ;pic18f45k80.h: 15129: unsigned EID2 :1;
[; ;pic18f45k80.h: 15130: unsigned EID3 :1;
[; ;pic18f45k80.h: 15131: unsigned EID4 :1;
[; ;pic18f45k80.h: 15132: unsigned EID5 :1;
[; ;pic18f45k80.h: 15133: unsigned EID6 :1;
[; ;pic18f45k80.h: 15134: unsigned EID7 :1;
[; ;pic18f45k80.h: 15135: };
[; ;pic18f45k80.h: 15136: struct {
[; ;pic18f45k80.h: 15137: unsigned B5EID0 :1;
[; ;pic18f45k80.h: 15138: unsigned B5EID1 :1;
[; ;pic18f45k80.h: 15139: unsigned B5EID2 :1;
[; ;pic18f45k80.h: 15140: unsigned B5EID3 :1;
[; ;pic18f45k80.h: 15141: unsigned B5EID4 :1;
[; ;pic18f45k80.h: 15142: unsigned B5EID5 :1;
[; ;pic18f45k80.h: 15143: unsigned B5EID6 :1;
[; ;pic18f45k80.h: 15144: unsigned B5EID7 :1;
[; ;pic18f45k80.h: 15145: };
[; ;pic18f45k80.h: 15146: } B5EIDLbits_t;
[; ;pic18f45k80.h: 15147: extern volatile B5EIDLbits_t B5EIDLbits @ 0xED4;
[; ;pic18f45k80.h: 15236: extern volatile unsigned char B5DLC @ 0xED5;
"15238
[; ;pic18f45k80.h: 15238: asm("B5DLC equ 0ED5h");
[; <" B5DLC equ 0ED5h ;# ">
[; ;pic18f45k80.h: 15241: typedef union {
[; ;pic18f45k80.h: 15242: struct {
[; ;pic18f45k80.h: 15243: unsigned DLC :4;
[; ;pic18f45k80.h: 15244: unsigned RB :2;
[; ;pic18f45k80.h: 15245: unsigned RXRTR_TXRTR :1;
[; ;pic18f45k80.h: 15246: };
[; ;pic18f45k80.h: 15247: struct {
[; ;pic18f45k80.h: 15248: unsigned DLC0 :1;
[; ;pic18f45k80.h: 15249: unsigned DLC1 :1;
[; ;pic18f45k80.h: 15250: unsigned DLC2 :1;
[; ;pic18f45k80.h: 15251: unsigned DLC3 :1;
[; ;pic18f45k80.h: 15252: unsigned RB0 :1;
[; ;pic18f45k80.h: 15253: unsigned RB1 :1;
[; ;pic18f45k80.h: 15254: unsigned RXRTR :1;
[; ;pic18f45k80.h: 15255: };
[; ;pic18f45k80.h: 15256: struct {
[; ;pic18f45k80.h: 15257: unsigned :6;
[; ;pic18f45k80.h: 15258: unsigned TXRTR :1;
[; ;pic18f45k80.h: 15259: };
[; ;pic18f45k80.h: 15260: struct {
[; ;pic18f45k80.h: 15261: unsigned B5DLC0 :1;
[; ;pic18f45k80.h: 15262: unsigned B5DLC1 :1;
[; ;pic18f45k80.h: 15263: unsigned B5DLC2 :1;
[; ;pic18f45k80.h: 15264: unsigned B5DLC3 :1;
[; ;pic18f45k80.h: 15265: unsigned B5RB0 :1;
[; ;pic18f45k80.h: 15266: unsigned B5RB1 :1;
[; ;pic18f45k80.h: 15267: unsigned B5RXRTR :1;
[; ;pic18f45k80.h: 15268: };
[; ;pic18f45k80.h: 15269: } B5DLCbits_t;
[; ;pic18f45k80.h: 15270: extern volatile B5DLCbits_t B5DLCbits @ 0xED5;
[; ;pic18f45k80.h: 15364: extern volatile unsigned char B5D0 @ 0xED6;
"15366
[; ;pic18f45k80.h: 15366: asm("B5D0 equ 0ED6h");
[; <" B5D0 equ 0ED6h ;# ">
[; ;pic18f45k80.h: 15369: typedef union {
[; ;pic18f45k80.h: 15370: struct {
[; ;pic18f45k80.h: 15371: unsigned B5D0 :8;
[; ;pic18f45k80.h: 15372: };
[; ;pic18f45k80.h: 15373: struct {
[; ;pic18f45k80.h: 15374: unsigned B5D00 :1;
[; ;pic18f45k80.h: 15375: unsigned B5D01 :1;
[; ;pic18f45k80.h: 15376: unsigned B5D02 :1;
[; ;pic18f45k80.h: 15377: unsigned B5D03 :1;
[; ;pic18f45k80.h: 15378: unsigned B5D04 :1;
[; ;pic18f45k80.h: 15379: unsigned B5D05 :1;
[; ;pic18f45k80.h: 15380: unsigned B5D06 :1;
[; ;pic18f45k80.h: 15381: unsigned B5D07 :1;
[; ;pic18f45k80.h: 15382: };
[; ;pic18f45k80.h: 15383: } B5D0bits_t;
[; ;pic18f45k80.h: 15384: extern volatile B5D0bits_t B5D0bits @ 0xED6;
[; ;pic18f45k80.h: 15433: extern volatile unsigned char B5D1 @ 0xED7;
"15435
[; ;pic18f45k80.h: 15435: asm("B5D1 equ 0ED7h");
[; <" B5D1 equ 0ED7h ;# ">
[; ;pic18f45k80.h: 15438: typedef union {
[; ;pic18f45k80.h: 15439: struct {
[; ;pic18f45k80.h: 15440: unsigned B5D1 :8;
[; ;pic18f45k80.h: 15441: };
[; ;pic18f45k80.h: 15442: struct {
[; ;pic18f45k80.h: 15443: unsigned B5D10 :1;
[; ;pic18f45k80.h: 15444: unsigned B5D11 :1;
[; ;pic18f45k80.h: 15445: unsigned B5D12 :1;
[; ;pic18f45k80.h: 15446: unsigned B5D13 :1;
[; ;pic18f45k80.h: 15447: unsigned B5D14 :1;
[; ;pic18f45k80.h: 15448: unsigned B5D15 :1;
[; ;pic18f45k80.h: 15449: unsigned B5D16 :1;
[; ;pic18f45k80.h: 15450: unsigned B5D17 :1;
[; ;pic18f45k80.h: 15451: };
[; ;pic18f45k80.h: 15452: } B5D1bits_t;
[; ;pic18f45k80.h: 15453: extern volatile B5D1bits_t B5D1bits @ 0xED7;
[; ;pic18f45k80.h: 15502: extern volatile unsigned char B5D2 @ 0xED8;
"15504
[; ;pic18f45k80.h: 15504: asm("B5D2 equ 0ED8h");
[; <" B5D2 equ 0ED8h ;# ">
[; ;pic18f45k80.h: 15507: typedef union {
[; ;pic18f45k80.h: 15508: struct {
[; ;pic18f45k80.h: 15509: unsigned B5D2 :8;
[; ;pic18f45k80.h: 15510: };
[; ;pic18f45k80.h: 15511: struct {
[; ;pic18f45k80.h: 15512: unsigned B5D20 :1;
[; ;pic18f45k80.h: 15513: unsigned B5D21 :1;
[; ;pic18f45k80.h: 15514: unsigned B5D22 :1;
[; ;pic18f45k80.h: 15515: unsigned B5D23 :1;
[; ;pic18f45k80.h: 15516: unsigned B5D24 :1;
[; ;pic18f45k80.h: 15517: unsigned B5D25 :1;
[; ;pic18f45k80.h: 15518: unsigned B5D26 :1;
[; ;pic18f45k80.h: 15519: unsigned B5D27 :1;
[; ;pic18f45k80.h: 15520: };
[; ;pic18f45k80.h: 15521: } B5D2bits_t;
[; ;pic18f45k80.h: 15522: extern volatile B5D2bits_t B5D2bits @ 0xED8;
[; ;pic18f45k80.h: 15571: extern volatile unsigned char B5D3 @ 0xED9;
"15573
[; ;pic18f45k80.h: 15573: asm("B5D3 equ 0ED9h");
[; <" B5D3 equ 0ED9h ;# ">
[; ;pic18f45k80.h: 15576: typedef union {
[; ;pic18f45k80.h: 15577: struct {
[; ;pic18f45k80.h: 15578: unsigned B5D3 :8;
[; ;pic18f45k80.h: 15579: };
[; ;pic18f45k80.h: 15580: struct {
[; ;pic18f45k80.h: 15581: unsigned B5D30 :1;
[; ;pic18f45k80.h: 15582: unsigned B5D31 :1;
[; ;pic18f45k80.h: 15583: unsigned B5D32 :1;
[; ;pic18f45k80.h: 15584: unsigned B5D33 :1;
[; ;pic18f45k80.h: 15585: unsigned B5D34 :1;
[; ;pic18f45k80.h: 15586: unsigned B5D35 :1;
[; ;pic18f45k80.h: 15587: unsigned B5D36 :1;
[; ;pic18f45k80.h: 15588: unsigned B5D37 :1;
[; ;pic18f45k80.h: 15589: };
[; ;pic18f45k80.h: 15590: } B5D3bits_t;
[; ;pic18f45k80.h: 15591: extern volatile B5D3bits_t B5D3bits @ 0xED9;
[; ;pic18f45k80.h: 15640: extern volatile unsigned char B5D4 @ 0xEDA;
"15642
[; ;pic18f45k80.h: 15642: asm("B5D4 equ 0EDAh");
[; <" B5D4 equ 0EDAh ;# ">
[; ;pic18f45k80.h: 15645: typedef union {
[; ;pic18f45k80.h: 15646: struct {
[; ;pic18f45k80.h: 15647: unsigned B5D4 :8;
[; ;pic18f45k80.h: 15648: };
[; ;pic18f45k80.h: 15649: struct {
[; ;pic18f45k80.h: 15650: unsigned B5D40 :1;
[; ;pic18f45k80.h: 15651: unsigned B5D41 :1;
[; ;pic18f45k80.h: 15652: unsigned B5D42 :1;
[; ;pic18f45k80.h: 15653: unsigned B5D43 :1;
[; ;pic18f45k80.h: 15654: unsigned B5D44 :1;
[; ;pic18f45k80.h: 15655: unsigned B5D45 :1;
[; ;pic18f45k80.h: 15656: unsigned B5D46 :1;
[; ;pic18f45k80.h: 15657: unsigned B5D47 :1;
[; ;pic18f45k80.h: 15658: };
[; ;pic18f45k80.h: 15659: } B5D4bits_t;
[; ;pic18f45k80.h: 15660: extern volatile B5D4bits_t B5D4bits @ 0xEDA;
[; ;pic18f45k80.h: 15709: extern volatile unsigned char B5D5 @ 0xEDB;
"15711
[; ;pic18f45k80.h: 15711: asm("B5D5 equ 0EDBh");
[; <" B5D5 equ 0EDBh ;# ">
[; ;pic18f45k80.h: 15714: typedef union {
[; ;pic18f45k80.h: 15715: struct {
[; ;pic18f45k80.h: 15716: unsigned B5D5 :8;
[; ;pic18f45k80.h: 15717: };
[; ;pic18f45k80.h: 15718: struct {
[; ;pic18f45k80.h: 15719: unsigned B5D50 :1;
[; ;pic18f45k80.h: 15720: unsigned B5D51 :1;
[; ;pic18f45k80.h: 15721: unsigned B5D52 :1;
[; ;pic18f45k80.h: 15722: unsigned B5D53 :1;
[; ;pic18f45k80.h: 15723: unsigned B5D54 :1;
[; ;pic18f45k80.h: 15724: unsigned B5D55 :1;
[; ;pic18f45k80.h: 15725: unsigned B5D56 :1;
[; ;pic18f45k80.h: 15726: unsigned B5D57 :1;
[; ;pic18f45k80.h: 15727: };
[; ;pic18f45k80.h: 15728: } B5D5bits_t;
[; ;pic18f45k80.h: 15729: extern volatile B5D5bits_t B5D5bits @ 0xEDB;
[; ;pic18f45k80.h: 15778: extern volatile unsigned char B5D6 @ 0xEDC;
"15780
[; ;pic18f45k80.h: 15780: asm("B5D6 equ 0EDCh");
[; <" B5D6 equ 0EDCh ;# ">
[; ;pic18f45k80.h: 15783: typedef union {
[; ;pic18f45k80.h: 15784: struct {
[; ;pic18f45k80.h: 15785: unsigned B5D6 :8;
[; ;pic18f45k80.h: 15786: };
[; ;pic18f45k80.h: 15787: struct {
[; ;pic18f45k80.h: 15788: unsigned B5D60 :1;
[; ;pic18f45k80.h: 15789: unsigned B5D61 :1;
[; ;pic18f45k80.h: 15790: unsigned B5D62 :1;
[; ;pic18f45k80.h: 15791: unsigned B5D63 :1;
[; ;pic18f45k80.h: 15792: unsigned B5D64 :1;
[; ;pic18f45k80.h: 15793: unsigned B5D65 :1;
[; ;pic18f45k80.h: 15794: unsigned B5D66 :1;
[; ;pic18f45k80.h: 15795: unsigned B5D67 :1;
[; ;pic18f45k80.h: 15796: };
[; ;pic18f45k80.h: 15797: } B5D6bits_t;
[; ;pic18f45k80.h: 15798: extern volatile B5D6bits_t B5D6bits @ 0xEDC;
[; ;pic18f45k80.h: 15847: extern volatile unsigned char B5D7 @ 0xEDD;
"15849
[; ;pic18f45k80.h: 15849: asm("B5D7 equ 0EDDh");
[; <" B5D7 equ 0EDDh ;# ">
[; ;pic18f45k80.h: 15852: typedef union {
[; ;pic18f45k80.h: 15853: struct {
[; ;pic18f45k80.h: 15854: unsigned B5D7 :8;
[; ;pic18f45k80.h: 15855: };
[; ;pic18f45k80.h: 15856: struct {
[; ;pic18f45k80.h: 15857: unsigned B5D70 :1;
[; ;pic18f45k80.h: 15858: unsigned B5D71 :1;
[; ;pic18f45k80.h: 15859: unsigned B5D72 :1;
[; ;pic18f45k80.h: 15860: unsigned B5D73 :1;
[; ;pic18f45k80.h: 15861: unsigned B5D74 :1;
[; ;pic18f45k80.h: 15862: unsigned B5D75 :1;
[; ;pic18f45k80.h: 15863: unsigned B5D76 :1;
[; ;pic18f45k80.h: 15864: unsigned B5D77 :1;
[; ;pic18f45k80.h: 15865: };
[; ;pic18f45k80.h: 15866: } B5D7bits_t;
[; ;pic18f45k80.h: 15867: extern volatile B5D7bits_t B5D7bits @ 0xEDD;
[; ;pic18f45k80.h: 15916: extern volatile unsigned char CANSTAT_RO4 @ 0xEDE;
"15918
[; ;pic18f45k80.h: 15918: asm("CANSTAT_RO4 equ 0EDEh");
[; <" CANSTAT_RO4 equ 0EDEh ;# ">
[; ;pic18f45k80.h: 15921: typedef union {
[; ;pic18f45k80.h: 15922: struct {
[; ;pic18f45k80.h: 15923: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 15924: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 15925: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 15926: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 15927: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 15928: unsigned OPMODE :3;
[; ;pic18f45k80.h: 15929: };
[; ;pic18f45k80.h: 15930: struct {
[; ;pic18f45k80.h: 15931: unsigned :1;
[; ;pic18f45k80.h: 15932: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 15933: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 15934: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 15935: unsigned :1;
[; ;pic18f45k80.h: 15936: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 15937: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 15938: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 15939: };
[; ;pic18f45k80.h: 15940: struct {
[; ;pic18f45k80.h: 15941: unsigned :1;
[; ;pic18f45k80.h: 15942: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 15943: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 15944: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 15945: };
[; ;pic18f45k80.h: 15946: } CANSTAT_RO4bits_t;
[; ;pic18f45k80.h: 15947: extern volatile CANSTAT_RO4bits_t CANSTAT_RO4bits @ 0xEDE;
[; ;pic18f45k80.h: 16026: extern volatile unsigned char CANCON_RO4 @ 0xEDF;
"16028
[; ;pic18f45k80.h: 16028: asm("CANCON_RO4 equ 0EDFh");
[; <" CANCON_RO4 equ 0EDFh ;# ">
[; ;pic18f45k80.h: 16031: typedef union {
[; ;pic18f45k80.h: 16032: struct {
[; ;pic18f45k80.h: 16033: unsigned FP0 :1;
[; ;pic18f45k80.h: 16034: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 16035: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 16036: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 16037: unsigned ABAT :1;
[; ;pic18f45k80.h: 16038: unsigned REQOP :3;
[; ;pic18f45k80.h: 16039: };
[; ;pic18f45k80.h: 16040: struct {
[; ;pic18f45k80.h: 16041: unsigned :1;
[; ;pic18f45k80.h: 16042: unsigned WIN0 :1;
[; ;pic18f45k80.h: 16043: unsigned WIN1 :1;
[; ;pic18f45k80.h: 16044: unsigned WIN2 :1;
[; ;pic18f45k80.h: 16045: };
[; ;pic18f45k80.h: 16046: struct {
[; ;pic18f45k80.h: 16047: unsigned :1;
[; ;pic18f45k80.h: 16048: unsigned FP1 :1;
[; ;pic18f45k80.h: 16049: unsigned FP2 :1;
[; ;pic18f45k80.h: 16050: unsigned FP3 :1;
[; ;pic18f45k80.h: 16051: };
[; ;pic18f45k80.h: 16052: } CANCON_RO4bits_t;
[; ;pic18f45k80.h: 16053: extern volatile CANCON_RO4bits_t CANCON_RO4bits @ 0xEDF;
[; ;pic18f45k80.h: 16117: extern volatile unsigned char RXF0SIDH @ 0xEE0;
"16119
[; ;pic18f45k80.h: 16119: asm("RXF0SIDH equ 0EE0h");
[; <" RXF0SIDH equ 0EE0h ;# ">
[; ;pic18f45k80.h: 16122: typedef union {
[; ;pic18f45k80.h: 16123: struct {
[; ;pic18f45k80.h: 16124: unsigned SID :8;
[; ;pic18f45k80.h: 16125: };
[; ;pic18f45k80.h: 16126: struct {
[; ;pic18f45k80.h: 16127: unsigned SID3 :1;
[; ;pic18f45k80.h: 16128: unsigned SID4 :1;
[; ;pic18f45k80.h: 16129: unsigned SID5 :1;
[; ;pic18f45k80.h: 16130: unsigned SID6 :1;
[; ;pic18f45k80.h: 16131: unsigned SID7 :1;
[; ;pic18f45k80.h: 16132: unsigned SID8 :1;
[; ;pic18f45k80.h: 16133: unsigned SID9 :1;
[; ;pic18f45k80.h: 16134: unsigned SID10 :1;
[; ;pic18f45k80.h: 16135: };
[; ;pic18f45k80.h: 16136: struct {
[; ;pic18f45k80.h: 16137: unsigned RXF0SID3 :1;
[; ;pic18f45k80.h: 16138: unsigned RXF0SID4 :1;
[; ;pic18f45k80.h: 16139: unsigned RXF0SID5 :1;
[; ;pic18f45k80.h: 16140: unsigned RXF0SID6 :1;
[; ;pic18f45k80.h: 16141: unsigned RXF0SID7 :1;
[; ;pic18f45k80.h: 16142: unsigned RXF0SID8 :1;
[; ;pic18f45k80.h: 16143: unsigned RXF0SID9 :1;
[; ;pic18f45k80.h: 16144: unsigned RXF0SID10 :1;
[; ;pic18f45k80.h: 16145: };
[; ;pic18f45k80.h: 16146: } RXF0SIDHbits_t;
[; ;pic18f45k80.h: 16147: extern volatile RXF0SIDHbits_t RXF0SIDHbits @ 0xEE0;
[; ;pic18f45k80.h: 16236: extern volatile unsigned char RXF0SIDL @ 0xEE1;
"16238
[; ;pic18f45k80.h: 16238: asm("RXF0SIDL equ 0EE1h");
[; <" RXF0SIDL equ 0EE1h ;# ">
[; ;pic18f45k80.h: 16241: typedef union {
[; ;pic18f45k80.h: 16242: struct {
[; ;pic18f45k80.h: 16243: unsigned EID :2;
[; ;pic18f45k80.h: 16244: unsigned :1;
[; ;pic18f45k80.h: 16245: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 16246: unsigned :1;
[; ;pic18f45k80.h: 16247: unsigned SID :3;
[; ;pic18f45k80.h: 16248: };
[; ;pic18f45k80.h: 16249: struct {
[; ;pic18f45k80.h: 16250: unsigned EID16 :1;
[; ;pic18f45k80.h: 16251: unsigned EID17 :1;
[; ;pic18f45k80.h: 16252: unsigned :3;
[; ;pic18f45k80.h: 16253: unsigned SID0 :1;
[; ;pic18f45k80.h: 16254: unsigned SID1 :1;
[; ;pic18f45k80.h: 16255: unsigned SID2 :1;
[; ;pic18f45k80.h: 16256: };
[; ;pic18f45k80.h: 16257: struct {
[; ;pic18f45k80.h: 16258: unsigned RXF0EID16 :1;
[; ;pic18f45k80.h: 16259: unsigned RXF0EID17 :1;
[; ;pic18f45k80.h: 16260: unsigned :1;
[; ;pic18f45k80.h: 16261: unsigned RXF0EXIDEN :1;
[; ;pic18f45k80.h: 16262: unsigned :1;
[; ;pic18f45k80.h: 16263: unsigned RXF0SID0 :1;
[; ;pic18f45k80.h: 16264: unsigned RXF0SID1 :1;
[; ;pic18f45k80.h: 16265: unsigned RXF0SID2 :1;
[; ;pic18f45k80.h: 16266: };
[; ;pic18f45k80.h: 16267: } RXF0SIDLbits_t;
[; ;pic18f45k80.h: 16268: extern volatile RXF0SIDLbits_t RXF0SIDLbits @ 0xEE1;
[; ;pic18f45k80.h: 16342: extern volatile unsigned char RXF0EIDH @ 0xEE2;
"16344
[; ;pic18f45k80.h: 16344: asm("RXF0EIDH equ 0EE2h");
[; <" RXF0EIDH equ 0EE2h ;# ">
[; ;pic18f45k80.h: 16347: typedef union {
[; ;pic18f45k80.h: 16348: struct {
[; ;pic18f45k80.h: 16349: unsigned EID :8;
[; ;pic18f45k80.h: 16350: };
[; ;pic18f45k80.h: 16351: struct {
[; ;pic18f45k80.h: 16352: unsigned EID8 :1;
[; ;pic18f45k80.h: 16353: unsigned EID9 :1;
[; ;pic18f45k80.h: 16354: unsigned EID10 :1;
[; ;pic18f45k80.h: 16355: unsigned EID11 :1;
[; ;pic18f45k80.h: 16356: unsigned EID12 :1;
[; ;pic18f45k80.h: 16357: unsigned EID13 :1;
[; ;pic18f45k80.h: 16358: unsigned EID14 :1;
[; ;pic18f45k80.h: 16359: unsigned EID15 :1;
[; ;pic18f45k80.h: 16360: };
[; ;pic18f45k80.h: 16361: struct {
[; ;pic18f45k80.h: 16362: unsigned RXF0EID8 :1;
[; ;pic18f45k80.h: 16363: unsigned RXF0EID9 :1;
[; ;pic18f45k80.h: 16364: unsigned RXF0EID10 :1;
[; ;pic18f45k80.h: 16365: unsigned RXF0EID11 :1;
[; ;pic18f45k80.h: 16366: unsigned RXF0EID12 :1;
[; ;pic18f45k80.h: 16367: unsigned RXF0EID13 :1;
[; ;pic18f45k80.h: 16368: unsigned RXF0EID14 :1;
[; ;pic18f45k80.h: 16369: unsigned RXF0EID15 :1;
[; ;pic18f45k80.h: 16370: };
[; ;pic18f45k80.h: 16371: } RXF0EIDHbits_t;
[; ;pic18f45k80.h: 16372: extern volatile RXF0EIDHbits_t RXF0EIDHbits @ 0xEE2;
[; ;pic18f45k80.h: 16461: extern volatile unsigned char RXF0EIDL @ 0xEE3;
"16463
[; ;pic18f45k80.h: 16463: asm("RXF0EIDL equ 0EE3h");
[; <" RXF0EIDL equ 0EE3h ;# ">
[; ;pic18f45k80.h: 16466: typedef union {
[; ;pic18f45k80.h: 16467: struct {
[; ;pic18f45k80.h: 16468: unsigned EID :8;
[; ;pic18f45k80.h: 16469: };
[; ;pic18f45k80.h: 16470: struct {
[; ;pic18f45k80.h: 16471: unsigned EID0 :1;
[; ;pic18f45k80.h: 16472: unsigned EID1 :1;
[; ;pic18f45k80.h: 16473: unsigned EID2 :1;
[; ;pic18f45k80.h: 16474: unsigned EID3 :1;
[; ;pic18f45k80.h: 16475: unsigned EID4 :1;
[; ;pic18f45k80.h: 16476: unsigned EID5 :1;
[; ;pic18f45k80.h: 16477: unsigned EID6 :1;
[; ;pic18f45k80.h: 16478: unsigned EID7 :1;
[; ;pic18f45k80.h: 16479: };
[; ;pic18f45k80.h: 16480: struct {
[; ;pic18f45k80.h: 16481: unsigned RXF0EID0 :1;
[; ;pic18f45k80.h: 16482: unsigned RXF0EID1 :1;
[; ;pic18f45k80.h: 16483: unsigned RXF0EID2 :1;
[; ;pic18f45k80.h: 16484: unsigned RXF0EID3 :1;
[; ;pic18f45k80.h: 16485: unsigned RXF0EID4 :1;
[; ;pic18f45k80.h: 16486: unsigned RXF0EID5 :1;
[; ;pic18f45k80.h: 16487: unsigned RXF0EID6 :1;
[; ;pic18f45k80.h: 16488: unsigned RXF0EID7 :1;
[; ;pic18f45k80.h: 16489: };
[; ;pic18f45k80.h: 16490: } RXF0EIDLbits_t;
[; ;pic18f45k80.h: 16491: extern volatile RXF0EIDLbits_t RXF0EIDLbits @ 0xEE3;
[; ;pic18f45k80.h: 16580: extern volatile unsigned char RXF1SIDH @ 0xEE4;
"16582
[; ;pic18f45k80.h: 16582: asm("RXF1SIDH equ 0EE4h");
[; <" RXF1SIDH equ 0EE4h ;# ">
[; ;pic18f45k80.h: 16585: typedef union {
[; ;pic18f45k80.h: 16586: struct {
[; ;pic18f45k80.h: 16587: unsigned SID :8;
[; ;pic18f45k80.h: 16588: };
[; ;pic18f45k80.h: 16589: struct {
[; ;pic18f45k80.h: 16590: unsigned SID3 :1;
[; ;pic18f45k80.h: 16591: unsigned SID4 :1;
[; ;pic18f45k80.h: 16592: unsigned SID5 :1;
[; ;pic18f45k80.h: 16593: unsigned SID6 :1;
[; ;pic18f45k80.h: 16594: unsigned SID7 :1;
[; ;pic18f45k80.h: 16595: unsigned SID8 :1;
[; ;pic18f45k80.h: 16596: unsigned SID9 :1;
[; ;pic18f45k80.h: 16597: unsigned SID10 :1;
[; ;pic18f45k80.h: 16598: };
[; ;pic18f45k80.h: 16599: struct {
[; ;pic18f45k80.h: 16600: unsigned RXF1SID3 :1;
[; ;pic18f45k80.h: 16601: unsigned RXF1SID4 :1;
[; ;pic18f45k80.h: 16602: unsigned RXF1SID5 :1;
[; ;pic18f45k80.h: 16603: unsigned RXF1SID6 :1;
[; ;pic18f45k80.h: 16604: unsigned RXF1SID7 :1;
[; ;pic18f45k80.h: 16605: unsigned RXF1SID8 :1;
[; ;pic18f45k80.h: 16606: unsigned RXF1SID9 :1;
[; ;pic18f45k80.h: 16607: unsigned RXF1SID10 :1;
[; ;pic18f45k80.h: 16608: };
[; ;pic18f45k80.h: 16609: } RXF1SIDHbits_t;
[; ;pic18f45k80.h: 16610: extern volatile RXF1SIDHbits_t RXF1SIDHbits @ 0xEE4;
[; ;pic18f45k80.h: 16699: extern volatile unsigned char RXF1SIDL @ 0xEE5;
"16701
[; ;pic18f45k80.h: 16701: asm("RXF1SIDL equ 0EE5h");
[; <" RXF1SIDL equ 0EE5h ;# ">
[; ;pic18f45k80.h: 16704: typedef union {
[; ;pic18f45k80.h: 16705: struct {
[; ;pic18f45k80.h: 16706: unsigned EID :2;
[; ;pic18f45k80.h: 16707: unsigned :1;
[; ;pic18f45k80.h: 16708: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 16709: unsigned :1;
[; ;pic18f45k80.h: 16710: unsigned SID :3;
[; ;pic18f45k80.h: 16711: };
[; ;pic18f45k80.h: 16712: struct {
[; ;pic18f45k80.h: 16713: unsigned EID16 :1;
[; ;pic18f45k80.h: 16714: unsigned EID17 :1;
[; ;pic18f45k80.h: 16715: unsigned :3;
[; ;pic18f45k80.h: 16716: unsigned SID0 :1;
[; ;pic18f45k80.h: 16717: unsigned SID1 :1;
[; ;pic18f45k80.h: 16718: unsigned SID2 :1;
[; ;pic18f45k80.h: 16719: };
[; ;pic18f45k80.h: 16720: struct {
[; ;pic18f45k80.h: 16721: unsigned RXF1EID16 :1;
[; ;pic18f45k80.h: 16722: unsigned RXF1EID17 :1;
[; ;pic18f45k80.h: 16723: unsigned :1;
[; ;pic18f45k80.h: 16724: unsigned RXF1EXIDEN :1;
[; ;pic18f45k80.h: 16725: unsigned :1;
[; ;pic18f45k80.h: 16726: unsigned RXF1SID0 :1;
[; ;pic18f45k80.h: 16727: unsigned RXF1SID1 :1;
[; ;pic18f45k80.h: 16728: unsigned RXF1SID2 :1;
[; ;pic18f45k80.h: 16729: };
[; ;pic18f45k80.h: 16730: } RXF1SIDLbits_t;
[; ;pic18f45k80.h: 16731: extern volatile RXF1SIDLbits_t RXF1SIDLbits @ 0xEE5;
[; ;pic18f45k80.h: 16805: extern volatile unsigned char RXF1EIDH @ 0xEE6;
"16807
[; ;pic18f45k80.h: 16807: asm("RXF1EIDH equ 0EE6h");
[; <" RXF1EIDH equ 0EE6h ;# ">
[; ;pic18f45k80.h: 16810: typedef union {
[; ;pic18f45k80.h: 16811: struct {
[; ;pic18f45k80.h: 16812: unsigned EID :8;
[; ;pic18f45k80.h: 16813: };
[; ;pic18f45k80.h: 16814: struct {
[; ;pic18f45k80.h: 16815: unsigned EID8 :1;
[; ;pic18f45k80.h: 16816: unsigned EID9 :1;
[; ;pic18f45k80.h: 16817: unsigned EID10 :1;
[; ;pic18f45k80.h: 16818: unsigned EID11 :1;
[; ;pic18f45k80.h: 16819: unsigned EID12 :1;
[; ;pic18f45k80.h: 16820: unsigned EID13 :1;
[; ;pic18f45k80.h: 16821: unsigned EID14 :1;
[; ;pic18f45k80.h: 16822: unsigned EID15 :1;
[; ;pic18f45k80.h: 16823: };
[; ;pic18f45k80.h: 16824: struct {
[; ;pic18f45k80.h: 16825: unsigned RXF1EID8 :1;
[; ;pic18f45k80.h: 16826: unsigned RXF1EID9 :1;
[; ;pic18f45k80.h: 16827: unsigned RXF1EID10 :1;
[; ;pic18f45k80.h: 16828: unsigned RXF1EID11 :1;
[; ;pic18f45k80.h: 16829: unsigned RXF1EID12 :1;
[; ;pic18f45k80.h: 16830: unsigned RXF1EID13 :1;
[; ;pic18f45k80.h: 16831: unsigned RXF1EID14 :1;
[; ;pic18f45k80.h: 16832: unsigned RXF1EID15 :1;
[; ;pic18f45k80.h: 16833: };
[; ;pic18f45k80.h: 16834: } RXF1EIDHbits_t;
[; ;pic18f45k80.h: 16835: extern volatile RXF1EIDHbits_t RXF1EIDHbits @ 0xEE6;
[; ;pic18f45k80.h: 16924: extern volatile unsigned char RXF1EIDL @ 0xEE7;
"16926
[; ;pic18f45k80.h: 16926: asm("RXF1EIDL equ 0EE7h");
[; <" RXF1EIDL equ 0EE7h ;# ">
[; ;pic18f45k80.h: 16929: typedef union {
[; ;pic18f45k80.h: 16930: struct {
[; ;pic18f45k80.h: 16931: unsigned EID :8;
[; ;pic18f45k80.h: 16932: };
[; ;pic18f45k80.h: 16933: struct {
[; ;pic18f45k80.h: 16934: unsigned EID0 :1;
[; ;pic18f45k80.h: 16935: unsigned EID1 :1;
[; ;pic18f45k80.h: 16936: unsigned EID2 :1;
[; ;pic18f45k80.h: 16937: unsigned EID3 :1;
[; ;pic18f45k80.h: 16938: unsigned EID4 :1;
[; ;pic18f45k80.h: 16939: unsigned EID5 :1;
[; ;pic18f45k80.h: 16940: unsigned EID6 :1;
[; ;pic18f45k80.h: 16941: unsigned EID7 :1;
[; ;pic18f45k80.h: 16942: };
[; ;pic18f45k80.h: 16943: struct {
[; ;pic18f45k80.h: 16944: unsigned RXF1EID0 :1;
[; ;pic18f45k80.h: 16945: unsigned RXF1EID1 :1;
[; ;pic18f45k80.h: 16946: unsigned RXF1EID2 :1;
[; ;pic18f45k80.h: 16947: unsigned RXF1EID3 :1;
[; ;pic18f45k80.h: 16948: unsigned RXF1EID4 :1;
[; ;pic18f45k80.h: 16949: unsigned RXF1EID5 :1;
[; ;pic18f45k80.h: 16950: unsigned RXF1EID6 :1;
[; ;pic18f45k80.h: 16951: unsigned RXF1EID7 :1;
[; ;pic18f45k80.h: 16952: };
[; ;pic18f45k80.h: 16953: } RXF1EIDLbits_t;
[; ;pic18f45k80.h: 16954: extern volatile RXF1EIDLbits_t RXF1EIDLbits @ 0xEE7;
[; ;pic18f45k80.h: 17043: extern volatile unsigned char RXF2SIDH @ 0xEE8;
"17045
[; ;pic18f45k80.h: 17045: asm("RXF2SIDH equ 0EE8h");
[; <" RXF2SIDH equ 0EE8h ;# ">
[; ;pic18f45k80.h: 17048: typedef union {
[; ;pic18f45k80.h: 17049: struct {
[; ;pic18f45k80.h: 17050: unsigned SID :8;
[; ;pic18f45k80.h: 17051: };
[; ;pic18f45k80.h: 17052: struct {
[; ;pic18f45k80.h: 17053: unsigned SID3 :1;
[; ;pic18f45k80.h: 17054: unsigned SID4 :1;
[; ;pic18f45k80.h: 17055: unsigned SID5 :1;
[; ;pic18f45k80.h: 17056: unsigned SID6 :1;
[; ;pic18f45k80.h: 17057: unsigned SID7 :1;
[; ;pic18f45k80.h: 17058: unsigned SID8 :1;
[; ;pic18f45k80.h: 17059: unsigned SID9 :1;
[; ;pic18f45k80.h: 17060: unsigned SID10 :1;
[; ;pic18f45k80.h: 17061: };
[; ;pic18f45k80.h: 17062: struct {
[; ;pic18f45k80.h: 17063: unsigned RXF2SID3 :1;
[; ;pic18f45k80.h: 17064: unsigned RXF2SID4 :1;
[; ;pic18f45k80.h: 17065: unsigned RXF2SID5 :1;
[; ;pic18f45k80.h: 17066: unsigned RXF2SID6 :1;
[; ;pic18f45k80.h: 17067: unsigned RXF2SID7 :1;
[; ;pic18f45k80.h: 17068: unsigned RXF2SID8 :1;
[; ;pic18f45k80.h: 17069: unsigned RXF2SID9 :1;
[; ;pic18f45k80.h: 17070: unsigned RXF2SID10 :1;
[; ;pic18f45k80.h: 17071: };
[; ;pic18f45k80.h: 17072: } RXF2SIDHbits_t;
[; ;pic18f45k80.h: 17073: extern volatile RXF2SIDHbits_t RXF2SIDHbits @ 0xEE8;
[; ;pic18f45k80.h: 17162: extern volatile unsigned char RXF2SIDL @ 0xEE9;
"17164
[; ;pic18f45k80.h: 17164: asm("RXF2SIDL equ 0EE9h");
[; <" RXF2SIDL equ 0EE9h ;# ">
[; ;pic18f45k80.h: 17167: typedef union {
[; ;pic18f45k80.h: 17168: struct {
[; ;pic18f45k80.h: 17169: unsigned EID :2;
[; ;pic18f45k80.h: 17170: unsigned :1;
[; ;pic18f45k80.h: 17171: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 17172: unsigned :1;
[; ;pic18f45k80.h: 17173: unsigned SID :3;
[; ;pic18f45k80.h: 17174: };
[; ;pic18f45k80.h: 17175: struct {
[; ;pic18f45k80.h: 17176: unsigned EID16 :1;
[; ;pic18f45k80.h: 17177: unsigned EID17 :1;
[; ;pic18f45k80.h: 17178: unsigned :3;
[; ;pic18f45k80.h: 17179: unsigned SID0 :1;
[; ;pic18f45k80.h: 17180: unsigned SID1 :1;
[; ;pic18f45k80.h: 17181: unsigned SID2 :1;
[; ;pic18f45k80.h: 17182: };
[; ;pic18f45k80.h: 17183: struct {
[; ;pic18f45k80.h: 17184: unsigned RXF2EID16 :1;
[; ;pic18f45k80.h: 17185: unsigned RXF2EID17 :1;
[; ;pic18f45k80.h: 17186: unsigned :1;
[; ;pic18f45k80.h: 17187: unsigned RXF2EXIDEN :1;
[; ;pic18f45k80.h: 17188: unsigned :1;
[; ;pic18f45k80.h: 17189: unsigned RXF2SID0 :1;
[; ;pic18f45k80.h: 17190: unsigned RXF2SID1 :1;
[; ;pic18f45k80.h: 17191: unsigned RXF2SID2 :1;
[; ;pic18f45k80.h: 17192: };
[; ;pic18f45k80.h: 17193: } RXF2SIDLbits_t;
[; ;pic18f45k80.h: 17194: extern volatile RXF2SIDLbits_t RXF2SIDLbits @ 0xEE9;
[; ;pic18f45k80.h: 17268: extern volatile unsigned char RXF2EIDH @ 0xEEA;
"17270
[; ;pic18f45k80.h: 17270: asm("RXF2EIDH equ 0EEAh");
[; <" RXF2EIDH equ 0EEAh ;# ">
[; ;pic18f45k80.h: 17273: typedef union {
[; ;pic18f45k80.h: 17274: struct {
[; ;pic18f45k80.h: 17275: unsigned EID :8;
[; ;pic18f45k80.h: 17276: };
[; ;pic18f45k80.h: 17277: struct {
[; ;pic18f45k80.h: 17278: unsigned EID8 :1;
[; ;pic18f45k80.h: 17279: unsigned EID9 :1;
[; ;pic18f45k80.h: 17280: unsigned EID10 :1;
[; ;pic18f45k80.h: 17281: unsigned EID11 :1;
[; ;pic18f45k80.h: 17282: unsigned EID12 :1;
[; ;pic18f45k80.h: 17283: unsigned EID13 :1;
[; ;pic18f45k80.h: 17284: unsigned EID14 :1;
[; ;pic18f45k80.h: 17285: unsigned EID15 :1;
[; ;pic18f45k80.h: 17286: };
[; ;pic18f45k80.h: 17287: struct {
[; ;pic18f45k80.h: 17288: unsigned RXF2EID8 :1;
[; ;pic18f45k80.h: 17289: unsigned RXF2EID9 :1;
[; ;pic18f45k80.h: 17290: unsigned RXF2EID10 :1;
[; ;pic18f45k80.h: 17291: unsigned RXF2EID11 :1;
[; ;pic18f45k80.h: 17292: unsigned RXF2EID12 :1;
[; ;pic18f45k80.h: 17293: unsigned RXF2EID13 :1;
[; ;pic18f45k80.h: 17294: unsigned RXF2EID14 :1;
[; ;pic18f45k80.h: 17295: unsigned RXF2EID15 :1;
[; ;pic18f45k80.h: 17296: };
[; ;pic18f45k80.h: 17297: } RXF2EIDHbits_t;
[; ;pic18f45k80.h: 17298: extern volatile RXF2EIDHbits_t RXF2EIDHbits @ 0xEEA;
[; ;pic18f45k80.h: 17387: extern volatile unsigned char RXF2EIDL @ 0xEEB;
"17389
[; ;pic18f45k80.h: 17389: asm("RXF2EIDL equ 0EEBh");
[; <" RXF2EIDL equ 0EEBh ;# ">
[; ;pic18f45k80.h: 17392: typedef union {
[; ;pic18f45k80.h: 17393: struct {
[; ;pic18f45k80.h: 17394: unsigned EID :8;
[; ;pic18f45k80.h: 17395: };
[; ;pic18f45k80.h: 17396: struct {
[; ;pic18f45k80.h: 17397: unsigned EID0 :1;
[; ;pic18f45k80.h: 17398: unsigned EID1 :1;
[; ;pic18f45k80.h: 17399: unsigned EID2 :1;
[; ;pic18f45k80.h: 17400: unsigned EID3 :1;
[; ;pic18f45k80.h: 17401: unsigned EID4 :1;
[; ;pic18f45k80.h: 17402: unsigned EID5 :1;
[; ;pic18f45k80.h: 17403: unsigned EID6 :1;
[; ;pic18f45k80.h: 17404: unsigned EID7 :1;
[; ;pic18f45k80.h: 17405: };
[; ;pic18f45k80.h: 17406: struct {
[; ;pic18f45k80.h: 17407: unsigned RXF2EID0 :1;
[; ;pic18f45k80.h: 17408: unsigned RXF2EID1 :1;
[; ;pic18f45k80.h: 17409: unsigned RXF2EID2 :1;
[; ;pic18f45k80.h: 17410: unsigned RXF2EID3 :1;
[; ;pic18f45k80.h: 17411: unsigned RXF2EID4 :1;
[; ;pic18f45k80.h: 17412: unsigned RXF2EID5 :1;
[; ;pic18f45k80.h: 17413: unsigned RXF2EID6 :1;
[; ;pic18f45k80.h: 17414: unsigned RXF2EID7 :1;
[; ;pic18f45k80.h: 17415: };
[; ;pic18f45k80.h: 17416: } RXF2EIDLbits_t;
[; ;pic18f45k80.h: 17417: extern volatile RXF2EIDLbits_t RXF2EIDLbits @ 0xEEB;
[; ;pic18f45k80.h: 17506: extern volatile unsigned char RXF3SIDH @ 0xEEC;
"17508
[; ;pic18f45k80.h: 17508: asm("RXF3SIDH equ 0EECh");
[; <" RXF3SIDH equ 0EECh ;# ">
[; ;pic18f45k80.h: 17511: typedef union {
[; ;pic18f45k80.h: 17512: struct {
[; ;pic18f45k80.h: 17513: unsigned SID :8;
[; ;pic18f45k80.h: 17514: };
[; ;pic18f45k80.h: 17515: struct {
[; ;pic18f45k80.h: 17516: unsigned SID3 :1;
[; ;pic18f45k80.h: 17517: unsigned SID4 :1;
[; ;pic18f45k80.h: 17518: unsigned SID5 :1;
[; ;pic18f45k80.h: 17519: unsigned SID6 :1;
[; ;pic18f45k80.h: 17520: unsigned SID7 :1;
[; ;pic18f45k80.h: 17521: unsigned SID8 :1;
[; ;pic18f45k80.h: 17522: unsigned SID9 :1;
[; ;pic18f45k80.h: 17523: unsigned SID10 :1;
[; ;pic18f45k80.h: 17524: };
[; ;pic18f45k80.h: 17525: struct {
[; ;pic18f45k80.h: 17526: unsigned RXF3SID3 :1;
[; ;pic18f45k80.h: 17527: unsigned RXF3SID4 :1;
[; ;pic18f45k80.h: 17528: unsigned RXF3SID5 :1;
[; ;pic18f45k80.h: 17529: unsigned RXF3SID6 :1;
[; ;pic18f45k80.h: 17530: unsigned RXF3SID7 :1;
[; ;pic18f45k80.h: 17531: unsigned RXF3SID8 :1;
[; ;pic18f45k80.h: 17532: unsigned RXF3SID9 :1;
[; ;pic18f45k80.h: 17533: unsigned RXF3SID10 :1;
[; ;pic18f45k80.h: 17534: };
[; ;pic18f45k80.h: 17535: } RXF3SIDHbits_t;
[; ;pic18f45k80.h: 17536: extern volatile RXF3SIDHbits_t RXF3SIDHbits @ 0xEEC;
[; ;pic18f45k80.h: 17625: extern volatile unsigned char RXF3SIDL @ 0xEED;
"17627
[; ;pic18f45k80.h: 17627: asm("RXF3SIDL equ 0EEDh");
[; <" RXF3SIDL equ 0EEDh ;# ">
[; ;pic18f45k80.h: 17630: typedef union {
[; ;pic18f45k80.h: 17631: struct {
[; ;pic18f45k80.h: 17632: unsigned EID :2;
[; ;pic18f45k80.h: 17633: unsigned :1;
[; ;pic18f45k80.h: 17634: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 17635: unsigned :1;
[; ;pic18f45k80.h: 17636: unsigned SID :3;
[; ;pic18f45k80.h: 17637: };
[; ;pic18f45k80.h: 17638: struct {
[; ;pic18f45k80.h: 17639: unsigned EID16 :1;
[; ;pic18f45k80.h: 17640: unsigned EID17 :1;
[; ;pic18f45k80.h: 17641: unsigned :3;
[; ;pic18f45k80.h: 17642: unsigned SID0 :1;
[; ;pic18f45k80.h: 17643: unsigned SID1 :1;
[; ;pic18f45k80.h: 17644: unsigned SID2 :1;
[; ;pic18f45k80.h: 17645: };
[; ;pic18f45k80.h: 17646: struct {
[; ;pic18f45k80.h: 17647: unsigned RXF3EID16 :1;
[; ;pic18f45k80.h: 17648: unsigned RXF3EID17 :1;
[; ;pic18f45k80.h: 17649: unsigned :1;
[; ;pic18f45k80.h: 17650: unsigned RXF3EXIDEN :1;
[; ;pic18f45k80.h: 17651: unsigned :1;
[; ;pic18f45k80.h: 17652: unsigned RXF3SID0 :1;
[; ;pic18f45k80.h: 17653: unsigned RXF3SID1 :1;
[; ;pic18f45k80.h: 17654: unsigned RXF3SID2 :1;
[; ;pic18f45k80.h: 17655: };
[; ;pic18f45k80.h: 17656: } RXF3SIDLbits_t;
[; ;pic18f45k80.h: 17657: extern volatile RXF3SIDLbits_t RXF3SIDLbits @ 0xEED;
[; ;pic18f45k80.h: 17731: extern volatile unsigned char RXF3EIDH @ 0xEEE;
"17733
[; ;pic18f45k80.h: 17733: asm("RXF3EIDH equ 0EEEh");
[; <" RXF3EIDH equ 0EEEh ;# ">
[; ;pic18f45k80.h: 17736: typedef union {
[; ;pic18f45k80.h: 17737: struct {
[; ;pic18f45k80.h: 17738: unsigned EID :8;
[; ;pic18f45k80.h: 17739: };
[; ;pic18f45k80.h: 17740: struct {
[; ;pic18f45k80.h: 17741: unsigned EID8 :1;
[; ;pic18f45k80.h: 17742: unsigned EID9 :1;
[; ;pic18f45k80.h: 17743: unsigned EID10 :1;
[; ;pic18f45k80.h: 17744: unsigned EID11 :1;
[; ;pic18f45k80.h: 17745: unsigned EID12 :1;
[; ;pic18f45k80.h: 17746: unsigned EID13 :1;
[; ;pic18f45k80.h: 17747: unsigned EID14 :1;
[; ;pic18f45k80.h: 17748: unsigned EID15 :1;
[; ;pic18f45k80.h: 17749: };
[; ;pic18f45k80.h: 17750: struct {
[; ;pic18f45k80.h: 17751: unsigned RXF3EID8 :1;
[; ;pic18f45k80.h: 17752: unsigned RXF3EID9 :1;
[; ;pic18f45k80.h: 17753: unsigned RXF3EID10 :1;
[; ;pic18f45k80.h: 17754: unsigned RXF3EID11 :1;
[; ;pic18f45k80.h: 17755: unsigned RXF3EID12 :1;
[; ;pic18f45k80.h: 17756: unsigned RXF3EID13 :1;
[; ;pic18f45k80.h: 17757: unsigned RXF3EID14 :1;
[; ;pic18f45k80.h: 17758: unsigned RXF3EID15 :1;
[; ;pic18f45k80.h: 17759: };
[; ;pic18f45k80.h: 17760: } RXF3EIDHbits_t;
[; ;pic18f45k80.h: 17761: extern volatile RXF3EIDHbits_t RXF3EIDHbits @ 0xEEE;
[; ;pic18f45k80.h: 17850: extern volatile unsigned char RXF3EIDL @ 0xEEF;
"17852
[; ;pic18f45k80.h: 17852: asm("RXF3EIDL equ 0EEFh");
[; <" RXF3EIDL equ 0EEFh ;# ">
[; ;pic18f45k80.h: 17855: typedef union {
[; ;pic18f45k80.h: 17856: struct {
[; ;pic18f45k80.h: 17857: unsigned EID :8;
[; ;pic18f45k80.h: 17858: };
[; ;pic18f45k80.h: 17859: struct {
[; ;pic18f45k80.h: 17860: unsigned EID0 :1;
[; ;pic18f45k80.h: 17861: unsigned EID1 :1;
[; ;pic18f45k80.h: 17862: unsigned EID2 :1;
[; ;pic18f45k80.h: 17863: unsigned EID3 :1;
[; ;pic18f45k80.h: 17864: unsigned EID4 :1;
[; ;pic18f45k80.h: 17865: unsigned EID5 :1;
[; ;pic18f45k80.h: 17866: unsigned EID6 :1;
[; ;pic18f45k80.h: 17867: unsigned EID7 :1;
[; ;pic18f45k80.h: 17868: };
[; ;pic18f45k80.h: 17869: struct {
[; ;pic18f45k80.h: 17870: unsigned RXF3EID0 :1;
[; ;pic18f45k80.h: 17871: unsigned RXF3EID1 :1;
[; ;pic18f45k80.h: 17872: unsigned RXF3EID2 :1;
[; ;pic18f45k80.h: 17873: unsigned RXF3EID3 :1;
[; ;pic18f45k80.h: 17874: unsigned RXF3EID4 :1;
[; ;pic18f45k80.h: 17875: unsigned RXF3EID5 :1;
[; ;pic18f45k80.h: 17876: unsigned RXF3EID6 :1;
[; ;pic18f45k80.h: 17877: unsigned RXF3EID7 :1;
[; ;pic18f45k80.h: 17878: };
[; ;pic18f45k80.h: 17879: } RXF3EIDLbits_t;
[; ;pic18f45k80.h: 17880: extern volatile RXF3EIDLbits_t RXF3EIDLbits @ 0xEEF;
[; ;pic18f45k80.h: 17969: extern volatile unsigned char RXF4SIDH @ 0xEF0;
"17971
[; ;pic18f45k80.h: 17971: asm("RXF4SIDH equ 0EF0h");
[; <" RXF4SIDH equ 0EF0h ;# ">
[; ;pic18f45k80.h: 17974: typedef union {
[; ;pic18f45k80.h: 17975: struct {
[; ;pic18f45k80.h: 17976: unsigned SID :8;
[; ;pic18f45k80.h: 17977: };
[; ;pic18f45k80.h: 17978: struct {
[; ;pic18f45k80.h: 17979: unsigned SID3 :1;
[; ;pic18f45k80.h: 17980: unsigned SID4 :1;
[; ;pic18f45k80.h: 17981: unsigned SID5 :1;
[; ;pic18f45k80.h: 17982: unsigned SID6 :1;
[; ;pic18f45k80.h: 17983: unsigned SID7 :1;
[; ;pic18f45k80.h: 17984: unsigned SID8 :1;
[; ;pic18f45k80.h: 17985: unsigned SID9 :1;
[; ;pic18f45k80.h: 17986: unsigned SID10 :1;
[; ;pic18f45k80.h: 17987: };
[; ;pic18f45k80.h: 17988: struct {
[; ;pic18f45k80.h: 17989: unsigned RXF4SID3 :1;
[; ;pic18f45k80.h: 17990: unsigned RXF4SID4 :1;
[; ;pic18f45k80.h: 17991: unsigned RXF4SID5 :1;
[; ;pic18f45k80.h: 17992: unsigned RXF4SID6 :1;
[; ;pic18f45k80.h: 17993: unsigned RXF4SID7 :1;
[; ;pic18f45k80.h: 17994: unsigned RXF4SID8 :1;
[; ;pic18f45k80.h: 17995: unsigned RXF4SID9 :1;
[; ;pic18f45k80.h: 17996: unsigned RXF4SID10 :1;
[; ;pic18f45k80.h: 17997: };
[; ;pic18f45k80.h: 17998: } RXF4SIDHbits_t;
[; ;pic18f45k80.h: 17999: extern volatile RXF4SIDHbits_t RXF4SIDHbits @ 0xEF0;
[; ;pic18f45k80.h: 18088: extern volatile unsigned char RXF4SIDL @ 0xEF1;
"18090
[; ;pic18f45k80.h: 18090: asm("RXF4SIDL equ 0EF1h");
[; <" RXF4SIDL equ 0EF1h ;# ">
[; ;pic18f45k80.h: 18093: typedef union {
[; ;pic18f45k80.h: 18094: struct {
[; ;pic18f45k80.h: 18095: unsigned EID :2;
[; ;pic18f45k80.h: 18096: unsigned :1;
[; ;pic18f45k80.h: 18097: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 18098: unsigned :1;
[; ;pic18f45k80.h: 18099: unsigned SID :3;
[; ;pic18f45k80.h: 18100: };
[; ;pic18f45k80.h: 18101: struct {
[; ;pic18f45k80.h: 18102: unsigned EID16 :1;
[; ;pic18f45k80.h: 18103: unsigned EID17 :1;
[; ;pic18f45k80.h: 18104: unsigned :3;
[; ;pic18f45k80.h: 18105: unsigned SID0 :1;
[; ;pic18f45k80.h: 18106: unsigned SID1 :1;
[; ;pic18f45k80.h: 18107: unsigned SID2 :1;
[; ;pic18f45k80.h: 18108: };
[; ;pic18f45k80.h: 18109: struct {
[; ;pic18f45k80.h: 18110: unsigned RXF4EID16 :1;
[; ;pic18f45k80.h: 18111: unsigned RXF4EID17 :1;
[; ;pic18f45k80.h: 18112: unsigned :1;
[; ;pic18f45k80.h: 18113: unsigned RXF4EXIDEN :1;
[; ;pic18f45k80.h: 18114: unsigned :1;
[; ;pic18f45k80.h: 18115: unsigned RXF4SID0 :1;
[; ;pic18f45k80.h: 18116: unsigned RXF4SID1 :1;
[; ;pic18f45k80.h: 18117: unsigned RXF4SID2 :1;
[; ;pic18f45k80.h: 18118: };
[; ;pic18f45k80.h: 18119: } RXF4SIDLbits_t;
[; ;pic18f45k80.h: 18120: extern volatile RXF4SIDLbits_t RXF4SIDLbits @ 0xEF1;
[; ;pic18f45k80.h: 18194: extern volatile unsigned char RXF4EIDH @ 0xEF2;
"18196
[; ;pic18f45k80.h: 18196: asm("RXF4EIDH equ 0EF2h");
[; <" RXF4EIDH equ 0EF2h ;# ">
[; ;pic18f45k80.h: 18199: typedef union {
[; ;pic18f45k80.h: 18200: struct {
[; ;pic18f45k80.h: 18201: unsigned EID :8;
[; ;pic18f45k80.h: 18202: };
[; ;pic18f45k80.h: 18203: struct {
[; ;pic18f45k80.h: 18204: unsigned EID8 :1;
[; ;pic18f45k80.h: 18205: unsigned EID9 :1;
[; ;pic18f45k80.h: 18206: unsigned EID10 :1;
[; ;pic18f45k80.h: 18207: unsigned EID11 :1;
[; ;pic18f45k80.h: 18208: unsigned EID12 :1;
[; ;pic18f45k80.h: 18209: unsigned EID13 :1;
[; ;pic18f45k80.h: 18210: unsigned EID14 :1;
[; ;pic18f45k80.h: 18211: unsigned EID15 :1;
[; ;pic18f45k80.h: 18212: };
[; ;pic18f45k80.h: 18213: struct {
[; ;pic18f45k80.h: 18214: unsigned RXF4EID8 :1;
[; ;pic18f45k80.h: 18215: unsigned RXF4EID9 :1;
[; ;pic18f45k80.h: 18216: unsigned RXF4EID10 :1;
[; ;pic18f45k80.h: 18217: unsigned RXF4EID11 :1;
[; ;pic18f45k80.h: 18218: unsigned RXF4EID12 :1;
[; ;pic18f45k80.h: 18219: unsigned RXF4EID13 :1;
[; ;pic18f45k80.h: 18220: unsigned RXF4EID14 :1;
[; ;pic18f45k80.h: 18221: unsigned RXF4EID15 :1;
[; ;pic18f45k80.h: 18222: };
[; ;pic18f45k80.h: 18223: } RXF4EIDHbits_t;
[; ;pic18f45k80.h: 18224: extern volatile RXF4EIDHbits_t RXF4EIDHbits @ 0xEF2;
[; ;pic18f45k80.h: 18313: extern volatile unsigned char RXF4EIDL @ 0xEF3;
"18315
[; ;pic18f45k80.h: 18315: asm("RXF4EIDL equ 0EF3h");
[; <" RXF4EIDL equ 0EF3h ;# ">
[; ;pic18f45k80.h: 18318: typedef union {
[; ;pic18f45k80.h: 18319: struct {
[; ;pic18f45k80.h: 18320: unsigned EID :8;
[; ;pic18f45k80.h: 18321: };
[; ;pic18f45k80.h: 18322: struct {
[; ;pic18f45k80.h: 18323: unsigned EID0 :1;
[; ;pic18f45k80.h: 18324: unsigned EID1 :1;
[; ;pic18f45k80.h: 18325: unsigned EID2 :1;
[; ;pic18f45k80.h: 18326: unsigned EID3 :1;
[; ;pic18f45k80.h: 18327: unsigned EID4 :1;
[; ;pic18f45k80.h: 18328: unsigned EID5 :1;
[; ;pic18f45k80.h: 18329: unsigned EID6 :1;
[; ;pic18f45k80.h: 18330: unsigned EID7 :1;
[; ;pic18f45k80.h: 18331: };
[; ;pic18f45k80.h: 18332: struct {
[; ;pic18f45k80.h: 18333: unsigned RXF4EID0 :1;
[; ;pic18f45k80.h: 18334: unsigned RXF4EID1 :1;
[; ;pic18f45k80.h: 18335: unsigned RXF4EID2 :1;
[; ;pic18f45k80.h: 18336: unsigned RXF4EID3 :1;
[; ;pic18f45k80.h: 18337: unsigned RXF4EID4 :1;
[; ;pic18f45k80.h: 18338: unsigned RXF4EID5 :1;
[; ;pic18f45k80.h: 18339: unsigned RXF4EID6 :1;
[; ;pic18f45k80.h: 18340: unsigned RXF4EID7 :1;
[; ;pic18f45k80.h: 18341: };
[; ;pic18f45k80.h: 18342: } RXF4EIDLbits_t;
[; ;pic18f45k80.h: 18343: extern volatile RXF4EIDLbits_t RXF4EIDLbits @ 0xEF3;
[; ;pic18f45k80.h: 18432: extern volatile unsigned char RXF5SIDH @ 0xEF4;
"18434
[; ;pic18f45k80.h: 18434: asm("RXF5SIDH equ 0EF4h");
[; <" RXF5SIDH equ 0EF4h ;# ">
[; ;pic18f45k80.h: 18437: typedef union {
[; ;pic18f45k80.h: 18438: struct {
[; ;pic18f45k80.h: 18439: unsigned SID :8;
[; ;pic18f45k80.h: 18440: };
[; ;pic18f45k80.h: 18441: struct {
[; ;pic18f45k80.h: 18442: unsigned SID3 :1;
[; ;pic18f45k80.h: 18443: unsigned SID4 :1;
[; ;pic18f45k80.h: 18444: unsigned SID5 :1;
[; ;pic18f45k80.h: 18445: unsigned SID6 :1;
[; ;pic18f45k80.h: 18446: unsigned SID7 :1;
[; ;pic18f45k80.h: 18447: unsigned SID8 :1;
[; ;pic18f45k80.h: 18448: unsigned SID9 :1;
[; ;pic18f45k80.h: 18449: unsigned SID10 :1;
[; ;pic18f45k80.h: 18450: };
[; ;pic18f45k80.h: 18451: struct {
[; ;pic18f45k80.h: 18452: unsigned RXF5SID3 :1;
[; ;pic18f45k80.h: 18453: unsigned RXF5SID4 :1;
[; ;pic18f45k80.h: 18454: unsigned RXF5SID5 :1;
[; ;pic18f45k80.h: 18455: unsigned RXF5SID6 :1;
[; ;pic18f45k80.h: 18456: unsigned RXF5SID7 :1;
[; ;pic18f45k80.h: 18457: unsigned RXF5SID8 :1;
[; ;pic18f45k80.h: 18458: unsigned RXF5SID9 :1;
[; ;pic18f45k80.h: 18459: unsigned RXF5SID10 :1;
[; ;pic18f45k80.h: 18460: };
[; ;pic18f45k80.h: 18461: } RXF5SIDHbits_t;
[; ;pic18f45k80.h: 18462: extern volatile RXF5SIDHbits_t RXF5SIDHbits @ 0xEF4;
[; ;pic18f45k80.h: 18551: extern volatile unsigned char RXF5SIDL @ 0xEF5;
"18553
[; ;pic18f45k80.h: 18553: asm("RXF5SIDL equ 0EF5h");
[; <" RXF5SIDL equ 0EF5h ;# ">
[; ;pic18f45k80.h: 18556: typedef union {
[; ;pic18f45k80.h: 18557: struct {
[; ;pic18f45k80.h: 18558: unsigned EID :2;
[; ;pic18f45k80.h: 18559: unsigned :1;
[; ;pic18f45k80.h: 18560: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 18561: unsigned :1;
[; ;pic18f45k80.h: 18562: unsigned SID :3;
[; ;pic18f45k80.h: 18563: };
[; ;pic18f45k80.h: 18564: struct {
[; ;pic18f45k80.h: 18565: unsigned EID16 :1;
[; ;pic18f45k80.h: 18566: unsigned EID17 :1;
[; ;pic18f45k80.h: 18567: unsigned :3;
[; ;pic18f45k80.h: 18568: unsigned SID0 :1;
[; ;pic18f45k80.h: 18569: unsigned SID1 :1;
[; ;pic18f45k80.h: 18570: unsigned SID2 :1;
[; ;pic18f45k80.h: 18571: };
[; ;pic18f45k80.h: 18572: struct {
[; ;pic18f45k80.h: 18573: unsigned RXF5EID16 :1;
[; ;pic18f45k80.h: 18574: unsigned RXF5EID17 :1;
[; ;pic18f45k80.h: 18575: unsigned :1;
[; ;pic18f45k80.h: 18576: unsigned RXF5EXIDEN :1;
[; ;pic18f45k80.h: 18577: unsigned :1;
[; ;pic18f45k80.h: 18578: unsigned RXF5SID0 :1;
[; ;pic18f45k80.h: 18579: unsigned RXF5SID1 :1;
[; ;pic18f45k80.h: 18580: unsigned RXF5SID2 :1;
[; ;pic18f45k80.h: 18581: };
[; ;pic18f45k80.h: 18582: } RXF5SIDLbits_t;
[; ;pic18f45k80.h: 18583: extern volatile RXF5SIDLbits_t RXF5SIDLbits @ 0xEF5;
[; ;pic18f45k80.h: 18657: extern volatile unsigned char RXF5EIDH @ 0xEF6;
"18659
[; ;pic18f45k80.h: 18659: asm("RXF5EIDH equ 0EF6h");
[; <" RXF5EIDH equ 0EF6h ;# ">
[; ;pic18f45k80.h: 18662: typedef union {
[; ;pic18f45k80.h: 18663: struct {
[; ;pic18f45k80.h: 18664: unsigned EID :8;
[; ;pic18f45k80.h: 18665: };
[; ;pic18f45k80.h: 18666: struct {
[; ;pic18f45k80.h: 18667: unsigned EID8 :1;
[; ;pic18f45k80.h: 18668: unsigned EID9 :1;
[; ;pic18f45k80.h: 18669: unsigned EID10 :1;
[; ;pic18f45k80.h: 18670: unsigned EID11 :1;
[; ;pic18f45k80.h: 18671: unsigned EID12 :1;
[; ;pic18f45k80.h: 18672: unsigned EID13 :1;
[; ;pic18f45k80.h: 18673: unsigned EID14 :1;
[; ;pic18f45k80.h: 18674: unsigned EID15 :1;
[; ;pic18f45k80.h: 18675: };
[; ;pic18f45k80.h: 18676: struct {
[; ;pic18f45k80.h: 18677: unsigned RXF5EID8 :1;
[; ;pic18f45k80.h: 18678: unsigned RXF5EID9 :1;
[; ;pic18f45k80.h: 18679: unsigned RXF5EID10 :1;
[; ;pic18f45k80.h: 18680: unsigned RXF5EID11 :1;
[; ;pic18f45k80.h: 18681: unsigned RXF5EID12 :1;
[; ;pic18f45k80.h: 18682: unsigned RXF5EID13 :1;
[; ;pic18f45k80.h: 18683: unsigned RXF5EID14 :1;
[; ;pic18f45k80.h: 18684: unsigned RXF5EID15 :1;
[; ;pic18f45k80.h: 18685: };
[; ;pic18f45k80.h: 18686: } RXF5EIDHbits_t;
[; ;pic18f45k80.h: 18687: extern volatile RXF5EIDHbits_t RXF5EIDHbits @ 0xEF6;
[; ;pic18f45k80.h: 18776: extern volatile unsigned char RXF5EIDL @ 0xEF7;
"18778
[; ;pic18f45k80.h: 18778: asm("RXF5EIDL equ 0EF7h");
[; <" RXF5EIDL equ 0EF7h ;# ">
[; ;pic18f45k80.h: 18781: typedef union {
[; ;pic18f45k80.h: 18782: struct {
[; ;pic18f45k80.h: 18783: unsigned EID :8;
[; ;pic18f45k80.h: 18784: };
[; ;pic18f45k80.h: 18785: struct {
[; ;pic18f45k80.h: 18786: unsigned EID0 :1;
[; ;pic18f45k80.h: 18787: unsigned EID1 :1;
[; ;pic18f45k80.h: 18788: unsigned EID2 :1;
[; ;pic18f45k80.h: 18789: unsigned EID3 :1;
[; ;pic18f45k80.h: 18790: unsigned EID4 :1;
[; ;pic18f45k80.h: 18791: unsigned EID5 :1;
[; ;pic18f45k80.h: 18792: unsigned EID6 :1;
[; ;pic18f45k80.h: 18793: unsigned EID7 :1;
[; ;pic18f45k80.h: 18794: };
[; ;pic18f45k80.h: 18795: struct {
[; ;pic18f45k80.h: 18796: unsigned RXF5EID0 :1;
[; ;pic18f45k80.h: 18797: unsigned RXF5EID1 :1;
[; ;pic18f45k80.h: 18798: unsigned RXF5EID2 :1;
[; ;pic18f45k80.h: 18799: unsigned RXF5EID3 :1;
[; ;pic18f45k80.h: 18800: unsigned RXF5EID4 :1;
[; ;pic18f45k80.h: 18801: unsigned RXF5EID5 :1;
[; ;pic18f45k80.h: 18802: unsigned RXF5EID6 :1;
[; ;pic18f45k80.h: 18803: unsigned RXF5EID7 :1;
[; ;pic18f45k80.h: 18804: };
[; ;pic18f45k80.h: 18805: } RXF5EIDLbits_t;
[; ;pic18f45k80.h: 18806: extern volatile RXF5EIDLbits_t RXF5EIDLbits @ 0xEF7;
[; ;pic18f45k80.h: 18895: extern volatile unsigned char RXM0SIDH @ 0xEF8;
"18897
[; ;pic18f45k80.h: 18897: asm("RXM0SIDH equ 0EF8h");
[; <" RXM0SIDH equ 0EF8h ;# ">
[; ;pic18f45k80.h: 18900: typedef union {
[; ;pic18f45k80.h: 18901: struct {
[; ;pic18f45k80.h: 18902: unsigned SID :8;
[; ;pic18f45k80.h: 18903: };
[; ;pic18f45k80.h: 18904: struct {
[; ;pic18f45k80.h: 18905: unsigned SID3 :1;
[; ;pic18f45k80.h: 18906: unsigned SID4 :1;
[; ;pic18f45k80.h: 18907: unsigned SID5 :1;
[; ;pic18f45k80.h: 18908: unsigned SID6 :1;
[; ;pic18f45k80.h: 18909: unsigned SID7 :1;
[; ;pic18f45k80.h: 18910: unsigned SID8 :1;
[; ;pic18f45k80.h: 18911: unsigned SID9 :1;
[; ;pic18f45k80.h: 18912: unsigned SID10 :1;
[; ;pic18f45k80.h: 18913: };
[; ;pic18f45k80.h: 18914: struct {
[; ;pic18f45k80.h: 18915: unsigned RXM0SID3 :1;
[; ;pic18f45k80.h: 18916: unsigned RXM0SID4 :1;
[; ;pic18f45k80.h: 18917: unsigned RXM0SID5 :1;
[; ;pic18f45k80.h: 18918: unsigned RXM0SID6 :1;
[; ;pic18f45k80.h: 18919: unsigned RXM0SID7 :1;
[; ;pic18f45k80.h: 18920: unsigned RXM0SID8 :1;
[; ;pic18f45k80.h: 18921: unsigned RXM0SID9 :1;
[; ;pic18f45k80.h: 18922: unsigned RXM0SID10 :1;
[; ;pic18f45k80.h: 18923: };
[; ;pic18f45k80.h: 18924: } RXM0SIDHbits_t;
[; ;pic18f45k80.h: 18925: extern volatile RXM0SIDHbits_t RXM0SIDHbits @ 0xEF8;
[; ;pic18f45k80.h: 19014: extern volatile unsigned char RXM0SIDL @ 0xEF9;
"19016
[; ;pic18f45k80.h: 19016: asm("RXM0SIDL equ 0EF9h");
[; <" RXM0SIDL equ 0EF9h ;# ">
[; ;pic18f45k80.h: 19019: typedef union {
[; ;pic18f45k80.h: 19020: struct {
[; ;pic18f45k80.h: 19021: unsigned EID :2;
[; ;pic18f45k80.h: 19022: unsigned :1;
[; ;pic18f45k80.h: 19023: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 19024: unsigned :1;
[; ;pic18f45k80.h: 19025: unsigned SID :3;
[; ;pic18f45k80.h: 19026: };
[; ;pic18f45k80.h: 19027: struct {
[; ;pic18f45k80.h: 19028: unsigned EID16 :1;
[; ;pic18f45k80.h: 19029: unsigned EID17 :1;
[; ;pic18f45k80.h: 19030: unsigned :3;
[; ;pic18f45k80.h: 19031: unsigned SID0 :1;
[; ;pic18f45k80.h: 19032: unsigned SID1 :1;
[; ;pic18f45k80.h: 19033: unsigned SID2 :1;
[; ;pic18f45k80.h: 19034: };
[; ;pic18f45k80.h: 19035: struct {
[; ;pic18f45k80.h: 19036: unsigned RXM0EID16 :1;
[; ;pic18f45k80.h: 19037: unsigned RXM0EID17 :1;
[; ;pic18f45k80.h: 19038: unsigned :1;
[; ;pic18f45k80.h: 19039: unsigned RXM0EXIDM :1;
[; ;pic18f45k80.h: 19040: unsigned :1;
[; ;pic18f45k80.h: 19041: unsigned RXM0SID0 :1;
[; ;pic18f45k80.h: 19042: unsigned RXM0SID1 :1;
[; ;pic18f45k80.h: 19043: unsigned RXM0SID2 :1;
[; ;pic18f45k80.h: 19044: };
[; ;pic18f45k80.h: 19045: } RXM0SIDLbits_t;
[; ;pic18f45k80.h: 19046: extern volatile RXM0SIDLbits_t RXM0SIDLbits @ 0xEF9;
[; ;pic18f45k80.h: 19120: extern volatile unsigned char RXM0EIDH @ 0xEFA;
"19122
[; ;pic18f45k80.h: 19122: asm("RXM0EIDH equ 0EFAh");
[; <" RXM0EIDH equ 0EFAh ;# ">
[; ;pic18f45k80.h: 19125: typedef union {
[; ;pic18f45k80.h: 19126: struct {
[; ;pic18f45k80.h: 19127: unsigned EID :8;
[; ;pic18f45k80.h: 19128: };
[; ;pic18f45k80.h: 19129: struct {
[; ;pic18f45k80.h: 19130: unsigned EID8 :1;
[; ;pic18f45k80.h: 19131: unsigned EID9 :1;
[; ;pic18f45k80.h: 19132: unsigned EID10 :1;
[; ;pic18f45k80.h: 19133: unsigned EID11 :1;
[; ;pic18f45k80.h: 19134: unsigned EID12 :1;
[; ;pic18f45k80.h: 19135: unsigned EID13 :1;
[; ;pic18f45k80.h: 19136: unsigned EID14 :1;
[; ;pic18f45k80.h: 19137: unsigned EID15 :1;
[; ;pic18f45k80.h: 19138: };
[; ;pic18f45k80.h: 19139: struct {
[; ;pic18f45k80.h: 19140: unsigned RXM0EID8 :1;
[; ;pic18f45k80.h: 19141: unsigned RXM0EID9 :1;
[; ;pic18f45k80.h: 19142: unsigned RXM0EID10 :1;
[; ;pic18f45k80.h: 19143: unsigned RXM0EID11 :1;
[; ;pic18f45k80.h: 19144: unsigned RXM0EID12 :1;
[; ;pic18f45k80.h: 19145: unsigned RXM0EID13 :1;
[; ;pic18f45k80.h: 19146: unsigned RXM0EID14 :1;
[; ;pic18f45k80.h: 19147: unsigned RXM0EID15 :1;
[; ;pic18f45k80.h: 19148: };
[; ;pic18f45k80.h: 19149: } RXM0EIDHbits_t;
[; ;pic18f45k80.h: 19150: extern volatile RXM0EIDHbits_t RXM0EIDHbits @ 0xEFA;
[; ;pic18f45k80.h: 19239: extern volatile unsigned char RXM0EIDL @ 0xEFB;
"19241
[; ;pic18f45k80.h: 19241: asm("RXM0EIDL equ 0EFBh");
[; <" RXM0EIDL equ 0EFBh ;# ">
[; ;pic18f45k80.h: 19244: typedef union {
[; ;pic18f45k80.h: 19245: struct {
[; ;pic18f45k80.h: 19246: unsigned EID :8;
[; ;pic18f45k80.h: 19247: };
[; ;pic18f45k80.h: 19248: struct {
[; ;pic18f45k80.h: 19249: unsigned EID0 :1;
[; ;pic18f45k80.h: 19250: unsigned EID1 :1;
[; ;pic18f45k80.h: 19251: unsigned EID2 :1;
[; ;pic18f45k80.h: 19252: unsigned EID3 :1;
[; ;pic18f45k80.h: 19253: unsigned EID4 :1;
[; ;pic18f45k80.h: 19254: unsigned EID5 :1;
[; ;pic18f45k80.h: 19255: unsigned EID6 :1;
[; ;pic18f45k80.h: 19256: unsigned EID7 :1;
[; ;pic18f45k80.h: 19257: };
[; ;pic18f45k80.h: 19258: struct {
[; ;pic18f45k80.h: 19259: unsigned RXM0EID0 :1;
[; ;pic18f45k80.h: 19260: unsigned RXM0EID1 :1;
[; ;pic18f45k80.h: 19261: unsigned RXM0EID2 :1;
[; ;pic18f45k80.h: 19262: unsigned RXM0EID3 :1;
[; ;pic18f45k80.h: 19263: unsigned RXM0EID4 :1;
[; ;pic18f45k80.h: 19264: unsigned RXM0EID5 :1;
[; ;pic18f45k80.h: 19265: unsigned RXM0EID6 :1;
[; ;pic18f45k80.h: 19266: unsigned RXM0EID7 :1;
[; ;pic18f45k80.h: 19267: };
[; ;pic18f45k80.h: 19268: } RXM0EIDLbits_t;
[; ;pic18f45k80.h: 19269: extern volatile RXM0EIDLbits_t RXM0EIDLbits @ 0xEFB;
[; ;pic18f45k80.h: 19358: extern volatile unsigned char RXM1SIDH @ 0xEFC;
"19360
[; ;pic18f45k80.h: 19360: asm("RXM1SIDH equ 0EFCh");
[; <" RXM1SIDH equ 0EFCh ;# ">
[; ;pic18f45k80.h: 19363: typedef union {
[; ;pic18f45k80.h: 19364: struct {
[; ;pic18f45k80.h: 19365: unsigned SID :8;
[; ;pic18f45k80.h: 19366: };
[; ;pic18f45k80.h: 19367: struct {
[; ;pic18f45k80.h: 19368: unsigned SID3 :1;
[; ;pic18f45k80.h: 19369: unsigned SID4 :1;
[; ;pic18f45k80.h: 19370: unsigned SID5 :1;
[; ;pic18f45k80.h: 19371: unsigned SID6 :1;
[; ;pic18f45k80.h: 19372: unsigned SID7 :1;
[; ;pic18f45k80.h: 19373: unsigned SID8 :1;
[; ;pic18f45k80.h: 19374: unsigned SID9 :1;
[; ;pic18f45k80.h: 19375: unsigned SID10 :1;
[; ;pic18f45k80.h: 19376: };
[; ;pic18f45k80.h: 19377: struct {
[; ;pic18f45k80.h: 19378: unsigned RXM1SID3 :1;
[; ;pic18f45k80.h: 19379: unsigned RXM1SID4 :1;
[; ;pic18f45k80.h: 19380: unsigned RXM1SID5 :1;
[; ;pic18f45k80.h: 19381: unsigned RXM1SID6 :1;
[; ;pic18f45k80.h: 19382: unsigned RXM1SID7 :1;
[; ;pic18f45k80.h: 19383: unsigned RXM1SID8 :1;
[; ;pic18f45k80.h: 19384: unsigned RXM1SID9 :1;
[; ;pic18f45k80.h: 19385: unsigned RXM1SID10 :1;
[; ;pic18f45k80.h: 19386: };
[; ;pic18f45k80.h: 19387: } RXM1SIDHbits_t;
[; ;pic18f45k80.h: 19388: extern volatile RXM1SIDHbits_t RXM1SIDHbits @ 0xEFC;
[; ;pic18f45k80.h: 19477: extern volatile unsigned char RXM1SIDL @ 0xEFD;
"19479
[; ;pic18f45k80.h: 19479: asm("RXM1SIDL equ 0EFDh");
[; <" RXM1SIDL equ 0EFDh ;# ">
[; ;pic18f45k80.h: 19482: typedef union {
[; ;pic18f45k80.h: 19483: struct {
[; ;pic18f45k80.h: 19484: unsigned EID :2;
[; ;pic18f45k80.h: 19485: unsigned :1;
[; ;pic18f45k80.h: 19486: unsigned EXIDEN :1;
[; ;pic18f45k80.h: 19487: unsigned :1;
[; ;pic18f45k80.h: 19488: unsigned SID :3;
[; ;pic18f45k80.h: 19489: };
[; ;pic18f45k80.h: 19490: struct {
[; ;pic18f45k80.h: 19491: unsigned EID16 :1;
[; ;pic18f45k80.h: 19492: unsigned EID17 :1;
[; ;pic18f45k80.h: 19493: unsigned :3;
[; ;pic18f45k80.h: 19494: unsigned SID0 :1;
[; ;pic18f45k80.h: 19495: unsigned SID1 :1;
[; ;pic18f45k80.h: 19496: unsigned SID2 :1;
[; ;pic18f45k80.h: 19497: };
[; ;pic18f45k80.h: 19498: struct {
[; ;pic18f45k80.h: 19499: unsigned RXM1EID16 :1;
[; ;pic18f45k80.h: 19500: unsigned RXM1EID17 :1;
[; ;pic18f45k80.h: 19501: unsigned :1;
[; ;pic18f45k80.h: 19502: unsigned RXM1EXIDEN :1;
[; ;pic18f45k80.h: 19503: unsigned :1;
[; ;pic18f45k80.h: 19504: unsigned RXM1SID0 :1;
[; ;pic18f45k80.h: 19505: unsigned RXM1SID1 :1;
[; ;pic18f45k80.h: 19506: unsigned RXM1SID2 :1;
[; ;pic18f45k80.h: 19507: };
[; ;pic18f45k80.h: 19508: } RXM1SIDLbits_t;
[; ;pic18f45k80.h: 19509: extern volatile RXM1SIDLbits_t RXM1SIDLbits @ 0xEFD;
[; ;pic18f45k80.h: 19583: extern volatile unsigned char RXM1EIDH @ 0xEFE;
"19585
[; ;pic18f45k80.h: 19585: asm("RXM1EIDH equ 0EFEh");
[; <" RXM1EIDH equ 0EFEh ;# ">
[; ;pic18f45k80.h: 19588: typedef union {
[; ;pic18f45k80.h: 19589: struct {
[; ;pic18f45k80.h: 19590: unsigned EID :8;
[; ;pic18f45k80.h: 19591: };
[; ;pic18f45k80.h: 19592: struct {
[; ;pic18f45k80.h: 19593: unsigned EID8 :1;
[; ;pic18f45k80.h: 19594: unsigned EID9 :1;
[; ;pic18f45k80.h: 19595: unsigned EID10 :1;
[; ;pic18f45k80.h: 19596: unsigned EID11 :1;
[; ;pic18f45k80.h: 19597: unsigned EID12 :1;
[; ;pic18f45k80.h: 19598: unsigned EID13 :1;
[; ;pic18f45k80.h: 19599: unsigned EID14 :1;
[; ;pic18f45k80.h: 19600: unsigned EID15 :1;
[; ;pic18f45k80.h: 19601: };
[; ;pic18f45k80.h: 19602: struct {
[; ;pic18f45k80.h: 19603: unsigned RXM1EID8 :1;
[; ;pic18f45k80.h: 19604: unsigned RXM1EID9 :1;
[; ;pic18f45k80.h: 19605: unsigned RXM1EID10 :1;
[; ;pic18f45k80.h: 19606: unsigned RXM1EID11 :1;
[; ;pic18f45k80.h: 19607: unsigned RXM1EID12 :1;
[; ;pic18f45k80.h: 19608: unsigned RXM1EID13 :1;
[; ;pic18f45k80.h: 19609: unsigned RXM1EID14 :1;
[; ;pic18f45k80.h: 19610: unsigned RXM1EID15 :1;
[; ;pic18f45k80.h: 19611: };
[; ;pic18f45k80.h: 19612: } RXM1EIDHbits_t;
[; ;pic18f45k80.h: 19613: extern volatile RXM1EIDHbits_t RXM1EIDHbits @ 0xEFE;
[; ;pic18f45k80.h: 19702: extern volatile unsigned char RXM1EIDL @ 0xEFF;
"19704
[; ;pic18f45k80.h: 19704: asm("RXM1EIDL equ 0EFFh");
[; <" RXM1EIDL equ 0EFFh ;# ">
[; ;pic18f45k80.h: 19707: typedef union {
[; ;pic18f45k80.h: 19708: struct {
[; ;pic18f45k80.h: 19709: unsigned EID :8;
[; ;pic18f45k80.h: 19710: };
[; ;pic18f45k80.h: 19711: struct {
[; ;pic18f45k80.h: 19712: unsigned EID0 :1;
[; ;pic18f45k80.h: 19713: unsigned EID1 :1;
[; ;pic18f45k80.h: 19714: unsigned EID2 :1;
[; ;pic18f45k80.h: 19715: unsigned EID3 :1;
[; ;pic18f45k80.h: 19716: unsigned EID4 :1;
[; ;pic18f45k80.h: 19717: unsigned EID5 :1;
[; ;pic18f45k80.h: 19718: unsigned EID6 :1;
[; ;pic18f45k80.h: 19719: unsigned EID7 :1;
[; ;pic18f45k80.h: 19720: };
[; ;pic18f45k80.h: 19721: struct {
[; ;pic18f45k80.h: 19722: unsigned RXM1EID0 :1;
[; ;pic18f45k80.h: 19723: unsigned RXM1EID1 :1;
[; ;pic18f45k80.h: 19724: unsigned RXM1EID2 :1;
[; ;pic18f45k80.h: 19725: unsigned RXM1EID3 :1;
[; ;pic18f45k80.h: 19726: unsigned RXM1EID4 :1;
[; ;pic18f45k80.h: 19727: unsigned RXM1EID5 :1;
[; ;pic18f45k80.h: 19728: unsigned RXM1EID6 :1;
[; ;pic18f45k80.h: 19729: unsigned RXM1EID7 :1;
[; ;pic18f45k80.h: 19730: };
[; ;pic18f45k80.h: 19731: } RXM1EIDLbits_t;
[; ;pic18f45k80.h: 19732: extern volatile RXM1EIDLbits_t RXM1EIDLbits @ 0xEFF;
[; ;pic18f45k80.h: 19821: extern volatile unsigned char TXB2CON @ 0xF00;
"19823
[; ;pic18f45k80.h: 19823: asm("TXB2CON equ 0F00h");
[; <" TXB2CON equ 0F00h ;# ">
[; ;pic18f45k80.h: 19826: typedef union {
[; ;pic18f45k80.h: 19827: struct {
[; ;pic18f45k80.h: 19828: unsigned TXPRI :2;
[; ;pic18f45k80.h: 19829: unsigned :1;
[; ;pic18f45k80.h: 19830: unsigned TXREQ :1;
[; ;pic18f45k80.h: 19831: unsigned TXERR :1;
[; ;pic18f45k80.h: 19832: unsigned TXLARB :1;
[; ;pic18f45k80.h: 19833: unsigned TXABT :1;
[; ;pic18f45k80.h: 19834: unsigned TXBIF :1;
[; ;pic18f45k80.h: 19835: };
[; ;pic18f45k80.h: 19836: struct {
[; ;pic18f45k80.h: 19837: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 19838: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 19839: };
[; ;pic18f45k80.h: 19840: struct {
[; ;pic18f45k80.h: 19841: unsigned TXB2PRI0 :1;
[; ;pic18f45k80.h: 19842: unsigned TXB2PRI1 :1;
[; ;pic18f45k80.h: 19843: unsigned :1;
[; ;pic18f45k80.h: 19844: unsigned TXB2REQ :1;
[; ;pic18f45k80.h: 19845: unsigned TXB2ERR :1;
[; ;pic18f45k80.h: 19846: unsigned TXB2LARB :1;
[; ;pic18f45k80.h: 19847: unsigned TXB2ABT :1;
[; ;pic18f45k80.h: 19848: unsigned TX2IF :1;
[; ;pic18f45k80.h: 19849: };
[; ;pic18f45k80.h: 19850: } TXB2CONbits_t;
[; ;pic18f45k80.h: 19851: extern volatile TXB2CONbits_t TXB2CONbits @ 0xF00;
[; ;pic18f45k80.h: 19930: extern volatile unsigned char TXB2SIDH @ 0xF01;
"19932
[; ;pic18f45k80.h: 19932: asm("TXB2SIDH equ 0F01h");
[; <" TXB2SIDH equ 0F01h ;# ">
[; ;pic18f45k80.h: 19935: typedef union {
[; ;pic18f45k80.h: 19936: struct {
[; ;pic18f45k80.h: 19937: unsigned SID :8;
[; ;pic18f45k80.h: 19938: };
[; ;pic18f45k80.h: 19939: struct {
[; ;pic18f45k80.h: 19940: unsigned SID3 :1;
[; ;pic18f45k80.h: 19941: unsigned SID4 :1;
[; ;pic18f45k80.h: 19942: unsigned SID5 :1;
[; ;pic18f45k80.h: 19943: unsigned SID6 :1;
[; ;pic18f45k80.h: 19944: unsigned SID7 :1;
[; ;pic18f45k80.h: 19945: unsigned SID8 :1;
[; ;pic18f45k80.h: 19946: unsigned SID9 :1;
[; ;pic18f45k80.h: 19947: unsigned SID10 :1;
[; ;pic18f45k80.h: 19948: };
[; ;pic18f45k80.h: 19949: struct {
[; ;pic18f45k80.h: 19950: unsigned TXB2SID3 :1;
[; ;pic18f45k80.h: 19951: unsigned TXB2SID4 :1;
[; ;pic18f45k80.h: 19952: unsigned TXB2SID5 :1;
[; ;pic18f45k80.h: 19953: unsigned TXB2SID6 :1;
[; ;pic18f45k80.h: 19954: unsigned TXB2SID7 :1;
[; ;pic18f45k80.h: 19955: unsigned TXB2SID8 :1;
[; ;pic18f45k80.h: 19956: unsigned TXB2SID9 :1;
[; ;pic18f45k80.h: 19957: unsigned TXB2SID10 :1;
[; ;pic18f45k80.h: 19958: };
[; ;pic18f45k80.h: 19959: } TXB2SIDHbits_t;
[; ;pic18f45k80.h: 19960: extern volatile TXB2SIDHbits_t TXB2SIDHbits @ 0xF01;
[; ;pic18f45k80.h: 20049: extern volatile unsigned char TXB2SIDL @ 0xF02;
"20051
[; ;pic18f45k80.h: 20051: asm("TXB2SIDL equ 0F02h");
[; <" TXB2SIDL equ 0F02h ;# ">
[; ;pic18f45k80.h: 20054: typedef union {
[; ;pic18f45k80.h: 20055: struct {
[; ;pic18f45k80.h: 20056: unsigned EID :2;
[; ;pic18f45k80.h: 20057: unsigned :1;
[; ;pic18f45k80.h: 20058: unsigned EXIDE :1;
[; ;pic18f45k80.h: 20059: unsigned SRR :1;
[; ;pic18f45k80.h: 20060: unsigned SID :3;
[; ;pic18f45k80.h: 20061: };
[; ;pic18f45k80.h: 20062: struct {
[; ;pic18f45k80.h: 20063: unsigned EID16 :1;
[; ;pic18f45k80.h: 20064: unsigned EID17 :1;
[; ;pic18f45k80.h: 20065: unsigned :3;
[; ;pic18f45k80.h: 20066: unsigned SID0 :1;
[; ;pic18f45k80.h: 20067: unsigned SID1 :1;
[; ;pic18f45k80.h: 20068: unsigned SID2 :1;
[; ;pic18f45k80.h: 20069: };
[; ;pic18f45k80.h: 20070: struct {
[; ;pic18f45k80.h: 20071: unsigned TXB2EID16 :1;
[; ;pic18f45k80.h: 20072: unsigned TXB2EID17 :1;
[; ;pic18f45k80.h: 20073: unsigned :1;
[; ;pic18f45k80.h: 20074: unsigned TXB2EXIDE :1;
[; ;pic18f45k80.h: 20075: unsigned :1;
[; ;pic18f45k80.h: 20076: unsigned TXB2SID0 :1;
[; ;pic18f45k80.h: 20077: unsigned TXB2SID1 :1;
[; ;pic18f45k80.h: 20078: unsigned TXB2SID2 :1;
[; ;pic18f45k80.h: 20079: };
[; ;pic18f45k80.h: 20080: } TXB2SIDLbits_t;
[; ;pic18f45k80.h: 20081: extern volatile TXB2SIDLbits_t TXB2SIDLbits @ 0xF02;
[; ;pic18f45k80.h: 20160: extern volatile unsigned char TXB2EIDH @ 0xF03;
"20162
[; ;pic18f45k80.h: 20162: asm("TXB2EIDH equ 0F03h");
[; <" TXB2EIDH equ 0F03h ;# ">
[; ;pic18f45k80.h: 20165: typedef union {
[; ;pic18f45k80.h: 20166: struct {
[; ;pic18f45k80.h: 20167: unsigned EID :8;
[; ;pic18f45k80.h: 20168: };
[; ;pic18f45k80.h: 20169: struct {
[; ;pic18f45k80.h: 20170: unsigned EID8 :1;
[; ;pic18f45k80.h: 20171: unsigned EID9 :1;
[; ;pic18f45k80.h: 20172: unsigned EID10 :1;
[; ;pic18f45k80.h: 20173: unsigned EID11 :1;
[; ;pic18f45k80.h: 20174: unsigned EID12 :1;
[; ;pic18f45k80.h: 20175: unsigned EID13 :1;
[; ;pic18f45k80.h: 20176: unsigned EID14 :1;
[; ;pic18f45k80.h: 20177: unsigned EID15 :1;
[; ;pic18f45k80.h: 20178: };
[; ;pic18f45k80.h: 20179: struct {
[; ;pic18f45k80.h: 20180: unsigned TXB2EID8 :1;
[; ;pic18f45k80.h: 20181: unsigned TXB2EID9 :1;
[; ;pic18f45k80.h: 20182: unsigned TXB2EID10 :1;
[; ;pic18f45k80.h: 20183: unsigned TXB2EID11 :1;
[; ;pic18f45k80.h: 20184: unsigned TXB2EID12 :1;
[; ;pic18f45k80.h: 20185: unsigned TXB2EID13 :1;
[; ;pic18f45k80.h: 20186: unsigned TXB2EID14 :1;
[; ;pic18f45k80.h: 20187: unsigned TXB2EID15 :1;
[; ;pic18f45k80.h: 20188: };
[; ;pic18f45k80.h: 20189: } TXB2EIDHbits_t;
[; ;pic18f45k80.h: 20190: extern volatile TXB2EIDHbits_t TXB2EIDHbits @ 0xF03;
[; ;pic18f45k80.h: 20279: extern volatile unsigned char TXB2EIDL @ 0xF04;
"20281
[; ;pic18f45k80.h: 20281: asm("TXB2EIDL equ 0F04h");
[; <" TXB2EIDL equ 0F04h ;# ">
[; ;pic18f45k80.h: 20284: typedef union {
[; ;pic18f45k80.h: 20285: struct {
[; ;pic18f45k80.h: 20286: unsigned EID :8;
[; ;pic18f45k80.h: 20287: };
[; ;pic18f45k80.h: 20288: struct {
[; ;pic18f45k80.h: 20289: unsigned EID0 :1;
[; ;pic18f45k80.h: 20290: unsigned EID1 :1;
[; ;pic18f45k80.h: 20291: unsigned EID2 :1;
[; ;pic18f45k80.h: 20292: unsigned EID3 :1;
[; ;pic18f45k80.h: 20293: unsigned EID4 :1;
[; ;pic18f45k80.h: 20294: unsigned EID5 :1;
[; ;pic18f45k80.h: 20295: unsigned EID6 :1;
[; ;pic18f45k80.h: 20296: unsigned EID7 :1;
[; ;pic18f45k80.h: 20297: };
[; ;pic18f45k80.h: 20298: struct {
[; ;pic18f45k80.h: 20299: unsigned TXB2EID0 :1;
[; ;pic18f45k80.h: 20300: unsigned TXB2EID1 :1;
[; ;pic18f45k80.h: 20301: unsigned TXB2EID2 :1;
[; ;pic18f45k80.h: 20302: unsigned TXB2EID3 :1;
[; ;pic18f45k80.h: 20303: unsigned TXB2EID4 :1;
[; ;pic18f45k80.h: 20304: unsigned TXB2EID5 :1;
[; ;pic18f45k80.h: 20305: unsigned TXB2EID6 :1;
[; ;pic18f45k80.h: 20306: unsigned TXB2EID7 :1;
[; ;pic18f45k80.h: 20307: };
[; ;pic18f45k80.h: 20308: } TXB2EIDLbits_t;
[; ;pic18f45k80.h: 20309: extern volatile TXB2EIDLbits_t TXB2EIDLbits @ 0xF04;
[; ;pic18f45k80.h: 20398: extern volatile unsigned char TXB2DLC @ 0xF05;
"20400
[; ;pic18f45k80.h: 20400: asm("TXB2DLC equ 0F05h");
[; <" TXB2DLC equ 0F05h ;# ">
[; ;pic18f45k80.h: 20403: typedef union {
[; ;pic18f45k80.h: 20404: struct {
[; ;pic18f45k80.h: 20405: unsigned DLC :4;
[; ;pic18f45k80.h: 20406: unsigned :2;
[; ;pic18f45k80.h: 20407: unsigned TXRTR :1;
[; ;pic18f45k80.h: 20408: };
[; ;pic18f45k80.h: 20409: struct {
[; ;pic18f45k80.h: 20410: unsigned DLC0 :1;
[; ;pic18f45k80.h: 20411: unsigned DLC1 :1;
[; ;pic18f45k80.h: 20412: unsigned DLC2 :1;
[; ;pic18f45k80.h: 20413: unsigned DLC3 :1;
[; ;pic18f45k80.h: 20414: };
[; ;pic18f45k80.h: 20415: struct {
[; ;pic18f45k80.h: 20416: unsigned TXB2DLC0 :1;
[; ;pic18f45k80.h: 20417: unsigned TXB2DLC1 :1;
[; ;pic18f45k80.h: 20418: unsigned TXB2DLC2 :1;
[; ;pic18f45k80.h: 20419: unsigned TXB2DLC3 :1;
[; ;pic18f45k80.h: 20420: unsigned :2;
[; ;pic18f45k80.h: 20421: unsigned TXB2RTR :1;
[; ;pic18f45k80.h: 20422: };
[; ;pic18f45k80.h: 20423: } TXB2DLCbits_t;
[; ;pic18f45k80.h: 20424: extern volatile TXB2DLCbits_t TXB2DLCbits @ 0xF05;
[; ;pic18f45k80.h: 20483: extern volatile unsigned char TXB2D0 @ 0xF06;
"20485
[; ;pic18f45k80.h: 20485: asm("TXB2D0 equ 0F06h");
[; <" TXB2D0 equ 0F06h ;# ">
[; ;pic18f45k80.h: 20488: typedef union {
[; ;pic18f45k80.h: 20489: struct {
[; ;pic18f45k80.h: 20490: unsigned TXB2D0 :8;
[; ;pic18f45k80.h: 20491: };
[; ;pic18f45k80.h: 20492: struct {
[; ;pic18f45k80.h: 20493: unsigned TXB2D00 :1;
[; ;pic18f45k80.h: 20494: unsigned TXB2D01 :1;
[; ;pic18f45k80.h: 20495: unsigned TXB2D02 :1;
[; ;pic18f45k80.h: 20496: unsigned TXB2D03 :1;
[; ;pic18f45k80.h: 20497: unsigned TXB2D04 :1;
[; ;pic18f45k80.h: 20498: unsigned TXB2D05 :1;
[; ;pic18f45k80.h: 20499: unsigned TXB2D06 :1;
[; ;pic18f45k80.h: 20500: unsigned TXB2D07 :1;
[; ;pic18f45k80.h: 20501: };
[; ;pic18f45k80.h: 20502: } TXB2D0bits_t;
[; ;pic18f45k80.h: 20503: extern volatile TXB2D0bits_t TXB2D0bits @ 0xF06;
[; ;pic18f45k80.h: 20552: extern volatile unsigned char TXB2D1 @ 0xF07;
"20554
[; ;pic18f45k80.h: 20554: asm("TXB2D1 equ 0F07h");
[; <" TXB2D1 equ 0F07h ;# ">
[; ;pic18f45k80.h: 20557: typedef union {
[; ;pic18f45k80.h: 20558: struct {
[; ;pic18f45k80.h: 20559: unsigned TXB2D1 :8;
[; ;pic18f45k80.h: 20560: };
[; ;pic18f45k80.h: 20561: struct {
[; ;pic18f45k80.h: 20562: unsigned TXB2D10 :1;
[; ;pic18f45k80.h: 20563: unsigned TXB2D11 :1;
[; ;pic18f45k80.h: 20564: unsigned TXB2D12 :1;
[; ;pic18f45k80.h: 20565: unsigned TXB2D13 :1;
[; ;pic18f45k80.h: 20566: unsigned TXB2D14 :1;
[; ;pic18f45k80.h: 20567: unsigned TXB2D15 :1;
[; ;pic18f45k80.h: 20568: unsigned TXB2D16 :1;
[; ;pic18f45k80.h: 20569: unsigned TXB2D17 :1;
[; ;pic18f45k80.h: 20570: };
[; ;pic18f45k80.h: 20571: } TXB2D1bits_t;
[; ;pic18f45k80.h: 20572: extern volatile TXB2D1bits_t TXB2D1bits @ 0xF07;
[; ;pic18f45k80.h: 20621: extern volatile unsigned char TXB2D2 @ 0xF08;
"20623
[; ;pic18f45k80.h: 20623: asm("TXB2D2 equ 0F08h");
[; <" TXB2D2 equ 0F08h ;# ">
[; ;pic18f45k80.h: 20626: typedef union {
[; ;pic18f45k80.h: 20627: struct {
[; ;pic18f45k80.h: 20628: unsigned TXB2D2 :8;
[; ;pic18f45k80.h: 20629: };
[; ;pic18f45k80.h: 20630: struct {
[; ;pic18f45k80.h: 20631: unsigned TXB2D20 :1;
[; ;pic18f45k80.h: 20632: unsigned TXB2D21 :1;
[; ;pic18f45k80.h: 20633: unsigned TXB2D22 :1;
[; ;pic18f45k80.h: 20634: unsigned TXB2D23 :1;
[; ;pic18f45k80.h: 20635: unsigned TXB2D24 :1;
[; ;pic18f45k80.h: 20636: unsigned TXB2D25 :1;
[; ;pic18f45k80.h: 20637: unsigned TXB2D26 :1;
[; ;pic18f45k80.h: 20638: unsigned TXB2D27 :1;
[; ;pic18f45k80.h: 20639: };
[; ;pic18f45k80.h: 20640: } TXB2D2bits_t;
[; ;pic18f45k80.h: 20641: extern volatile TXB2D2bits_t TXB2D2bits @ 0xF08;
[; ;pic18f45k80.h: 20690: extern volatile unsigned char TXB2D3 @ 0xF09;
"20692
[; ;pic18f45k80.h: 20692: asm("TXB2D3 equ 0F09h");
[; <" TXB2D3 equ 0F09h ;# ">
[; ;pic18f45k80.h: 20695: typedef union {
[; ;pic18f45k80.h: 20696: struct {
[; ;pic18f45k80.h: 20697: unsigned TXB2D3 :8;
[; ;pic18f45k80.h: 20698: };
[; ;pic18f45k80.h: 20699: struct {
[; ;pic18f45k80.h: 20700: unsigned TXB2D30 :1;
[; ;pic18f45k80.h: 20701: unsigned TXB2D31 :1;
[; ;pic18f45k80.h: 20702: unsigned TXB2D32 :1;
[; ;pic18f45k80.h: 20703: unsigned TXB2D33 :1;
[; ;pic18f45k80.h: 20704: unsigned TXB2D34 :1;
[; ;pic18f45k80.h: 20705: unsigned TXB2D35 :1;
[; ;pic18f45k80.h: 20706: unsigned TXB2D36 :1;
[; ;pic18f45k80.h: 20707: unsigned TXB2D37 :1;
[; ;pic18f45k80.h: 20708: };
[; ;pic18f45k80.h: 20709: } TXB2D3bits_t;
[; ;pic18f45k80.h: 20710: extern volatile TXB2D3bits_t TXB2D3bits @ 0xF09;
[; ;pic18f45k80.h: 20759: extern volatile unsigned char TXB2D4 @ 0xF0A;
"20761
[; ;pic18f45k80.h: 20761: asm("TXB2D4 equ 0F0Ah");
[; <" TXB2D4 equ 0F0Ah ;# ">
[; ;pic18f45k80.h: 20764: typedef union {
[; ;pic18f45k80.h: 20765: struct {
[; ;pic18f45k80.h: 20766: unsigned TXB2D4 :8;
[; ;pic18f45k80.h: 20767: };
[; ;pic18f45k80.h: 20768: struct {
[; ;pic18f45k80.h: 20769: unsigned TXB2D40 :1;
[; ;pic18f45k80.h: 20770: unsigned TXB2D41 :1;
[; ;pic18f45k80.h: 20771: unsigned TXB2D42 :1;
[; ;pic18f45k80.h: 20772: unsigned TXB2D43 :1;
[; ;pic18f45k80.h: 20773: unsigned TXB2D44 :1;
[; ;pic18f45k80.h: 20774: unsigned TXB2D45 :1;
[; ;pic18f45k80.h: 20775: unsigned TXB2D46 :1;
[; ;pic18f45k80.h: 20776: unsigned TXB2D47 :1;
[; ;pic18f45k80.h: 20777: };
[; ;pic18f45k80.h: 20778: } TXB2D4bits_t;
[; ;pic18f45k80.h: 20779: extern volatile TXB2D4bits_t TXB2D4bits @ 0xF0A;
[; ;pic18f45k80.h: 20828: extern volatile unsigned char TXB2D5 @ 0xF0B;
"20830
[; ;pic18f45k80.h: 20830: asm("TXB2D5 equ 0F0Bh");
[; <" TXB2D5 equ 0F0Bh ;# ">
[; ;pic18f45k80.h: 20833: typedef union {
[; ;pic18f45k80.h: 20834: struct {
[; ;pic18f45k80.h: 20835: unsigned TXB2D5 :8;
[; ;pic18f45k80.h: 20836: };
[; ;pic18f45k80.h: 20837: struct {
[; ;pic18f45k80.h: 20838: unsigned TXB2D50 :1;
[; ;pic18f45k80.h: 20839: unsigned TXB2D51 :1;
[; ;pic18f45k80.h: 20840: unsigned TXB2D52 :1;
[; ;pic18f45k80.h: 20841: unsigned TXB2D53 :1;
[; ;pic18f45k80.h: 20842: unsigned TXB2D54 :1;
[; ;pic18f45k80.h: 20843: unsigned TXB2D55 :1;
[; ;pic18f45k80.h: 20844: unsigned TXB2D56 :1;
[; ;pic18f45k80.h: 20845: unsigned TXB2D57 :1;
[; ;pic18f45k80.h: 20846: };
[; ;pic18f45k80.h: 20847: } TXB2D5bits_t;
[; ;pic18f45k80.h: 20848: extern volatile TXB2D5bits_t TXB2D5bits @ 0xF0B;
[; ;pic18f45k80.h: 20897: extern volatile unsigned char TXB2D6 @ 0xF0C;
"20899
[; ;pic18f45k80.h: 20899: asm("TXB2D6 equ 0F0Ch");
[; <" TXB2D6 equ 0F0Ch ;# ">
[; ;pic18f45k80.h: 20902: typedef union {
[; ;pic18f45k80.h: 20903: struct {
[; ;pic18f45k80.h: 20904: unsigned TXB2D6 :8;
[; ;pic18f45k80.h: 20905: };
[; ;pic18f45k80.h: 20906: struct {
[; ;pic18f45k80.h: 20907: unsigned TXB2D60 :1;
[; ;pic18f45k80.h: 20908: unsigned TXB2D61 :1;
[; ;pic18f45k80.h: 20909: unsigned TXB2D62 :1;
[; ;pic18f45k80.h: 20910: unsigned TXB2D63 :1;
[; ;pic18f45k80.h: 20911: unsigned TXB2D64 :1;
[; ;pic18f45k80.h: 20912: unsigned TXB2D65 :1;
[; ;pic18f45k80.h: 20913: unsigned TXB2D66 :1;
[; ;pic18f45k80.h: 20914: unsigned TXB2D67 :1;
[; ;pic18f45k80.h: 20915: };
[; ;pic18f45k80.h: 20916: } TXB2D6bits_t;
[; ;pic18f45k80.h: 20917: extern volatile TXB2D6bits_t TXB2D6bits @ 0xF0C;
[; ;pic18f45k80.h: 20966: extern volatile unsigned char TXB2D7 @ 0xF0D;
"20968
[; ;pic18f45k80.h: 20968: asm("TXB2D7 equ 0F0Dh");
[; <" TXB2D7 equ 0F0Dh ;# ">
[; ;pic18f45k80.h: 20971: typedef union {
[; ;pic18f45k80.h: 20972: struct {
[; ;pic18f45k80.h: 20973: unsigned TXB2D7 :8;
[; ;pic18f45k80.h: 20974: };
[; ;pic18f45k80.h: 20975: struct {
[; ;pic18f45k80.h: 20976: unsigned TXB2D70 :1;
[; ;pic18f45k80.h: 20977: unsigned TXB2D71 :1;
[; ;pic18f45k80.h: 20978: unsigned TXB2D72 :1;
[; ;pic18f45k80.h: 20979: unsigned TXB2D73 :1;
[; ;pic18f45k80.h: 20980: unsigned TXB2D74 :1;
[; ;pic18f45k80.h: 20981: unsigned TXB2D75 :1;
[; ;pic18f45k80.h: 20982: unsigned TXB2D76 :1;
[; ;pic18f45k80.h: 20983: unsigned TXB2D77 :1;
[; ;pic18f45k80.h: 20984: };
[; ;pic18f45k80.h: 20985: } TXB2D7bits_t;
[; ;pic18f45k80.h: 20986: extern volatile TXB2D7bits_t TXB2D7bits @ 0xF0D;
[; ;pic18f45k80.h: 21035: extern volatile unsigned char CANSTAT_RO3 @ 0xF0E;
"21037
[; ;pic18f45k80.h: 21037: asm("CANSTAT_RO3 equ 0F0Eh");
[; <" CANSTAT_RO3 equ 0F0Eh ;# ">
[; ;pic18f45k80.h: 21040: typedef union {
[; ;pic18f45k80.h: 21041: struct {
[; ;pic18f45k80.h: 21042: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 21043: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 21044: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 21045: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 21046: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 21047: unsigned OPMODE :3;
[; ;pic18f45k80.h: 21048: };
[; ;pic18f45k80.h: 21049: struct {
[; ;pic18f45k80.h: 21050: unsigned :1;
[; ;pic18f45k80.h: 21051: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 21052: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 21053: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 21054: unsigned :1;
[; ;pic18f45k80.h: 21055: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 21056: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 21057: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 21058: };
[; ;pic18f45k80.h: 21059: struct {
[; ;pic18f45k80.h: 21060: unsigned :1;
[; ;pic18f45k80.h: 21061: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 21062: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 21063: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 21064: };
[; ;pic18f45k80.h: 21065: } CANSTAT_RO3bits_t;
[; ;pic18f45k80.h: 21066: extern volatile CANSTAT_RO3bits_t CANSTAT_RO3bits @ 0xF0E;
[; ;pic18f45k80.h: 21145: extern volatile unsigned char CANCON_RO3 @ 0xF0F;
"21147
[; ;pic18f45k80.h: 21147: asm("CANCON_RO3 equ 0F0Fh");
[; <" CANCON_RO3 equ 0F0Fh ;# ">
[; ;pic18f45k80.h: 21150: typedef union {
[; ;pic18f45k80.h: 21151: struct {
[; ;pic18f45k80.h: 21152: unsigned FP0 :1;
[; ;pic18f45k80.h: 21153: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 21154: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 21155: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 21156: unsigned ABAT :1;
[; ;pic18f45k80.h: 21157: unsigned REQOP :3;
[; ;pic18f45k80.h: 21158: };
[; ;pic18f45k80.h: 21159: struct {
[; ;pic18f45k80.h: 21160: unsigned :1;
[; ;pic18f45k80.h: 21161: unsigned WIN0 :1;
[; ;pic18f45k80.h: 21162: unsigned WIN1 :1;
[; ;pic18f45k80.h: 21163: unsigned WIN2 :1;
[; ;pic18f45k80.h: 21164: };
[; ;pic18f45k80.h: 21165: struct {
[; ;pic18f45k80.h: 21166: unsigned :1;
[; ;pic18f45k80.h: 21167: unsigned FP1 :1;
[; ;pic18f45k80.h: 21168: unsigned FP2 :1;
[; ;pic18f45k80.h: 21169: unsigned FP3 :1;
[; ;pic18f45k80.h: 21170: };
[; ;pic18f45k80.h: 21171: } CANCON_RO3bits_t;
[; ;pic18f45k80.h: 21172: extern volatile CANCON_RO3bits_t CANCON_RO3bits @ 0xF0F;
[; ;pic18f45k80.h: 21236: extern volatile unsigned char TXB1CON @ 0xF10;
"21238
[; ;pic18f45k80.h: 21238: asm("TXB1CON equ 0F10h");
[; <" TXB1CON equ 0F10h ;# ">
[; ;pic18f45k80.h: 21241: typedef union {
[; ;pic18f45k80.h: 21242: struct {
[; ;pic18f45k80.h: 21243: unsigned TXPRI :2;
[; ;pic18f45k80.h: 21244: unsigned :1;
[; ;pic18f45k80.h: 21245: unsigned TXREQ :1;
[; ;pic18f45k80.h: 21246: unsigned TXERR :1;
[; ;pic18f45k80.h: 21247: unsigned TXLARB :1;
[; ;pic18f45k80.h: 21248: unsigned TXABT :1;
[; ;pic18f45k80.h: 21249: unsigned TXBIF :1;
[; ;pic18f45k80.h: 21250: };
[; ;pic18f45k80.h: 21251: struct {
[; ;pic18f45k80.h: 21252: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 21253: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 21254: };
[; ;pic18f45k80.h: 21255: struct {
[; ;pic18f45k80.h: 21256: unsigned TXB1PRI0 :1;
[; ;pic18f45k80.h: 21257: unsigned TXB1PRI1 :1;
[; ;pic18f45k80.h: 21258: unsigned :1;
[; ;pic18f45k80.h: 21259: unsigned TXB1REQ :1;
[; ;pic18f45k80.h: 21260: unsigned TXB1ERR :1;
[; ;pic18f45k80.h: 21261: unsigned TXB1LARB :1;
[; ;pic18f45k80.h: 21262: unsigned TXB1ABT :1;
[; ;pic18f45k80.h: 21263: unsigned TX1IF :1;
[; ;pic18f45k80.h: 21264: };
[; ;pic18f45k80.h: 21265: } TXB1CONbits_t;
[; ;pic18f45k80.h: 21266: extern volatile TXB1CONbits_t TXB1CONbits @ 0xF10;
[; ;pic18f45k80.h: 21345: extern volatile unsigned char TXB1SIDH @ 0xF11;
"21347
[; ;pic18f45k80.h: 21347: asm("TXB1SIDH equ 0F11h");
[; <" TXB1SIDH equ 0F11h ;# ">
[; ;pic18f45k80.h: 21350: typedef union {
[; ;pic18f45k80.h: 21351: struct {
[; ;pic18f45k80.h: 21352: unsigned SID :8;
[; ;pic18f45k80.h: 21353: };
[; ;pic18f45k80.h: 21354: struct {
[; ;pic18f45k80.h: 21355: unsigned SID3 :1;
[; ;pic18f45k80.h: 21356: unsigned SID4 :1;
[; ;pic18f45k80.h: 21357: unsigned SID5 :1;
[; ;pic18f45k80.h: 21358: unsigned SID6 :1;
[; ;pic18f45k80.h: 21359: unsigned SID7 :1;
[; ;pic18f45k80.h: 21360: unsigned SID8 :1;
[; ;pic18f45k80.h: 21361: unsigned SID9 :1;
[; ;pic18f45k80.h: 21362: unsigned SID10 :1;
[; ;pic18f45k80.h: 21363: };
[; ;pic18f45k80.h: 21364: struct {
[; ;pic18f45k80.h: 21365: unsigned TXB1SID3 :1;
[; ;pic18f45k80.h: 21366: unsigned TXB1SID4 :1;
[; ;pic18f45k80.h: 21367: unsigned TXB1SID5 :1;
[; ;pic18f45k80.h: 21368: unsigned TXB1SID6 :1;
[; ;pic18f45k80.h: 21369: unsigned TXB1SID7 :1;
[; ;pic18f45k80.h: 21370: unsigned TXB1SID8 :1;
[; ;pic18f45k80.h: 21371: unsigned TXB1SID9 :1;
[; ;pic18f45k80.h: 21372: unsigned TXB1SID10 :1;
[; ;pic18f45k80.h: 21373: };
[; ;pic18f45k80.h: 21374: } TXB1SIDHbits_t;
[; ;pic18f45k80.h: 21375: extern volatile TXB1SIDHbits_t TXB1SIDHbits @ 0xF11;
[; ;pic18f45k80.h: 21464: extern volatile unsigned char TXB1SIDL @ 0xF12;
"21466
[; ;pic18f45k80.h: 21466: asm("TXB1SIDL equ 0F12h");
[; <" TXB1SIDL equ 0F12h ;# ">
[; ;pic18f45k80.h: 21469: typedef union {
[; ;pic18f45k80.h: 21470: struct {
[; ;pic18f45k80.h: 21471: unsigned EID :2;
[; ;pic18f45k80.h: 21472: unsigned :1;
[; ;pic18f45k80.h: 21473: unsigned EXIDE :1;
[; ;pic18f45k80.h: 21474: unsigned SRR :1;
[; ;pic18f45k80.h: 21475: unsigned SID :3;
[; ;pic18f45k80.h: 21476: };
[; ;pic18f45k80.h: 21477: struct {
[; ;pic18f45k80.h: 21478: unsigned EID16 :1;
[; ;pic18f45k80.h: 21479: unsigned EID17 :1;
[; ;pic18f45k80.h: 21480: unsigned :3;
[; ;pic18f45k80.h: 21481: unsigned SID0 :1;
[; ;pic18f45k80.h: 21482: unsigned SID1 :1;
[; ;pic18f45k80.h: 21483: unsigned SID2 :1;
[; ;pic18f45k80.h: 21484: };
[; ;pic18f45k80.h: 21485: struct {
[; ;pic18f45k80.h: 21486: unsigned TXB1EID16 :1;
[; ;pic18f45k80.h: 21487: unsigned TXB1EID17 :1;
[; ;pic18f45k80.h: 21488: unsigned :1;
[; ;pic18f45k80.h: 21489: unsigned TXB1EXIDE :1;
[; ;pic18f45k80.h: 21490: unsigned :1;
[; ;pic18f45k80.h: 21491: unsigned TXB1SID0 :1;
[; ;pic18f45k80.h: 21492: unsigned TXB1SID1 :1;
[; ;pic18f45k80.h: 21493: unsigned TXB1SID2 :1;
[; ;pic18f45k80.h: 21494: };
[; ;pic18f45k80.h: 21495: } TXB1SIDLbits_t;
[; ;pic18f45k80.h: 21496: extern volatile TXB1SIDLbits_t TXB1SIDLbits @ 0xF12;
[; ;pic18f45k80.h: 21575: extern volatile unsigned char TXB1EIDH @ 0xF13;
"21577
[; ;pic18f45k80.h: 21577: asm("TXB1EIDH equ 0F13h");
[; <" TXB1EIDH equ 0F13h ;# ">
[; ;pic18f45k80.h: 21580: typedef union {
[; ;pic18f45k80.h: 21581: struct {
[; ;pic18f45k80.h: 21582: unsigned EID :8;
[; ;pic18f45k80.h: 21583: };
[; ;pic18f45k80.h: 21584: struct {
[; ;pic18f45k80.h: 21585: unsigned EID8 :1;
[; ;pic18f45k80.h: 21586: unsigned EID9 :1;
[; ;pic18f45k80.h: 21587: unsigned EID10 :1;
[; ;pic18f45k80.h: 21588: unsigned EID11 :1;
[; ;pic18f45k80.h: 21589: unsigned EID12 :1;
[; ;pic18f45k80.h: 21590: unsigned EID13 :1;
[; ;pic18f45k80.h: 21591: unsigned EID14 :1;
[; ;pic18f45k80.h: 21592: unsigned EID15 :1;
[; ;pic18f45k80.h: 21593: };
[; ;pic18f45k80.h: 21594: struct {
[; ;pic18f45k80.h: 21595: unsigned TXB1EID8 :1;
[; ;pic18f45k80.h: 21596: unsigned TXB1EID9 :1;
[; ;pic18f45k80.h: 21597: unsigned TXB1EID10 :1;
[; ;pic18f45k80.h: 21598: unsigned TXB1EID11 :1;
[; ;pic18f45k80.h: 21599: unsigned TXB1EID12 :1;
[; ;pic18f45k80.h: 21600: unsigned TXB1EID13 :1;
[; ;pic18f45k80.h: 21601: unsigned TXB1EID14 :1;
[; ;pic18f45k80.h: 21602: unsigned TXB1EID15 :1;
[; ;pic18f45k80.h: 21603: };
[; ;pic18f45k80.h: 21604: } TXB1EIDHbits_t;
[; ;pic18f45k80.h: 21605: extern volatile TXB1EIDHbits_t TXB1EIDHbits @ 0xF13;
[; ;pic18f45k80.h: 21694: extern volatile unsigned char TXB1EIDL @ 0xF14;
"21696
[; ;pic18f45k80.h: 21696: asm("TXB1EIDL equ 0F14h");
[; <" TXB1EIDL equ 0F14h ;# ">
[; ;pic18f45k80.h: 21699: typedef union {
[; ;pic18f45k80.h: 21700: struct {
[; ;pic18f45k80.h: 21701: unsigned EID :8;
[; ;pic18f45k80.h: 21702: };
[; ;pic18f45k80.h: 21703: struct {
[; ;pic18f45k80.h: 21704: unsigned EID0 :1;
[; ;pic18f45k80.h: 21705: unsigned EID1 :1;
[; ;pic18f45k80.h: 21706: unsigned EID2 :1;
[; ;pic18f45k80.h: 21707: unsigned EID3 :1;
[; ;pic18f45k80.h: 21708: unsigned EID4 :1;
[; ;pic18f45k80.h: 21709: unsigned EID5 :1;
[; ;pic18f45k80.h: 21710: unsigned EID6 :1;
[; ;pic18f45k80.h: 21711: unsigned EID7 :1;
[; ;pic18f45k80.h: 21712: };
[; ;pic18f45k80.h: 21713: struct {
[; ;pic18f45k80.h: 21714: unsigned TXB1EID0 :1;
[; ;pic18f45k80.h: 21715: unsigned TXB1EID1 :1;
[; ;pic18f45k80.h: 21716: unsigned TXB1EID2 :1;
[; ;pic18f45k80.h: 21717: unsigned TXB1EID3 :1;
[; ;pic18f45k80.h: 21718: unsigned TXB1EID4 :1;
[; ;pic18f45k80.h: 21719: unsigned TXB1EID5 :1;
[; ;pic18f45k80.h: 21720: unsigned TXB1EID6 :1;
[; ;pic18f45k80.h: 21721: unsigned TXB1EID7 :1;
[; ;pic18f45k80.h: 21722: };
[; ;pic18f45k80.h: 21723: } TXB1EIDLbits_t;
[; ;pic18f45k80.h: 21724: extern volatile TXB1EIDLbits_t TXB1EIDLbits @ 0xF14;
[; ;pic18f45k80.h: 21813: extern volatile unsigned char TXB1DLC @ 0xF15;
"21815
[; ;pic18f45k80.h: 21815: asm("TXB1DLC equ 0F15h");
[; <" TXB1DLC equ 0F15h ;# ">
[; ;pic18f45k80.h: 21818: typedef union {
[; ;pic18f45k80.h: 21819: struct {
[; ;pic18f45k80.h: 21820: unsigned DLC :4;
[; ;pic18f45k80.h: 21821: unsigned :2;
[; ;pic18f45k80.h: 21822: unsigned TXRTR :1;
[; ;pic18f45k80.h: 21823: };
[; ;pic18f45k80.h: 21824: struct {
[; ;pic18f45k80.h: 21825: unsigned DLC0 :1;
[; ;pic18f45k80.h: 21826: unsigned DLC1 :1;
[; ;pic18f45k80.h: 21827: unsigned DLC2 :1;
[; ;pic18f45k80.h: 21828: unsigned DLC3 :1;
[; ;pic18f45k80.h: 21829: };
[; ;pic18f45k80.h: 21830: struct {
[; ;pic18f45k80.h: 21831: unsigned TXB1DLC0 :1;
[; ;pic18f45k80.h: 21832: unsigned TXB1DLC1 :1;
[; ;pic18f45k80.h: 21833: unsigned TXB1DLC2 :1;
[; ;pic18f45k80.h: 21834: unsigned TXB1DLC3 :1;
[; ;pic18f45k80.h: 21835: unsigned :2;
[; ;pic18f45k80.h: 21836: unsigned TXB1RTR :1;
[; ;pic18f45k80.h: 21837: };
[; ;pic18f45k80.h: 21838: } TXB1DLCbits_t;
[; ;pic18f45k80.h: 21839: extern volatile TXB1DLCbits_t TXB1DLCbits @ 0xF15;
[; ;pic18f45k80.h: 21898: extern volatile unsigned char TXB1D0 @ 0xF16;
"21900
[; ;pic18f45k80.h: 21900: asm("TXB1D0 equ 0F16h");
[; <" TXB1D0 equ 0F16h ;# ">
[; ;pic18f45k80.h: 21903: typedef union {
[; ;pic18f45k80.h: 21904: struct {
[; ;pic18f45k80.h: 21905: unsigned TXB1D0 :8;
[; ;pic18f45k80.h: 21906: };
[; ;pic18f45k80.h: 21907: struct {
[; ;pic18f45k80.h: 21908: unsigned TXB1D00 :1;
[; ;pic18f45k80.h: 21909: unsigned TXB1D01 :1;
[; ;pic18f45k80.h: 21910: unsigned TXB1D02 :1;
[; ;pic18f45k80.h: 21911: unsigned TXB1D03 :1;
[; ;pic18f45k80.h: 21912: unsigned TXB1D04 :1;
[; ;pic18f45k80.h: 21913: unsigned TXB1D05 :1;
[; ;pic18f45k80.h: 21914: unsigned TXB1D06 :1;
[; ;pic18f45k80.h: 21915: unsigned TXB1D07 :1;
[; ;pic18f45k80.h: 21916: };
[; ;pic18f45k80.h: 21917: } TXB1D0bits_t;
[; ;pic18f45k80.h: 21918: extern volatile TXB1D0bits_t TXB1D0bits @ 0xF16;
[; ;pic18f45k80.h: 21967: extern volatile unsigned char TXB1D1 @ 0xF17;
"21969
[; ;pic18f45k80.h: 21969: asm("TXB1D1 equ 0F17h");
[; <" TXB1D1 equ 0F17h ;# ">
[; ;pic18f45k80.h: 21972: typedef union {
[; ;pic18f45k80.h: 21973: struct {
[; ;pic18f45k80.h: 21974: unsigned TXB1D1 :8;
[; ;pic18f45k80.h: 21975: };
[; ;pic18f45k80.h: 21976: struct {
[; ;pic18f45k80.h: 21977: unsigned TXB1D10 :1;
[; ;pic18f45k80.h: 21978: unsigned TXB1D11 :1;
[; ;pic18f45k80.h: 21979: unsigned TXB1D12 :1;
[; ;pic18f45k80.h: 21980: unsigned TXB1D13 :1;
[; ;pic18f45k80.h: 21981: unsigned TXB1D14 :1;
[; ;pic18f45k80.h: 21982: unsigned TXB1D15 :1;
[; ;pic18f45k80.h: 21983: unsigned TXB1D16 :1;
[; ;pic18f45k80.h: 21984: unsigned TXB1D17 :1;
[; ;pic18f45k80.h: 21985: };
[; ;pic18f45k80.h: 21986: } TXB1D1bits_t;
[; ;pic18f45k80.h: 21987: extern volatile TXB1D1bits_t TXB1D1bits @ 0xF17;
[; ;pic18f45k80.h: 22036: extern volatile unsigned char TXB1D2 @ 0xF18;
"22038
[; ;pic18f45k80.h: 22038: asm("TXB1D2 equ 0F18h");
[; <" TXB1D2 equ 0F18h ;# ">
[; ;pic18f45k80.h: 22041: typedef union {
[; ;pic18f45k80.h: 22042: struct {
[; ;pic18f45k80.h: 22043: unsigned TXB1D2 :8;
[; ;pic18f45k80.h: 22044: };
[; ;pic18f45k80.h: 22045: struct {
[; ;pic18f45k80.h: 22046: unsigned TXB1D20 :1;
[; ;pic18f45k80.h: 22047: unsigned TXB1D21 :1;
[; ;pic18f45k80.h: 22048: unsigned TXB1D22 :1;
[; ;pic18f45k80.h: 22049: unsigned TXB1D23 :1;
[; ;pic18f45k80.h: 22050: unsigned TXB1D24 :1;
[; ;pic18f45k80.h: 22051: unsigned TXB1D25 :1;
[; ;pic18f45k80.h: 22052: unsigned TXB1D26 :1;
[; ;pic18f45k80.h: 22053: unsigned TXB1D27 :1;
[; ;pic18f45k80.h: 22054: };
[; ;pic18f45k80.h: 22055: } TXB1D2bits_t;
[; ;pic18f45k80.h: 22056: extern volatile TXB1D2bits_t TXB1D2bits @ 0xF18;
[; ;pic18f45k80.h: 22105: extern volatile unsigned char TXB1D3 @ 0xF19;
"22107
[; ;pic18f45k80.h: 22107: asm("TXB1D3 equ 0F19h");
[; <" TXB1D3 equ 0F19h ;# ">
[; ;pic18f45k80.h: 22110: typedef union {
[; ;pic18f45k80.h: 22111: struct {
[; ;pic18f45k80.h: 22112: unsigned TXB1D3 :8;
[; ;pic18f45k80.h: 22113: };
[; ;pic18f45k80.h: 22114: struct {
[; ;pic18f45k80.h: 22115: unsigned TXB1D30 :1;
[; ;pic18f45k80.h: 22116: unsigned TXB1D31 :1;
[; ;pic18f45k80.h: 22117: unsigned TXB1D32 :1;
[; ;pic18f45k80.h: 22118: unsigned TXB1D33 :1;
[; ;pic18f45k80.h: 22119: unsigned TXB1D34 :1;
[; ;pic18f45k80.h: 22120: unsigned TXB1D35 :1;
[; ;pic18f45k80.h: 22121: unsigned TXB1D36 :1;
[; ;pic18f45k80.h: 22122: unsigned TXB1D37 :1;
[; ;pic18f45k80.h: 22123: };
[; ;pic18f45k80.h: 22124: } TXB1D3bits_t;
[; ;pic18f45k80.h: 22125: extern volatile TXB1D3bits_t TXB1D3bits @ 0xF19;
[; ;pic18f45k80.h: 22174: extern volatile unsigned char TXB1D4 @ 0xF1A;
"22176
[; ;pic18f45k80.h: 22176: asm("TXB1D4 equ 0F1Ah");
[; <" TXB1D4 equ 0F1Ah ;# ">
[; ;pic18f45k80.h: 22179: typedef union {
[; ;pic18f45k80.h: 22180: struct {
[; ;pic18f45k80.h: 22181: unsigned TXB1D4 :8;
[; ;pic18f45k80.h: 22182: };
[; ;pic18f45k80.h: 22183: struct {
[; ;pic18f45k80.h: 22184: unsigned TXB1D40 :1;
[; ;pic18f45k80.h: 22185: unsigned TXB1D41 :1;
[; ;pic18f45k80.h: 22186: unsigned TXB1D42 :1;
[; ;pic18f45k80.h: 22187: unsigned TXB1D43 :1;
[; ;pic18f45k80.h: 22188: unsigned TXB1D44 :1;
[; ;pic18f45k80.h: 22189: unsigned TXB1D45 :1;
[; ;pic18f45k80.h: 22190: unsigned TXB1D46 :1;
[; ;pic18f45k80.h: 22191: unsigned TXB1D47 :1;
[; ;pic18f45k80.h: 22192: };
[; ;pic18f45k80.h: 22193: } TXB1D4bits_t;
[; ;pic18f45k80.h: 22194: extern volatile TXB1D4bits_t TXB1D4bits @ 0xF1A;
[; ;pic18f45k80.h: 22243: extern volatile unsigned char TXB1D5 @ 0xF1B;
"22245
[; ;pic18f45k80.h: 22245: asm("TXB1D5 equ 0F1Bh");
[; <" TXB1D5 equ 0F1Bh ;# ">
[; ;pic18f45k80.h: 22248: typedef union {
[; ;pic18f45k80.h: 22249: struct {
[; ;pic18f45k80.h: 22250: unsigned TXB1D5 :8;
[; ;pic18f45k80.h: 22251: };
[; ;pic18f45k80.h: 22252: struct {
[; ;pic18f45k80.h: 22253: unsigned TXB1D50 :1;
[; ;pic18f45k80.h: 22254: unsigned TXB1D51 :1;
[; ;pic18f45k80.h: 22255: unsigned TXB1D52 :1;
[; ;pic18f45k80.h: 22256: unsigned TXB1D53 :1;
[; ;pic18f45k80.h: 22257: unsigned TXB1D54 :1;
[; ;pic18f45k80.h: 22258: unsigned TXB1D55 :1;
[; ;pic18f45k80.h: 22259: unsigned TXB1D56 :1;
[; ;pic18f45k80.h: 22260: unsigned TXB1D57 :1;
[; ;pic18f45k80.h: 22261: };
[; ;pic18f45k80.h: 22262: } TXB1D5bits_t;
[; ;pic18f45k80.h: 22263: extern volatile TXB1D5bits_t TXB1D5bits @ 0xF1B;
[; ;pic18f45k80.h: 22312: extern volatile unsigned char TXB1D6 @ 0xF1C;
"22314
[; ;pic18f45k80.h: 22314: asm("TXB1D6 equ 0F1Ch");
[; <" TXB1D6 equ 0F1Ch ;# ">
[; ;pic18f45k80.h: 22317: typedef union {
[; ;pic18f45k80.h: 22318: struct {
[; ;pic18f45k80.h: 22319: unsigned TXB1D6 :8;
[; ;pic18f45k80.h: 22320: };
[; ;pic18f45k80.h: 22321: struct {
[; ;pic18f45k80.h: 22322: unsigned TXB1D60 :1;
[; ;pic18f45k80.h: 22323: unsigned TXB1D61 :1;
[; ;pic18f45k80.h: 22324: unsigned TXB1D62 :1;
[; ;pic18f45k80.h: 22325: unsigned TXB1D63 :1;
[; ;pic18f45k80.h: 22326: unsigned TXB1D64 :1;
[; ;pic18f45k80.h: 22327: unsigned TXB1D65 :1;
[; ;pic18f45k80.h: 22328: unsigned TXB1D66 :1;
[; ;pic18f45k80.h: 22329: unsigned TXB1D67 :1;
[; ;pic18f45k80.h: 22330: };
[; ;pic18f45k80.h: 22331: } TXB1D6bits_t;
[; ;pic18f45k80.h: 22332: extern volatile TXB1D6bits_t TXB1D6bits @ 0xF1C;
[; ;pic18f45k80.h: 22381: extern volatile unsigned char TXB1D7 @ 0xF1D;
"22383
[; ;pic18f45k80.h: 22383: asm("TXB1D7 equ 0F1Dh");
[; <" TXB1D7 equ 0F1Dh ;# ">
[; ;pic18f45k80.h: 22386: typedef union {
[; ;pic18f45k80.h: 22387: struct {
[; ;pic18f45k80.h: 22388: unsigned TXB1D7 :8;
[; ;pic18f45k80.h: 22389: };
[; ;pic18f45k80.h: 22390: struct {
[; ;pic18f45k80.h: 22391: unsigned TXB1D70 :1;
[; ;pic18f45k80.h: 22392: unsigned TXB1D71 :1;
[; ;pic18f45k80.h: 22393: unsigned TXB1D72 :1;
[; ;pic18f45k80.h: 22394: unsigned TXB1D73 :1;
[; ;pic18f45k80.h: 22395: unsigned TXB1D74 :1;
[; ;pic18f45k80.h: 22396: unsigned TXB1D75 :1;
[; ;pic18f45k80.h: 22397: unsigned TXB1D76 :1;
[; ;pic18f45k80.h: 22398: unsigned TXB1D77 :1;
[; ;pic18f45k80.h: 22399: };
[; ;pic18f45k80.h: 22400: } TXB1D7bits_t;
[; ;pic18f45k80.h: 22401: extern volatile TXB1D7bits_t TXB1D7bits @ 0xF1D;
[; ;pic18f45k80.h: 22450: extern volatile unsigned char CANSTAT_RO2 @ 0xF1E;
"22452
[; ;pic18f45k80.h: 22452: asm("CANSTAT_RO2 equ 0F1Eh");
[; <" CANSTAT_RO2 equ 0F1Eh ;# ">
[; ;pic18f45k80.h: 22455: typedef union {
[; ;pic18f45k80.h: 22456: struct {
[; ;pic18f45k80.h: 22457: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 22458: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 22459: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 22460: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 22461: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 22462: unsigned OPMODE :3;
[; ;pic18f45k80.h: 22463: };
[; ;pic18f45k80.h: 22464: struct {
[; ;pic18f45k80.h: 22465: unsigned :1;
[; ;pic18f45k80.h: 22466: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 22467: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 22468: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 22469: unsigned :1;
[; ;pic18f45k80.h: 22470: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 22471: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 22472: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 22473: };
[; ;pic18f45k80.h: 22474: struct {
[; ;pic18f45k80.h: 22475: unsigned :1;
[; ;pic18f45k80.h: 22476: unsigned ICODE20 :1;
[; ;pic18f45k80.h: 22477: unsigned ICODE21 :1;
[; ;pic18f45k80.h: 22478: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 22479: };
[; ;pic18f45k80.h: 22480: } CANSTAT_RO2bits_t;
[; ;pic18f45k80.h: 22481: extern volatile CANSTAT_RO2bits_t CANSTAT_RO2bits @ 0xF1E;
[; ;pic18f45k80.h: 22560: extern volatile unsigned char CANCON_RO2 @ 0xF1F;
"22562
[; ;pic18f45k80.h: 22562: asm("CANCON_RO2 equ 0F1Fh");
[; <" CANCON_RO2 equ 0F1Fh ;# ">
[; ;pic18f45k80.h: 22565: typedef union {
[; ;pic18f45k80.h: 22566: struct {
[; ;pic18f45k80.h: 22567: unsigned FP0 :1;
[; ;pic18f45k80.h: 22568: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 22569: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 22570: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 22571: unsigned ABAT :1;
[; ;pic18f45k80.h: 22572: unsigned REQOP :3;
[; ;pic18f45k80.h: 22573: };
[; ;pic18f45k80.h: 22574: struct {
[; ;pic18f45k80.h: 22575: unsigned :1;
[; ;pic18f45k80.h: 22576: unsigned WIN0 :1;
[; ;pic18f45k80.h: 22577: unsigned WIN1 :1;
[; ;pic18f45k80.h: 22578: unsigned WIN2 :1;
[; ;pic18f45k80.h: 22579: };
[; ;pic18f45k80.h: 22580: struct {
[; ;pic18f45k80.h: 22581: unsigned :1;
[; ;pic18f45k80.h: 22582: unsigned FP1 :1;
[; ;pic18f45k80.h: 22583: unsigned FP2 :1;
[; ;pic18f45k80.h: 22584: unsigned FP3 :1;
[; ;pic18f45k80.h: 22585: };
[; ;pic18f45k80.h: 22586: } CANCON_RO2bits_t;
[; ;pic18f45k80.h: 22587: extern volatile CANCON_RO2bits_t CANCON_RO2bits @ 0xF1F;
[; ;pic18f45k80.h: 22651: extern volatile unsigned char TXB0CON @ 0xF20;
"22653
[; ;pic18f45k80.h: 22653: asm("TXB0CON equ 0F20h");
[; <" TXB0CON equ 0F20h ;# ">
[; ;pic18f45k80.h: 22656: typedef union {
[; ;pic18f45k80.h: 22657: struct {
[; ;pic18f45k80.h: 22658: unsigned TXPRI :2;
[; ;pic18f45k80.h: 22659: unsigned :1;
[; ;pic18f45k80.h: 22660: unsigned TXREQ :1;
[; ;pic18f45k80.h: 22661: unsigned TXERR :1;
[; ;pic18f45k80.h: 22662: unsigned TXLARB :1;
[; ;pic18f45k80.h: 22663: unsigned TXABT :1;
[; ;pic18f45k80.h: 22664: unsigned TXBIF :1;
[; ;pic18f45k80.h: 22665: };
[; ;pic18f45k80.h: 22666: struct {
[; ;pic18f45k80.h: 22667: unsigned TXPRI0 :1;
[; ;pic18f45k80.h: 22668: unsigned TXPRI1 :1;
[; ;pic18f45k80.h: 22669: };
[; ;pic18f45k80.h: 22670: struct {
[; ;pic18f45k80.h: 22671: unsigned TXB0PRI0 :1;
[; ;pic18f45k80.h: 22672: unsigned TXB0PRI1 :1;
[; ;pic18f45k80.h: 22673: unsigned :1;
[; ;pic18f45k80.h: 22674: unsigned TXB0REQ :1;
[; ;pic18f45k80.h: 22675: unsigned TXB0ERR :1;
[; ;pic18f45k80.h: 22676: unsigned TXB0LARB :1;
[; ;pic18f45k80.h: 22677: unsigned TXB0ABT :1;
[; ;pic18f45k80.h: 22678: unsigned TX0IF :1;
[; ;pic18f45k80.h: 22679: };
[; ;pic18f45k80.h: 22680: } TXB0CONbits_t;
[; ;pic18f45k80.h: 22681: extern volatile TXB0CONbits_t TXB0CONbits @ 0xF20;
[; ;pic18f45k80.h: 22760: extern volatile unsigned char TXB0SIDH @ 0xF21;
"22762
[; ;pic18f45k80.h: 22762: asm("TXB0SIDH equ 0F21h");
[; <" TXB0SIDH equ 0F21h ;# ">
[; ;pic18f45k80.h: 22765: typedef union {
[; ;pic18f45k80.h: 22766: struct {
[; ;pic18f45k80.h: 22767: unsigned SID :8;
[; ;pic18f45k80.h: 22768: };
[; ;pic18f45k80.h: 22769: struct {
[; ;pic18f45k80.h: 22770: unsigned SID3 :1;
[; ;pic18f45k80.h: 22771: unsigned SID4 :1;
[; ;pic18f45k80.h: 22772: unsigned SID5 :1;
[; ;pic18f45k80.h: 22773: unsigned SID6 :1;
[; ;pic18f45k80.h: 22774: unsigned SID7 :1;
[; ;pic18f45k80.h: 22775: unsigned SID8 :1;
[; ;pic18f45k80.h: 22776: unsigned SID9 :1;
[; ;pic18f45k80.h: 22777: unsigned SID10 :1;
[; ;pic18f45k80.h: 22778: };
[; ;pic18f45k80.h: 22779: struct {
[; ;pic18f45k80.h: 22780: unsigned TXB0SID3 :1;
[; ;pic18f45k80.h: 22781: unsigned TXB0SID4 :1;
[; ;pic18f45k80.h: 22782: unsigned TXB0SID5 :1;
[; ;pic18f45k80.h: 22783: unsigned TXB0SID6 :1;
[; ;pic18f45k80.h: 22784: unsigned TXB0SID7 :1;
[; ;pic18f45k80.h: 22785: unsigned TXB0SID8 :1;
[; ;pic18f45k80.h: 22786: unsigned TXB0SID9 :1;
[; ;pic18f45k80.h: 22787: unsigned TXB0SID10 :1;
[; ;pic18f45k80.h: 22788: };
[; ;pic18f45k80.h: 22789: } TXB0SIDHbits_t;
[; ;pic18f45k80.h: 22790: extern volatile TXB0SIDHbits_t TXB0SIDHbits @ 0xF21;
[; ;pic18f45k80.h: 22879: extern volatile unsigned char TXB0SIDL @ 0xF22;
"22881
[; ;pic18f45k80.h: 22881: asm("TXB0SIDL equ 0F22h");
[; <" TXB0SIDL equ 0F22h ;# ">
[; ;pic18f45k80.h: 22884: typedef union {
[; ;pic18f45k80.h: 22885: struct {
[; ;pic18f45k80.h: 22886: unsigned EID :2;
[; ;pic18f45k80.h: 22887: unsigned :1;
[; ;pic18f45k80.h: 22888: unsigned EXIDE :1;
[; ;pic18f45k80.h: 22889: unsigned SRR :1;
[; ;pic18f45k80.h: 22890: unsigned SID :3;
[; ;pic18f45k80.h: 22891: };
[; ;pic18f45k80.h: 22892: struct {
[; ;pic18f45k80.h: 22893: unsigned EID16 :1;
[; ;pic18f45k80.h: 22894: unsigned EID17 :1;
[; ;pic18f45k80.h: 22895: unsigned :3;
[; ;pic18f45k80.h: 22896: unsigned SID0 :1;
[; ;pic18f45k80.h: 22897: unsigned SID1 :1;
[; ;pic18f45k80.h: 22898: unsigned SID2 :1;
[; ;pic18f45k80.h: 22899: };
[; ;pic18f45k80.h: 22900: struct {
[; ;pic18f45k80.h: 22901: unsigned TXB0EID16 :1;
[; ;pic18f45k80.h: 22902: unsigned TXB0EID17 :1;
[; ;pic18f45k80.h: 22903: unsigned :1;
[; ;pic18f45k80.h: 22904: unsigned TXB0EXIDE :1;
[; ;pic18f45k80.h: 22905: unsigned :1;
[; ;pic18f45k80.h: 22906: unsigned TXB0SID0 :1;
[; ;pic18f45k80.h: 22907: unsigned TXB0SID1 :1;
[; ;pic18f45k80.h: 22908: unsigned TXB0SID2 :1;
[; ;pic18f45k80.h: 22909: };
[; ;pic18f45k80.h: 22910: } TXB0SIDLbits_t;
[; ;pic18f45k80.h: 22911: extern volatile TXB0SIDLbits_t TXB0SIDLbits @ 0xF22;
[; ;pic18f45k80.h: 22990: extern volatile unsigned char TXB0EIDH @ 0xF23;
"22992
[; ;pic18f45k80.h: 22992: asm("TXB0EIDH equ 0F23h");
[; <" TXB0EIDH equ 0F23h ;# ">
[; ;pic18f45k80.h: 22995: typedef union {
[; ;pic18f45k80.h: 22996: struct {
[; ;pic18f45k80.h: 22997: unsigned EID :8;
[; ;pic18f45k80.h: 22998: };
[; ;pic18f45k80.h: 22999: struct {
[; ;pic18f45k80.h: 23000: unsigned EID8 :1;
[; ;pic18f45k80.h: 23001: unsigned EID9 :1;
[; ;pic18f45k80.h: 23002: unsigned EID10 :1;
[; ;pic18f45k80.h: 23003: unsigned EID11 :1;
[; ;pic18f45k80.h: 23004: unsigned EID12 :1;
[; ;pic18f45k80.h: 23005: unsigned EID13 :1;
[; ;pic18f45k80.h: 23006: unsigned EID14 :1;
[; ;pic18f45k80.h: 23007: unsigned EID15 :1;
[; ;pic18f45k80.h: 23008: };
[; ;pic18f45k80.h: 23009: struct {
[; ;pic18f45k80.h: 23010: unsigned TXB0EID8 :1;
[; ;pic18f45k80.h: 23011: unsigned TXB0EID9 :1;
[; ;pic18f45k80.h: 23012: unsigned TXB0EID10 :1;
[; ;pic18f45k80.h: 23013: unsigned TXB0EID11 :1;
[; ;pic18f45k80.h: 23014: unsigned TXB0EID12 :1;
[; ;pic18f45k80.h: 23015: unsigned TXB0EID13 :1;
[; ;pic18f45k80.h: 23016: unsigned TXB0EID14 :1;
[; ;pic18f45k80.h: 23017: unsigned TXB0EID15 :1;
[; ;pic18f45k80.h: 23018: };
[; ;pic18f45k80.h: 23019: } TXB0EIDHbits_t;
[; ;pic18f45k80.h: 23020: extern volatile TXB0EIDHbits_t TXB0EIDHbits @ 0xF23;
[; ;pic18f45k80.h: 23109: extern volatile unsigned char TXB0EIDL @ 0xF24;
"23111
[; ;pic18f45k80.h: 23111: asm("TXB0EIDL equ 0F24h");
[; <" TXB0EIDL equ 0F24h ;# ">
[; ;pic18f45k80.h: 23114: typedef union {
[; ;pic18f45k80.h: 23115: struct {
[; ;pic18f45k80.h: 23116: unsigned EID :8;
[; ;pic18f45k80.h: 23117: };
[; ;pic18f45k80.h: 23118: struct {
[; ;pic18f45k80.h: 23119: unsigned EID0 :1;
[; ;pic18f45k80.h: 23120: unsigned EID1 :1;
[; ;pic18f45k80.h: 23121: unsigned EID2 :1;
[; ;pic18f45k80.h: 23122: unsigned EID3 :1;
[; ;pic18f45k80.h: 23123: unsigned EID4 :1;
[; ;pic18f45k80.h: 23124: unsigned EID5 :1;
[; ;pic18f45k80.h: 23125: unsigned EID6 :1;
[; ;pic18f45k80.h: 23126: unsigned EID7 :1;
[; ;pic18f45k80.h: 23127: };
[; ;pic18f45k80.h: 23128: struct {
[; ;pic18f45k80.h: 23129: unsigned TXB0EID0 :1;
[; ;pic18f45k80.h: 23130: unsigned TXB0EID1 :1;
[; ;pic18f45k80.h: 23131: unsigned TXB0EID2 :1;
[; ;pic18f45k80.h: 23132: unsigned TXB0EID3 :1;
[; ;pic18f45k80.h: 23133: unsigned TXB0EID4 :1;
[; ;pic18f45k80.h: 23134: unsigned TXB0EID5 :1;
[; ;pic18f45k80.h: 23135: unsigned TXB0EID6 :1;
[; ;pic18f45k80.h: 23136: unsigned TXB0EID7 :1;
[; ;pic18f45k80.h: 23137: };
[; ;pic18f45k80.h: 23138: } TXB0EIDLbits_t;
[; ;pic18f45k80.h: 23139: extern volatile TXB0EIDLbits_t TXB0EIDLbits @ 0xF24;
[; ;pic18f45k80.h: 23228: extern volatile unsigned char TXB0DLC @ 0xF25;
"23230
[; ;pic18f45k80.h: 23230: asm("TXB0DLC equ 0F25h");
[; <" TXB0DLC equ 0F25h ;# ">
[; ;pic18f45k80.h: 23233: typedef union {
[; ;pic18f45k80.h: 23234: struct {
[; ;pic18f45k80.h: 23235: unsigned DLC :4;
[; ;pic18f45k80.h: 23236: unsigned :2;
[; ;pic18f45k80.h: 23237: unsigned TXRTR :1;
[; ;pic18f45k80.h: 23238: };
[; ;pic18f45k80.h: 23239: struct {
[; ;pic18f45k80.h: 23240: unsigned DLC0 :1;
[; ;pic18f45k80.h: 23241: unsigned DLC1 :1;
[; ;pic18f45k80.h: 23242: unsigned DLC2 :1;
[; ;pic18f45k80.h: 23243: unsigned DLC3 :1;
[; ;pic18f45k80.h: 23244: };
[; ;pic18f45k80.h: 23245: struct {
[; ;pic18f45k80.h: 23246: unsigned TXB0DLC0 :1;
[; ;pic18f45k80.h: 23247: unsigned TXB0DLC1 :1;
[; ;pic18f45k80.h: 23248: unsigned TXB0DLC2 :1;
[; ;pic18f45k80.h: 23249: unsigned TXB0DLC3 :1;
[; ;pic18f45k80.h: 23250: unsigned :2;
[; ;pic18f45k80.h: 23251: unsigned TXB0RTR :1;
[; ;pic18f45k80.h: 23252: };
[; ;pic18f45k80.h: 23253: } TXB0DLCbits_t;
[; ;pic18f45k80.h: 23254: extern volatile TXB0DLCbits_t TXB0DLCbits @ 0xF25;
[; ;pic18f45k80.h: 23313: extern volatile unsigned char TXB0D0 @ 0xF26;
"23315
[; ;pic18f45k80.h: 23315: asm("TXB0D0 equ 0F26h");
[; <" TXB0D0 equ 0F26h ;# ">
[; ;pic18f45k80.h: 23318: typedef union {
[; ;pic18f45k80.h: 23319: struct {
[; ;pic18f45k80.h: 23320: unsigned TXB0D0 :8;
[; ;pic18f45k80.h: 23321: };
[; ;pic18f45k80.h: 23322: struct {
[; ;pic18f45k80.h: 23323: unsigned TXB0D00 :1;
[; ;pic18f45k80.h: 23324: unsigned TXB0D01 :1;
[; ;pic18f45k80.h: 23325: unsigned TXB0D02 :1;
[; ;pic18f45k80.h: 23326: unsigned TXB0D03 :1;
[; ;pic18f45k80.h: 23327: unsigned TXB0D04 :1;
[; ;pic18f45k80.h: 23328: unsigned TXB0D05 :1;
[; ;pic18f45k80.h: 23329: unsigned TXB0D06 :1;
[; ;pic18f45k80.h: 23330: unsigned TXB0D07 :1;
[; ;pic18f45k80.h: 23331: };
[; ;pic18f45k80.h: 23332: } TXB0D0bits_t;
[; ;pic18f45k80.h: 23333: extern volatile TXB0D0bits_t TXB0D0bits @ 0xF26;
[; ;pic18f45k80.h: 23382: extern volatile unsigned char TXB0D1 @ 0xF27;
"23384
[; ;pic18f45k80.h: 23384: asm("TXB0D1 equ 0F27h");
[; <" TXB0D1 equ 0F27h ;# ">
[; ;pic18f45k80.h: 23387: typedef union {
[; ;pic18f45k80.h: 23388: struct {
[; ;pic18f45k80.h: 23389: unsigned TXB0D1 :8;
[; ;pic18f45k80.h: 23390: };
[; ;pic18f45k80.h: 23391: struct {
[; ;pic18f45k80.h: 23392: unsigned TXB0D10 :1;
[; ;pic18f45k80.h: 23393: unsigned TXB0D11 :1;
[; ;pic18f45k80.h: 23394: unsigned TXB0D12 :1;
[; ;pic18f45k80.h: 23395: unsigned TXB0D13 :1;
[; ;pic18f45k80.h: 23396: unsigned TXB0D14 :1;
[; ;pic18f45k80.h: 23397: unsigned TXB0D15 :1;
[; ;pic18f45k80.h: 23398: unsigned TXB0D16 :1;
[; ;pic18f45k80.h: 23399: unsigned TXB0D17 :1;
[; ;pic18f45k80.h: 23400: };
[; ;pic18f45k80.h: 23401: } TXB0D1bits_t;
[; ;pic18f45k80.h: 23402: extern volatile TXB0D1bits_t TXB0D1bits @ 0xF27;
[; ;pic18f45k80.h: 23451: extern volatile unsigned char TXB0D2 @ 0xF28;
"23453
[; ;pic18f45k80.h: 23453: asm("TXB0D2 equ 0F28h");
[; <" TXB0D2 equ 0F28h ;# ">
[; ;pic18f45k80.h: 23456: typedef union {
[; ;pic18f45k80.h: 23457: struct {
[; ;pic18f45k80.h: 23458: unsigned TXB0D2 :8;
[; ;pic18f45k80.h: 23459: };
[; ;pic18f45k80.h: 23460: struct {
[; ;pic18f45k80.h: 23461: unsigned TXB0D20 :1;
[; ;pic18f45k80.h: 23462: unsigned TXB0D21 :1;
[; ;pic18f45k80.h: 23463: unsigned TXB0D22 :1;
[; ;pic18f45k80.h: 23464: unsigned TXB0D23 :1;
[; ;pic18f45k80.h: 23465: unsigned TXB0D24 :1;
[; ;pic18f45k80.h: 23466: unsigned TXB0D25 :1;
[; ;pic18f45k80.h: 23467: unsigned TXB0D26 :1;
[; ;pic18f45k80.h: 23468: unsigned TXB0D27 :1;
[; ;pic18f45k80.h: 23469: };
[; ;pic18f45k80.h: 23470: } TXB0D2bits_t;
[; ;pic18f45k80.h: 23471: extern volatile TXB0D2bits_t TXB0D2bits @ 0xF28;
[; ;pic18f45k80.h: 23520: extern volatile unsigned char TXB0D3 @ 0xF29;
"23522
[; ;pic18f45k80.h: 23522: asm("TXB0D3 equ 0F29h");
[; <" TXB0D3 equ 0F29h ;# ">
[; ;pic18f45k80.h: 23525: typedef union {
[; ;pic18f45k80.h: 23526: struct {
[; ;pic18f45k80.h: 23527: unsigned TXB0D3 :8;
[; ;pic18f45k80.h: 23528: };
[; ;pic18f45k80.h: 23529: struct {
[; ;pic18f45k80.h: 23530: unsigned TXB0D30 :1;
[; ;pic18f45k80.h: 23531: unsigned TXB0D31 :1;
[; ;pic18f45k80.h: 23532: unsigned TXB0D32 :1;
[; ;pic18f45k80.h: 23533: unsigned TXB0D33 :1;
[; ;pic18f45k80.h: 23534: unsigned TXB0D34 :1;
[; ;pic18f45k80.h: 23535: unsigned TXB0D35 :1;
[; ;pic18f45k80.h: 23536: unsigned TXB0D36 :1;
[; ;pic18f45k80.h: 23537: unsigned TXB0D37 :1;
[; ;pic18f45k80.h: 23538: };
[; ;pic18f45k80.h: 23539: } TXB0D3bits_t;
[; ;pic18f45k80.h: 23540: extern volatile TXB0D3bits_t TXB0D3bits @ 0xF29;
[; ;pic18f45k80.h: 23589: extern volatile unsigned char TXB0D4 @ 0xF2A;
"23591
[; ;pic18f45k80.h: 23591: asm("TXB0D4 equ 0F2Ah");
[; <" TXB0D4 equ 0F2Ah ;# ">
[; ;pic18f45k80.h: 23594: typedef union {
[; ;pic18f45k80.h: 23595: struct {
[; ;pic18f45k80.h: 23596: unsigned TXB0D4 :8;
[; ;pic18f45k80.h: 23597: };
[; ;pic18f45k80.h: 23598: struct {
[; ;pic18f45k80.h: 23599: unsigned TXB0D40 :1;
[; ;pic18f45k80.h: 23600: unsigned TXB0D41 :1;
[; ;pic18f45k80.h: 23601: unsigned TXB0D42 :1;
[; ;pic18f45k80.h: 23602: unsigned TXB0D43 :1;
[; ;pic18f45k80.h: 23603: unsigned TXB0D44 :1;
[; ;pic18f45k80.h: 23604: unsigned TXB0D45 :1;
[; ;pic18f45k80.h: 23605: unsigned TXB0D46 :1;
[; ;pic18f45k80.h: 23606: unsigned TXB0D47 :1;
[; ;pic18f45k80.h: 23607: };
[; ;pic18f45k80.h: 23608: } TXB0D4bits_t;
[; ;pic18f45k80.h: 23609: extern volatile TXB0D4bits_t TXB0D4bits @ 0xF2A;
[; ;pic18f45k80.h: 23658: extern volatile unsigned char TXB0D5 @ 0xF2B;
"23660
[; ;pic18f45k80.h: 23660: asm("TXB0D5 equ 0F2Bh");
[; <" TXB0D5 equ 0F2Bh ;# ">
[; ;pic18f45k80.h: 23663: typedef union {
[; ;pic18f45k80.h: 23664: struct {
[; ;pic18f45k80.h: 23665: unsigned TXB0D5 :8;
[; ;pic18f45k80.h: 23666: };
[; ;pic18f45k80.h: 23667: struct {
[; ;pic18f45k80.h: 23668: unsigned TXB0D50 :1;
[; ;pic18f45k80.h: 23669: unsigned TXB0D51 :1;
[; ;pic18f45k80.h: 23670: unsigned TXB0D52 :1;
[; ;pic18f45k80.h: 23671: unsigned TXB0D53 :1;
[; ;pic18f45k80.h: 23672: unsigned TXB0D54 :1;
[; ;pic18f45k80.h: 23673: unsigned TXB0D55 :1;
[; ;pic18f45k80.h: 23674: unsigned TXB0D56 :1;
[; ;pic18f45k80.h: 23675: unsigned TXB0D57 :1;
[; ;pic18f45k80.h: 23676: };
[; ;pic18f45k80.h: 23677: } TXB0D5bits_t;
[; ;pic18f45k80.h: 23678: extern volatile TXB0D5bits_t TXB0D5bits @ 0xF2B;
[; ;pic18f45k80.h: 23727: extern volatile unsigned char TXB0D6 @ 0xF2C;
"23729
[; ;pic18f45k80.h: 23729: asm("TXB0D6 equ 0F2Ch");
[; <" TXB0D6 equ 0F2Ch ;# ">
[; ;pic18f45k80.h: 23732: typedef union {
[; ;pic18f45k80.h: 23733: struct {
[; ;pic18f45k80.h: 23734: unsigned TXB0D6 :8;
[; ;pic18f45k80.h: 23735: };
[; ;pic18f45k80.h: 23736: struct {
[; ;pic18f45k80.h: 23737: unsigned TXB0D60 :1;
[; ;pic18f45k80.h: 23738: unsigned TXB0D61 :1;
[; ;pic18f45k80.h: 23739: unsigned TXB0D62 :1;
[; ;pic18f45k80.h: 23740: unsigned TXB0D63 :1;
[; ;pic18f45k80.h: 23741: unsigned TXB0D64 :1;
[; ;pic18f45k80.h: 23742: unsigned TXB0D65 :1;
[; ;pic18f45k80.h: 23743: unsigned TXB0D66 :1;
[; ;pic18f45k80.h: 23744: unsigned TXB0D67 :1;
[; ;pic18f45k80.h: 23745: };
[; ;pic18f45k80.h: 23746: } TXB0D6bits_t;
[; ;pic18f45k80.h: 23747: extern volatile TXB0D6bits_t TXB0D6bits @ 0xF2C;
[; ;pic18f45k80.h: 23796: extern volatile unsigned char TXB0D7 @ 0xF2D;
"23798
[; ;pic18f45k80.h: 23798: asm("TXB0D7 equ 0F2Dh");
[; <" TXB0D7 equ 0F2Dh ;# ">
[; ;pic18f45k80.h: 23801: typedef union {
[; ;pic18f45k80.h: 23802: struct {
[; ;pic18f45k80.h: 23803: unsigned TXB0D7 :8;
[; ;pic18f45k80.h: 23804: };
[; ;pic18f45k80.h: 23805: struct {
[; ;pic18f45k80.h: 23806: unsigned TXB0D70 :1;
[; ;pic18f45k80.h: 23807: unsigned TXB0D71 :1;
[; ;pic18f45k80.h: 23808: unsigned TXB0D72 :1;
[; ;pic18f45k80.h: 23809: unsigned TXB0D73 :1;
[; ;pic18f45k80.h: 23810: unsigned TXB0D74 :1;
[; ;pic18f45k80.h: 23811: unsigned TXB0D75 :1;
[; ;pic18f45k80.h: 23812: unsigned TXB0D76 :1;
[; ;pic18f45k80.h: 23813: unsigned TXB0D77 :1;
[; ;pic18f45k80.h: 23814: };
[; ;pic18f45k80.h: 23815: } TXB0D7bits_t;
[; ;pic18f45k80.h: 23816: extern volatile TXB0D7bits_t TXB0D7bits @ 0xF2D;
[; ;pic18f45k80.h: 23865: extern volatile unsigned char CANSTAT_RO1 @ 0xF2E;
"23867
[; ;pic18f45k80.h: 23867: asm("CANSTAT_RO1 equ 0F2Eh");
[; <" CANSTAT_RO1 equ 0F2Eh ;# ">
[; ;pic18f45k80.h: 23870: typedef union {
[; ;pic18f45k80.h: 23871: struct {
[; ;pic18f45k80.h: 23872: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 23873: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 23874: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 23875: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 23876: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 23877: unsigned OPMODE :3;
[; ;pic18f45k80.h: 23878: };
[; ;pic18f45k80.h: 23879: struct {
[; ;pic18f45k80.h: 23880: unsigned :1;
[; ;pic18f45k80.h: 23881: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 23882: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 23883: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 23884: unsigned :1;
[; ;pic18f45k80.h: 23885: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 23886: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 23887: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 23888: };
[; ;pic18f45k80.h: 23889: struct {
[; ;pic18f45k80.h: 23890: unsigned :1;
[; ;pic18f45k80.h: 23891: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 23892: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 23893: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 23894: };
[; ;pic18f45k80.h: 23895: } CANSTAT_RO1bits_t;
[; ;pic18f45k80.h: 23896: extern volatile CANSTAT_RO1bits_t CANSTAT_RO1bits @ 0xF2E;
[; ;pic18f45k80.h: 23975: extern volatile unsigned char CANCON_RO1 @ 0xF2F;
"23977
[; ;pic18f45k80.h: 23977: asm("CANCON_RO1 equ 0F2Fh");
[; <" CANCON_RO1 equ 0F2Fh ;# ">
[; ;pic18f45k80.h: 23980: typedef union {
[; ;pic18f45k80.h: 23981: struct {
[; ;pic18f45k80.h: 23982: unsigned FP0 :1;
[; ;pic18f45k80.h: 23983: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 23984: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 23985: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 23986: unsigned ABAT :1;
[; ;pic18f45k80.h: 23987: unsigned REQOP :3;
[; ;pic18f45k80.h: 23988: };
[; ;pic18f45k80.h: 23989: struct {
[; ;pic18f45k80.h: 23990: unsigned :1;
[; ;pic18f45k80.h: 23991: unsigned WIN0 :1;
[; ;pic18f45k80.h: 23992: unsigned WIN1 :1;
[; ;pic18f45k80.h: 23993: unsigned WIN2 :1;
[; ;pic18f45k80.h: 23994: };
[; ;pic18f45k80.h: 23995: struct {
[; ;pic18f45k80.h: 23996: unsigned :1;
[; ;pic18f45k80.h: 23997: unsigned FP1 :1;
[; ;pic18f45k80.h: 23998: unsigned FP2 :1;
[; ;pic18f45k80.h: 23999: unsigned FP3 :1;
[; ;pic18f45k80.h: 24000: };
[; ;pic18f45k80.h: 24001: } CANCON_RO1bits_t;
[; ;pic18f45k80.h: 24002: extern volatile CANCON_RO1bits_t CANCON_RO1bits @ 0xF2F;
[; ;pic18f45k80.h: 24066: extern volatile unsigned char RXB1CON @ 0xF30;
"24068
[; ;pic18f45k80.h: 24068: asm("RXB1CON equ 0F30h");
[; <" RXB1CON equ 0F30h ;# ">
[; ;pic18f45k80.h: 24071: typedef union {
[; ;pic18f45k80.h: 24072: struct {
[; ;pic18f45k80.h: 24073: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 24074: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 24075: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 24076: unsigned RXRTRRO_FILHIT3 :1;
[; ;pic18f45k80.h: 24077: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 24078: unsigned RXM0_RTRRO :1;
[; ;pic18f45k80.h: 24079: unsigned RXM1 :1;
[; ;pic18f45k80.h: 24080: unsigned RXFUL :1;
[; ;pic18f45k80.h: 24081: };
[; ;pic18f45k80.h: 24082: struct {
[; ;pic18f45k80.h: 24083: unsigned :3;
[; ;pic18f45k80.h: 24084: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 24085: unsigned :1;
[; ;pic18f45k80.h: 24086: unsigned RXM0 :1;
[; ;pic18f45k80.h: 24087: };
[; ;pic18f45k80.h: 24088: struct {
[; ;pic18f45k80.h: 24089: unsigned :3;
[; ;pic18f45k80.h: 24090: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 24091: unsigned :1;
[; ;pic18f45k80.h: 24092: unsigned RTRRO :1;
[; ;pic18f45k80.h: 24093: };
[; ;pic18f45k80.h: 24094: struct {
[; ;pic18f45k80.h: 24095: unsigned RXB1FILHIT0 :1;
[; ;pic18f45k80.h: 24096: unsigned RXB1FILHIT1 :1;
[; ;pic18f45k80.h: 24097: unsigned RXB1FILHIT2 :1;
[; ;pic18f45k80.h: 24098: unsigned RXB1FILHIT3 :1;
[; ;pic18f45k80.h: 24099: unsigned RXB1FILHIT4 :1;
[; ;pic18f45k80.h: 24100: unsigned RXB1M0 :1;
[; ;pic18f45k80.h: 24101: unsigned RXB1M1 :1;
[; ;pic18f45k80.h: 24102: unsigned RXB1FUL :1;
[; ;pic18f45k80.h: 24103: };
[; ;pic18f45k80.h: 24104: struct {
[; ;pic18f45k80.h: 24105: unsigned :3;
[; ;pic18f45k80.h: 24106: unsigned RXB1RTRR0 :1;
[; ;pic18f45k80.h: 24107: unsigned :1;
[; ;pic18f45k80.h: 24108: unsigned RXB1RTRRO :1;
[; ;pic18f45k80.h: 24109: };
[; ;pic18f45k80.h: 24110: } RXB1CONbits_t;
[; ;pic18f45k80.h: 24111: extern volatile RXB1CONbits_t RXB1CONbits @ 0xF30;
[; ;pic18f45k80.h: 24225: extern volatile unsigned char RXB1SIDH @ 0xF31;
"24227
[; ;pic18f45k80.h: 24227: asm("RXB1SIDH equ 0F31h");
[; <" RXB1SIDH equ 0F31h ;# ">
[; ;pic18f45k80.h: 24230: typedef union {
[; ;pic18f45k80.h: 24231: struct {
[; ;pic18f45k80.h: 24232: unsigned SID :8;
[; ;pic18f45k80.h: 24233: };
[; ;pic18f45k80.h: 24234: struct {
[; ;pic18f45k80.h: 24235: unsigned SID3 :1;
[; ;pic18f45k80.h: 24236: unsigned SID4 :1;
[; ;pic18f45k80.h: 24237: unsigned SID5 :1;
[; ;pic18f45k80.h: 24238: unsigned SID6 :1;
[; ;pic18f45k80.h: 24239: unsigned SID7 :1;
[; ;pic18f45k80.h: 24240: unsigned SID8 :1;
[; ;pic18f45k80.h: 24241: unsigned SID9 :1;
[; ;pic18f45k80.h: 24242: unsigned SID10 :1;
[; ;pic18f45k80.h: 24243: };
[; ;pic18f45k80.h: 24244: struct {
[; ;pic18f45k80.h: 24245: unsigned RXB1SID3 :1;
[; ;pic18f45k80.h: 24246: unsigned RXB1SID4 :1;
[; ;pic18f45k80.h: 24247: unsigned RXB1SID5 :1;
[; ;pic18f45k80.h: 24248: unsigned RXB1SID6 :1;
[; ;pic18f45k80.h: 24249: unsigned RXB1SID7 :1;
[; ;pic18f45k80.h: 24250: unsigned RXB1SID8 :1;
[; ;pic18f45k80.h: 24251: unsigned RXB1SID9 :1;
[; ;pic18f45k80.h: 24252: unsigned RXB1SID10 :1;
[; ;pic18f45k80.h: 24253: };
[; ;pic18f45k80.h: 24254: } RXB1SIDHbits_t;
[; ;pic18f45k80.h: 24255: extern volatile RXB1SIDHbits_t RXB1SIDHbits @ 0xF31;
[; ;pic18f45k80.h: 24344: extern volatile unsigned char RXB1SIDL @ 0xF32;
"24346
[; ;pic18f45k80.h: 24346: asm("RXB1SIDL equ 0F32h");
[; <" RXB1SIDL equ 0F32h ;# ">
[; ;pic18f45k80.h: 24349: typedef union {
[; ;pic18f45k80.h: 24350: struct {
[; ;pic18f45k80.h: 24351: unsigned EID :2;
[; ;pic18f45k80.h: 24352: unsigned :1;
[; ;pic18f45k80.h: 24353: unsigned EXID :1;
[; ;pic18f45k80.h: 24354: unsigned SRR :1;
[; ;pic18f45k80.h: 24355: unsigned SID :3;
[; ;pic18f45k80.h: 24356: };
[; ;pic18f45k80.h: 24357: struct {
[; ;pic18f45k80.h: 24358: unsigned EDI16 :1;
[; ;pic18f45k80.h: 24359: unsigned EDI17 :1;
[; ;pic18f45k80.h: 24360: unsigned :3;
[; ;pic18f45k80.h: 24361: unsigned SID0 :1;
[; ;pic18f45k80.h: 24362: unsigned SID1 :1;
[; ;pic18f45k80.h: 24363: unsigned SID2 :1;
[; ;pic18f45k80.h: 24364: };
[; ;pic18f45k80.h: 24365: struct {
[; ;pic18f45k80.h: 24366: unsigned RXB1EID16 :1;
[; ;pic18f45k80.h: 24367: unsigned RXB1EID17 :1;
[; ;pic18f45k80.h: 24368: unsigned :1;
[; ;pic18f45k80.h: 24369: unsigned RXB1EXID :1;
[; ;pic18f45k80.h: 24370: unsigned RXB1SRR :1;
[; ;pic18f45k80.h: 24371: unsigned RXB1SID0 :1;
[; ;pic18f45k80.h: 24372: unsigned RXB1SID1 :1;
[; ;pic18f45k80.h: 24373: unsigned RXB1SID2 :1;
[; ;pic18f45k80.h: 24374: };
[; ;pic18f45k80.h: 24375: } RXB1SIDLbits_t;
[; ;pic18f45k80.h: 24376: extern volatile RXB1SIDLbits_t RXB1SIDLbits @ 0xF32;
[; ;pic18f45k80.h: 24460: extern volatile unsigned char RXB1EIDH @ 0xF33;
"24462
[; ;pic18f45k80.h: 24462: asm("RXB1EIDH equ 0F33h");
[; <" RXB1EIDH equ 0F33h ;# ">
[; ;pic18f45k80.h: 24465: typedef union {
[; ;pic18f45k80.h: 24466: struct {
[; ;pic18f45k80.h: 24467: unsigned EID :8;
[; ;pic18f45k80.h: 24468: };
[; ;pic18f45k80.h: 24469: struct {
[; ;pic18f45k80.h: 24470: unsigned EID8 :1;
[; ;pic18f45k80.h: 24471: unsigned EID9 :1;
[; ;pic18f45k80.h: 24472: unsigned EID10 :1;
[; ;pic18f45k80.h: 24473: unsigned EID11 :1;
[; ;pic18f45k80.h: 24474: unsigned EID12 :1;
[; ;pic18f45k80.h: 24475: unsigned EID13 :1;
[; ;pic18f45k80.h: 24476: unsigned EID14 :1;
[; ;pic18f45k80.h: 24477: unsigned EID15 :1;
[; ;pic18f45k80.h: 24478: };
[; ;pic18f45k80.h: 24479: struct {
[; ;pic18f45k80.h: 24480: unsigned RXB1EID8 :1;
[; ;pic18f45k80.h: 24481: unsigned RXB1EID9 :1;
[; ;pic18f45k80.h: 24482: unsigned RXB1EID10 :1;
[; ;pic18f45k80.h: 24483: unsigned RXB1EID11 :1;
[; ;pic18f45k80.h: 24484: unsigned RXB1EID12 :1;
[; ;pic18f45k80.h: 24485: unsigned RXB1EID13 :1;
[; ;pic18f45k80.h: 24486: unsigned RXB1EID14 :1;
[; ;pic18f45k80.h: 24487: unsigned RXB1EID15 :1;
[; ;pic18f45k80.h: 24488: };
[; ;pic18f45k80.h: 24489: } RXB1EIDHbits_t;
[; ;pic18f45k80.h: 24490: extern volatile RXB1EIDHbits_t RXB1EIDHbits @ 0xF33;
[; ;pic18f45k80.h: 24579: extern volatile unsigned char RXB1EIDL @ 0xF34;
"24581
[; ;pic18f45k80.h: 24581: asm("RXB1EIDL equ 0F34h");
[; <" RXB1EIDL equ 0F34h ;# ">
[; ;pic18f45k80.h: 24584: typedef union {
[; ;pic18f45k80.h: 24585: struct {
[; ;pic18f45k80.h: 24586: unsigned EID :8;
[; ;pic18f45k80.h: 24587: };
[; ;pic18f45k80.h: 24588: struct {
[; ;pic18f45k80.h: 24589: unsigned EID0 :1;
[; ;pic18f45k80.h: 24590: unsigned EID1 :1;
[; ;pic18f45k80.h: 24591: unsigned EID2 :1;
[; ;pic18f45k80.h: 24592: unsigned EID3 :1;
[; ;pic18f45k80.h: 24593: unsigned EID4 :1;
[; ;pic18f45k80.h: 24594: unsigned EID5 :1;
[; ;pic18f45k80.h: 24595: unsigned EID6 :1;
[; ;pic18f45k80.h: 24596: unsigned EID7 :1;
[; ;pic18f45k80.h: 24597: };
[; ;pic18f45k80.h: 24598: struct {
[; ;pic18f45k80.h: 24599: unsigned RXB1EID0 :1;
[; ;pic18f45k80.h: 24600: unsigned RXB1EID1 :1;
[; ;pic18f45k80.h: 24601: unsigned RXB1EID2 :1;
[; ;pic18f45k80.h: 24602: unsigned RXB1EID3 :1;
[; ;pic18f45k80.h: 24603: unsigned RXB1EID4 :1;
[; ;pic18f45k80.h: 24604: unsigned RXB1EID5 :1;
[; ;pic18f45k80.h: 24605: unsigned RXB1EID6 :1;
[; ;pic18f45k80.h: 24606: unsigned RXB1EID7 :1;
[; ;pic18f45k80.h: 24607: };
[; ;pic18f45k80.h: 24608: } RXB1EIDLbits_t;
[; ;pic18f45k80.h: 24609: extern volatile RXB1EIDLbits_t RXB1EIDLbits @ 0xF34;
[; ;pic18f45k80.h: 24698: extern volatile unsigned char RXB1DLC @ 0xF35;
"24700
[; ;pic18f45k80.h: 24700: asm("RXB1DLC equ 0F35h");
[; <" RXB1DLC equ 0F35h ;# ">
[; ;pic18f45k80.h: 24703: typedef union {
[; ;pic18f45k80.h: 24704: struct {
[; ;pic18f45k80.h: 24705: unsigned DLC :4;
[; ;pic18f45k80.h: 24706: unsigned RB :2;
[; ;pic18f45k80.h: 24707: unsigned RXRTR :1;
[; ;pic18f45k80.h: 24708: };
[; ;pic18f45k80.h: 24709: struct {
[; ;pic18f45k80.h: 24710: unsigned DLC0 :1;
[; ;pic18f45k80.h: 24711: unsigned DLC1 :1;
[; ;pic18f45k80.h: 24712: unsigned DLC2 :1;
[; ;pic18f45k80.h: 24713: unsigned DLC3 :1;
[; ;pic18f45k80.h: 24714: unsigned RB0 :1;
[; ;pic18f45k80.h: 24715: unsigned RB1 :1;
[; ;pic18f45k80.h: 24716: };
[; ;pic18f45k80.h: 24717: struct {
[; ;pic18f45k80.h: 24718: unsigned RXB1DLC0 :1;
[; ;pic18f45k80.h: 24719: unsigned RXB1DLC1 :1;
[; ;pic18f45k80.h: 24720: unsigned RXB1DLC2 :1;
[; ;pic18f45k80.h: 24721: unsigned RXB1DLC3 :1;
[; ;pic18f45k80.h: 24722: unsigned RXB1RB0 :1;
[; ;pic18f45k80.h: 24723: unsigned RXB1RB1 :1;
[; ;pic18f45k80.h: 24724: unsigned RXB1RTR :1;
[; ;pic18f45k80.h: 24725: };
[; ;pic18f45k80.h: 24726: } RXB1DLCbits_t;
[; ;pic18f45k80.h: 24727: extern volatile RXB1DLCbits_t RXB1DLCbits @ 0xF35;
[; ;pic18f45k80.h: 24811: extern volatile unsigned char RXB1D0 @ 0xF36;
"24813
[; ;pic18f45k80.h: 24813: asm("RXB1D0 equ 0F36h");
[; <" RXB1D0 equ 0F36h ;# ">
[; ;pic18f45k80.h: 24816: typedef union {
[; ;pic18f45k80.h: 24817: struct {
[; ;pic18f45k80.h: 24818: unsigned RXB1D0 :8;
[; ;pic18f45k80.h: 24819: };
[; ;pic18f45k80.h: 24820: struct {
[; ;pic18f45k80.h: 24821: unsigned RXB1D00 :1;
[; ;pic18f45k80.h: 24822: unsigned RXB1D01 :1;
[; ;pic18f45k80.h: 24823: unsigned RXB1D02 :1;
[; ;pic18f45k80.h: 24824: unsigned RXB1D03 :1;
[; ;pic18f45k80.h: 24825: unsigned RXB1D04 :1;
[; ;pic18f45k80.h: 24826: unsigned RXB1D05 :1;
[; ;pic18f45k80.h: 24827: unsigned RXB1D06 :1;
[; ;pic18f45k80.h: 24828: unsigned RXB1D07 :1;
[; ;pic18f45k80.h: 24829: };
[; ;pic18f45k80.h: 24830: } RXB1D0bits_t;
[; ;pic18f45k80.h: 24831: extern volatile RXB1D0bits_t RXB1D0bits @ 0xF36;
[; ;pic18f45k80.h: 24880: extern volatile unsigned char RXB1D1 @ 0xF37;
"24882
[; ;pic18f45k80.h: 24882: asm("RXB1D1 equ 0F37h");
[; <" RXB1D1 equ 0F37h ;# ">
[; ;pic18f45k80.h: 24885: typedef union {
[; ;pic18f45k80.h: 24886: struct {
[; ;pic18f45k80.h: 24887: unsigned RXB1D1 :8;
[; ;pic18f45k80.h: 24888: };
[; ;pic18f45k80.h: 24889: struct {
[; ;pic18f45k80.h: 24890: unsigned RXB1D10 :1;
[; ;pic18f45k80.h: 24891: unsigned RXB1D11 :1;
[; ;pic18f45k80.h: 24892: unsigned RXB1D12 :1;
[; ;pic18f45k80.h: 24893: unsigned RXB1D13 :1;
[; ;pic18f45k80.h: 24894: unsigned RXB1D14 :1;
[; ;pic18f45k80.h: 24895: unsigned RXB1D15 :1;
[; ;pic18f45k80.h: 24896: unsigned RXB1D16 :1;
[; ;pic18f45k80.h: 24897: unsigned RXB1D17 :1;
[; ;pic18f45k80.h: 24898: };
[; ;pic18f45k80.h: 24899: } RXB1D1bits_t;
[; ;pic18f45k80.h: 24900: extern volatile RXB1D1bits_t RXB1D1bits @ 0xF37;
[; ;pic18f45k80.h: 24949: extern volatile unsigned char RXB1D2 @ 0xF38;
"24951
[; ;pic18f45k80.h: 24951: asm("RXB1D2 equ 0F38h");
[; <" RXB1D2 equ 0F38h ;# ">
[; ;pic18f45k80.h: 24954: typedef union {
[; ;pic18f45k80.h: 24955: struct {
[; ;pic18f45k80.h: 24956: unsigned RXB1D2 :8;
[; ;pic18f45k80.h: 24957: };
[; ;pic18f45k80.h: 24958: struct {
[; ;pic18f45k80.h: 24959: unsigned RXB1D20 :1;
[; ;pic18f45k80.h: 24960: unsigned RXB1D21 :1;
[; ;pic18f45k80.h: 24961: unsigned RXB1D22 :1;
[; ;pic18f45k80.h: 24962: unsigned RXB1D23 :1;
[; ;pic18f45k80.h: 24963: unsigned RXB1D24 :1;
[; ;pic18f45k80.h: 24964: unsigned RXB1D25 :1;
[; ;pic18f45k80.h: 24965: unsigned RXB1D26 :1;
[; ;pic18f45k80.h: 24966: unsigned RXB1D27 :1;
[; ;pic18f45k80.h: 24967: };
[; ;pic18f45k80.h: 24968: } RXB1D2bits_t;
[; ;pic18f45k80.h: 24969: extern volatile RXB1D2bits_t RXB1D2bits @ 0xF38;
[; ;pic18f45k80.h: 25018: extern volatile unsigned char RXB1D3 @ 0xF39;
"25020
[; ;pic18f45k80.h: 25020: asm("RXB1D3 equ 0F39h");
[; <" RXB1D3 equ 0F39h ;# ">
[; ;pic18f45k80.h: 25023: typedef union {
[; ;pic18f45k80.h: 25024: struct {
[; ;pic18f45k80.h: 25025: unsigned RXB1D3 :8;
[; ;pic18f45k80.h: 25026: };
[; ;pic18f45k80.h: 25027: struct {
[; ;pic18f45k80.h: 25028: unsigned RXB1D30 :1;
[; ;pic18f45k80.h: 25029: unsigned RXB1D31 :1;
[; ;pic18f45k80.h: 25030: unsigned RXB1D32 :1;
[; ;pic18f45k80.h: 25031: unsigned RXB1D33 :1;
[; ;pic18f45k80.h: 25032: unsigned RXB1D34 :1;
[; ;pic18f45k80.h: 25033: unsigned RXB1D35 :1;
[; ;pic18f45k80.h: 25034: unsigned RXB1D36 :1;
[; ;pic18f45k80.h: 25035: unsigned RXB1D37 :1;
[; ;pic18f45k80.h: 25036: };
[; ;pic18f45k80.h: 25037: } RXB1D3bits_t;
[; ;pic18f45k80.h: 25038: extern volatile RXB1D3bits_t RXB1D3bits @ 0xF39;
[; ;pic18f45k80.h: 25087: extern volatile unsigned char RXB1D4 @ 0xF3A;
"25089
[; ;pic18f45k80.h: 25089: asm("RXB1D4 equ 0F3Ah");
[; <" RXB1D4 equ 0F3Ah ;# ">
[; ;pic18f45k80.h: 25092: typedef union {
[; ;pic18f45k80.h: 25093: struct {
[; ;pic18f45k80.h: 25094: unsigned RXB1D4 :8;
[; ;pic18f45k80.h: 25095: };
[; ;pic18f45k80.h: 25096: struct {
[; ;pic18f45k80.h: 25097: unsigned RXB1D40 :1;
[; ;pic18f45k80.h: 25098: unsigned RXB1D41 :1;
[; ;pic18f45k80.h: 25099: unsigned RXB1D42 :1;
[; ;pic18f45k80.h: 25100: unsigned RXB1D43 :1;
[; ;pic18f45k80.h: 25101: unsigned RXB1D44 :1;
[; ;pic18f45k80.h: 25102: unsigned RXB1D45 :1;
[; ;pic18f45k80.h: 25103: unsigned RXB1D46 :1;
[; ;pic18f45k80.h: 25104: unsigned RXB1D47 :1;
[; ;pic18f45k80.h: 25105: };
[; ;pic18f45k80.h: 25106: } RXB1D4bits_t;
[; ;pic18f45k80.h: 25107: extern volatile RXB1D4bits_t RXB1D4bits @ 0xF3A;
[; ;pic18f45k80.h: 25156: extern volatile unsigned char RXB1D5 @ 0xF3B;
"25158
[; ;pic18f45k80.h: 25158: asm("RXB1D5 equ 0F3Bh");
[; <" RXB1D5 equ 0F3Bh ;# ">
[; ;pic18f45k80.h: 25161: typedef union {
[; ;pic18f45k80.h: 25162: struct {
[; ;pic18f45k80.h: 25163: unsigned RXB1D5 :8;
[; ;pic18f45k80.h: 25164: };
[; ;pic18f45k80.h: 25165: struct {
[; ;pic18f45k80.h: 25166: unsigned RXB1D50 :1;
[; ;pic18f45k80.h: 25167: unsigned RXB1D51 :1;
[; ;pic18f45k80.h: 25168: unsigned RXB1D52 :1;
[; ;pic18f45k80.h: 25169: unsigned RXB1D53 :1;
[; ;pic18f45k80.h: 25170: unsigned RXB1D54 :1;
[; ;pic18f45k80.h: 25171: unsigned RXB1D55 :1;
[; ;pic18f45k80.h: 25172: unsigned RXB1D56 :1;
[; ;pic18f45k80.h: 25173: unsigned RXB1D57 :1;
[; ;pic18f45k80.h: 25174: };
[; ;pic18f45k80.h: 25175: } RXB1D5bits_t;
[; ;pic18f45k80.h: 25176: extern volatile RXB1D5bits_t RXB1D5bits @ 0xF3B;
[; ;pic18f45k80.h: 25225: extern volatile unsigned char RXB1D6 @ 0xF3C;
"25227
[; ;pic18f45k80.h: 25227: asm("RXB1D6 equ 0F3Ch");
[; <" RXB1D6 equ 0F3Ch ;# ">
[; ;pic18f45k80.h: 25230: typedef union {
[; ;pic18f45k80.h: 25231: struct {
[; ;pic18f45k80.h: 25232: unsigned RXB1D6 :8;
[; ;pic18f45k80.h: 25233: };
[; ;pic18f45k80.h: 25234: struct {
[; ;pic18f45k80.h: 25235: unsigned RXB1D60 :1;
[; ;pic18f45k80.h: 25236: unsigned RXB1D61 :1;
[; ;pic18f45k80.h: 25237: unsigned RXB1D62 :1;
[; ;pic18f45k80.h: 25238: unsigned RXB1D63 :1;
[; ;pic18f45k80.h: 25239: unsigned RXB1D64 :1;
[; ;pic18f45k80.h: 25240: unsigned RXB1D65 :1;
[; ;pic18f45k80.h: 25241: unsigned RXB1D66 :1;
[; ;pic18f45k80.h: 25242: unsigned RXB1D67 :1;
[; ;pic18f45k80.h: 25243: };
[; ;pic18f45k80.h: 25244: } RXB1D6bits_t;
[; ;pic18f45k80.h: 25245: extern volatile RXB1D6bits_t RXB1D6bits @ 0xF3C;
[; ;pic18f45k80.h: 25294: extern volatile unsigned char RXB1D7 @ 0xF3D;
"25296
[; ;pic18f45k80.h: 25296: asm("RXB1D7 equ 0F3Dh");
[; <" RXB1D7 equ 0F3Dh ;# ">
[; ;pic18f45k80.h: 25299: typedef union {
[; ;pic18f45k80.h: 25300: struct {
[; ;pic18f45k80.h: 25301: unsigned RXB1D7 :8;
[; ;pic18f45k80.h: 25302: };
[; ;pic18f45k80.h: 25303: struct {
[; ;pic18f45k80.h: 25304: unsigned RXB1D70 :1;
[; ;pic18f45k80.h: 25305: unsigned RXB1D71 :1;
[; ;pic18f45k80.h: 25306: unsigned RXB1D72 :1;
[; ;pic18f45k80.h: 25307: unsigned RXB1D73 :1;
[; ;pic18f45k80.h: 25308: unsigned RXB1D74 :1;
[; ;pic18f45k80.h: 25309: unsigned RXB1D75 :1;
[; ;pic18f45k80.h: 25310: unsigned RXB1D76 :1;
[; ;pic18f45k80.h: 25311: unsigned RXB1D77 :1;
[; ;pic18f45k80.h: 25312: };
[; ;pic18f45k80.h: 25313: } RXB1D7bits_t;
[; ;pic18f45k80.h: 25314: extern volatile RXB1D7bits_t RXB1D7bits @ 0xF3D;
[; ;pic18f45k80.h: 25363: extern volatile unsigned char CANSTAT_RO0 @ 0xF3E;
"25365
[; ;pic18f45k80.h: 25365: asm("CANSTAT_RO0 equ 0F3Eh");
[; <" CANSTAT_RO0 equ 0F3Eh ;# ">
[; ;pic18f45k80.h: 25368: typedef union {
[; ;pic18f45k80.h: 25369: struct {
[; ;pic18f45k80.h: 25370: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 25371: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 25372: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 25373: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 25374: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 25375: unsigned OPMODE :3;
[; ;pic18f45k80.h: 25376: };
[; ;pic18f45k80.h: 25377: struct {
[; ;pic18f45k80.h: 25378: unsigned :1;
[; ;pic18f45k80.h: 25379: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 25380: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 25381: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 25382: unsigned :1;
[; ;pic18f45k80.h: 25383: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 25384: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 25385: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 25386: };
[; ;pic18f45k80.h: 25387: struct {
[; ;pic18f45k80.h: 25388: unsigned :1;
[; ;pic18f45k80.h: 25389: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 25390: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 25391: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 25392: };
[; ;pic18f45k80.h: 25393: } CANSTAT_RO0bits_t;
[; ;pic18f45k80.h: 25394: extern volatile CANSTAT_RO0bits_t CANSTAT_RO0bits @ 0xF3E;
[; ;pic18f45k80.h: 25473: extern volatile unsigned char CANCON_RO0 @ 0xF3F;
"25475
[; ;pic18f45k80.h: 25475: asm("CANCON_RO0 equ 0F3Fh");
[; <" CANCON_RO0 equ 0F3Fh ;# ">
[; ;pic18f45k80.h: 25478: typedef union {
[; ;pic18f45k80.h: 25479: struct {
[; ;pic18f45k80.h: 25480: unsigned FP0 :1;
[; ;pic18f45k80.h: 25481: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 25482: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 25483: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 25484: unsigned ABAT :1;
[; ;pic18f45k80.h: 25485: unsigned REQOP :3;
[; ;pic18f45k80.h: 25486: };
[; ;pic18f45k80.h: 25487: struct {
[; ;pic18f45k80.h: 25488: unsigned :1;
[; ;pic18f45k80.h: 25489: unsigned WIN0 :1;
[; ;pic18f45k80.h: 25490: unsigned WIN1 :1;
[; ;pic18f45k80.h: 25491: unsigned WIN2 :1;
[; ;pic18f45k80.h: 25492: };
[; ;pic18f45k80.h: 25493: struct {
[; ;pic18f45k80.h: 25494: unsigned :1;
[; ;pic18f45k80.h: 25495: unsigned FP1 :1;
[; ;pic18f45k80.h: 25496: unsigned FP2 :1;
[; ;pic18f45k80.h: 25497: unsigned FP3 :1;
[; ;pic18f45k80.h: 25498: };
[; ;pic18f45k80.h: 25499: } CANCON_RO0bits_t;
[; ;pic18f45k80.h: 25500: extern volatile CANCON_RO0bits_t CANCON_RO0bits @ 0xF3F;
[; ;pic18f45k80.h: 25564: extern volatile unsigned char PSPCON @ 0xF46;
"25566
[; ;pic18f45k80.h: 25566: asm("PSPCON equ 0F46h");
[; <" PSPCON equ 0F46h ;# ">
[; ;pic18f45k80.h: 25569: typedef union {
[; ;pic18f45k80.h: 25570: struct {
[; ;pic18f45k80.h: 25571: unsigned :4;
[; ;pic18f45k80.h: 25572: unsigned PSPMODE :1;
[; ;pic18f45k80.h: 25573: unsigned IBOV :1;
[; ;pic18f45k80.h: 25574: unsigned OBF :1;
[; ;pic18f45k80.h: 25575: unsigned IBF :1;
[; ;pic18f45k80.h: 25576: };
[; ;pic18f45k80.h: 25577: } PSPCONbits_t;
[; ;pic18f45k80.h: 25578: extern volatile PSPCONbits_t PSPCONbits @ 0xF46;
[; ;pic18f45k80.h: 25602: extern volatile unsigned char CCP5CON @ 0xF47;
"25604
[; ;pic18f45k80.h: 25604: asm("CCP5CON equ 0F47h");
[; <" CCP5CON equ 0F47h ;# ">
[; ;pic18f45k80.h: 25607: typedef union {
[; ;pic18f45k80.h: 25608: struct {
[; ;pic18f45k80.h: 25609: unsigned CCP5M :4;
[; ;pic18f45k80.h: 25610: unsigned DC5B :2;
[; ;pic18f45k80.h: 25611: };
[; ;pic18f45k80.h: 25612: struct {
[; ;pic18f45k80.h: 25613: unsigned CCP5M0 :1;
[; ;pic18f45k80.h: 25614: unsigned CCP5M1 :1;
[; ;pic18f45k80.h: 25615: unsigned CCP5M2 :1;
[; ;pic18f45k80.h: 25616: unsigned CCP5M3 :1;
[; ;pic18f45k80.h: 25617: unsigned DC5B0 :1;
[; ;pic18f45k80.h: 25618: unsigned DC5B1 :1;
[; ;pic18f45k80.h: 25619: };
[; ;pic18f45k80.h: 25620: struct {
[; ;pic18f45k80.h: 25621: unsigned :4;
[; ;pic18f45k80.h: 25622: unsigned CCP5Y :1;
[; ;pic18f45k80.h: 25623: unsigned CCP5X :1;
[; ;pic18f45k80.h: 25624: };
[; ;pic18f45k80.h: 25625: } CCP5CONbits_t;
[; ;pic18f45k80.h: 25626: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF47;
[; ;pic18f45k80.h: 25680: extern volatile unsigned short CCPR5 @ 0xF48;
"25682
[; ;pic18f45k80.h: 25682: asm("CCPR5 equ 0F48h");
[; <" CCPR5 equ 0F48h ;# ">
[; ;pic18f45k80.h: 25686: extern volatile unsigned char CCPR5L @ 0xF48;
"25688
[; ;pic18f45k80.h: 25688: asm("CCPR5L equ 0F48h");
[; <" CCPR5L equ 0F48h ;# ">
[; ;pic18f45k80.h: 25691: typedef union {
[; ;pic18f45k80.h: 25692: struct {
[; ;pic18f45k80.h: 25693: unsigned CCPR5L :8;
[; ;pic18f45k80.h: 25694: };
[; ;pic18f45k80.h: 25695: } CCPR5Lbits_t;
[; ;pic18f45k80.h: 25696: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF48;
[; ;pic18f45k80.h: 25705: extern volatile unsigned char CCPR5H @ 0xF49;
"25707
[; ;pic18f45k80.h: 25707: asm("CCPR5H equ 0F49h");
[; <" CCPR5H equ 0F49h ;# ">
[; ;pic18f45k80.h: 25710: typedef union {
[; ;pic18f45k80.h: 25711: struct {
[; ;pic18f45k80.h: 25712: unsigned CCPR5H :8;
[; ;pic18f45k80.h: 25713: };
[; ;pic18f45k80.h: 25714: } CCPR5Hbits_t;
[; ;pic18f45k80.h: 25715: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF49;
[; ;pic18f45k80.h: 25724: extern volatile unsigned char CCP4CON @ 0xF4A;
"25726
[; ;pic18f45k80.h: 25726: asm("CCP4CON equ 0F4Ah");
[; <" CCP4CON equ 0F4Ah ;# ">
[; ;pic18f45k80.h: 25729: typedef union {
[; ;pic18f45k80.h: 25730: struct {
[; ;pic18f45k80.h: 25731: unsigned CCP4M :4;
[; ;pic18f45k80.h: 25732: unsigned DC4B :2;
[; ;pic18f45k80.h: 25733: };
[; ;pic18f45k80.h: 25734: struct {
[; ;pic18f45k80.h: 25735: unsigned CCP4M0 :1;
[; ;pic18f45k80.h: 25736: unsigned CCP4M1 :1;
[; ;pic18f45k80.h: 25737: unsigned CCP4M2 :1;
[; ;pic18f45k80.h: 25738: unsigned CCP4M3 :1;
[; ;pic18f45k80.h: 25739: unsigned DC4B0 :1;
[; ;pic18f45k80.h: 25740: unsigned DC4B1 :1;
[; ;pic18f45k80.h: 25741: };
[; ;pic18f45k80.h: 25742: struct {
[; ;pic18f45k80.h: 25743: unsigned :4;
[; ;pic18f45k80.h: 25744: unsigned CCP4Y :1;
[; ;pic18f45k80.h: 25745: unsigned CCP4X :1;
[; ;pic18f45k80.h: 25746: };
[; ;pic18f45k80.h: 25747: } CCP4CONbits_t;
[; ;pic18f45k80.h: 25748: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF4A;
[; ;pic18f45k80.h: 25802: extern volatile unsigned short CCPR4 @ 0xF4B;
"25804
[; ;pic18f45k80.h: 25804: asm("CCPR4 equ 0F4Bh");
[; <" CCPR4 equ 0F4Bh ;# ">
[; ;pic18f45k80.h: 25808: extern volatile unsigned char CCPR4L @ 0xF4B;
"25810
[; ;pic18f45k80.h: 25810: asm("CCPR4L equ 0F4Bh");
[; <" CCPR4L equ 0F4Bh ;# ">
[; ;pic18f45k80.h: 25813: typedef union {
[; ;pic18f45k80.h: 25814: struct {
[; ;pic18f45k80.h: 25815: unsigned CCPR4L :8;
[; ;pic18f45k80.h: 25816: };
[; ;pic18f45k80.h: 25817: } CCPR4Lbits_t;
[; ;pic18f45k80.h: 25818: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF4B;
[; ;pic18f45k80.h: 25827: extern volatile unsigned char CCPR4H @ 0xF4C;
"25829
[; ;pic18f45k80.h: 25829: asm("CCPR4H equ 0F4Ch");
[; <" CCPR4H equ 0F4Ch ;# ">
[; ;pic18f45k80.h: 25832: typedef union {
[; ;pic18f45k80.h: 25833: struct {
[; ;pic18f45k80.h: 25834: unsigned CCPR4H :8;
[; ;pic18f45k80.h: 25835: };
[; ;pic18f45k80.h: 25836: } CCPR4Hbits_t;
[; ;pic18f45k80.h: 25837: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF4C;
[; ;pic18f45k80.h: 25846: extern volatile unsigned char CCP3CON @ 0xF4D;
"25848
[; ;pic18f45k80.h: 25848: asm("CCP3CON equ 0F4Dh");
[; <" CCP3CON equ 0F4Dh ;# ">
[; ;pic18f45k80.h: 25851: typedef union {
[; ;pic18f45k80.h: 25852: struct {
[; ;pic18f45k80.h: 25853: unsigned CCP3M :4;
[; ;pic18f45k80.h: 25854: unsigned DC3B :2;
[; ;pic18f45k80.h: 25855: };
[; ;pic18f45k80.h: 25856: struct {
[; ;pic18f45k80.h: 25857: unsigned CCP3M0 :1;
[; ;pic18f45k80.h: 25858: unsigned CCP3M1 :1;
[; ;pic18f45k80.h: 25859: unsigned CCP3M2 :1;
[; ;pic18f45k80.h: 25860: unsigned CCP3M3 :1;
[; ;pic18f45k80.h: 25861: unsigned DC3B0 :1;
[; ;pic18f45k80.h: 25862: unsigned DC3B1 :1;
[; ;pic18f45k80.h: 25863: };
[; ;pic18f45k80.h: 25864: struct {
[; ;pic18f45k80.h: 25865: unsigned :4;
[; ;pic18f45k80.h: 25866: unsigned CCP3Y :1;
[; ;pic18f45k80.h: 25867: unsigned CCP3X :1;
[; ;pic18f45k80.h: 25868: };
[; ;pic18f45k80.h: 25869: } CCP3CONbits_t;
[; ;pic18f45k80.h: 25870: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF4D;
[; ;pic18f45k80.h: 25924: extern volatile unsigned short CCPR3 @ 0xF4E;
"25926
[; ;pic18f45k80.h: 25926: asm("CCPR3 equ 0F4Eh");
[; <" CCPR3 equ 0F4Eh ;# ">
[; ;pic18f45k80.h: 25930: extern volatile unsigned char CCPR3L @ 0xF4E;
"25932
[; ;pic18f45k80.h: 25932: asm("CCPR3L equ 0F4Eh");
[; <" CCPR3L equ 0F4Eh ;# ">
[; ;pic18f45k80.h: 25935: typedef union {
[; ;pic18f45k80.h: 25936: struct {
[; ;pic18f45k80.h: 25937: unsigned CCPR3L :8;
[; ;pic18f45k80.h: 25938: };
[; ;pic18f45k80.h: 25939: } CCPR3Lbits_t;
[; ;pic18f45k80.h: 25940: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF4E;
[; ;pic18f45k80.h: 25949: extern volatile unsigned char CCPR3H @ 0xF4F;
"25951
[; ;pic18f45k80.h: 25951: asm("CCPR3H equ 0F4Fh");
[; <" CCPR3H equ 0F4Fh ;# ">
[; ;pic18f45k80.h: 25954: typedef union {
[; ;pic18f45k80.h: 25955: struct {
[; ;pic18f45k80.h: 25956: unsigned CCPR3H :8;
[; ;pic18f45k80.h: 25957: };
[; ;pic18f45k80.h: 25958: } CCPR3Hbits_t;
[; ;pic18f45k80.h: 25959: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF4F;
[; ;pic18f45k80.h: 25968: extern volatile unsigned char CCP2CON @ 0xF50;
"25970
[; ;pic18f45k80.h: 25970: asm("CCP2CON equ 0F50h");
[; <" CCP2CON equ 0F50h ;# ">
[; ;pic18f45k80.h: 25973: extern volatile unsigned char ECCP2CON @ 0xF50;
"25975
[; ;pic18f45k80.h: 25975: asm("ECCP2CON equ 0F50h");
[; <" ECCP2CON equ 0F50h ;# ">
[; ;pic18f45k80.h: 25978: typedef union {
[; ;pic18f45k80.h: 25979: struct {
[; ;pic18f45k80.h: 25980: unsigned CCP2M :4;
[; ;pic18f45k80.h: 25981: unsigned DC2B :2;
[; ;pic18f45k80.h: 25982: };
[; ;pic18f45k80.h: 25983: struct {
[; ;pic18f45k80.h: 25984: unsigned CCP2M0 :1;
[; ;pic18f45k80.h: 25985: unsigned CCP2M1 :1;
[; ;pic18f45k80.h: 25986: unsigned CCP2M2 :1;
[; ;pic18f45k80.h: 25987: unsigned CCP2M3 :1;
[; ;pic18f45k80.h: 25988: unsigned DC2B0 :1;
[; ;pic18f45k80.h: 25989: unsigned DC2B1 :1;
[; ;pic18f45k80.h: 25990: };
[; ;pic18f45k80.h: 25991: struct {
[; ;pic18f45k80.h: 25992: unsigned :4;
[; ;pic18f45k80.h: 25993: unsigned CCP2Y :1;
[; ;pic18f45k80.h: 25994: unsigned CCP2X :1;
[; ;pic18f45k80.h: 25995: };
[; ;pic18f45k80.h: 25996: } CCP2CONbits_t;
[; ;pic18f45k80.h: 25997: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF50;
[; ;pic18f45k80.h: 26050: typedef union {
[; ;pic18f45k80.h: 26051: struct {
[; ;pic18f45k80.h: 26052: unsigned CCP2M :4;
[; ;pic18f45k80.h: 26053: unsigned DC2B :2;
[; ;pic18f45k80.h: 26054: };
[; ;pic18f45k80.h: 26055: struct {
[; ;pic18f45k80.h: 26056: unsigned CCP2M0 :1;
[; ;pic18f45k80.h: 26057: unsigned CCP2M1 :1;
[; ;pic18f45k80.h: 26058: unsigned CCP2M2 :1;
[; ;pic18f45k80.h: 26059: unsigned CCP2M3 :1;
[; ;pic18f45k80.h: 26060: unsigned DC2B0 :1;
[; ;pic18f45k80.h: 26061: unsigned DC2B1 :1;
[; ;pic18f45k80.h: 26062: };
[; ;pic18f45k80.h: 26063: struct {
[; ;pic18f45k80.h: 26064: unsigned :4;
[; ;pic18f45k80.h: 26065: unsigned CCP2Y :1;
[; ;pic18f45k80.h: 26066: unsigned CCP2X :1;
[; ;pic18f45k80.h: 26067: };
[; ;pic18f45k80.h: 26068: } ECCP2CONbits_t;
[; ;pic18f45k80.h: 26069: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xF50;
[; ;pic18f45k80.h: 26123: extern volatile unsigned short CCPR2 @ 0xF51;
"26125
[; ;pic18f45k80.h: 26125: asm("CCPR2 equ 0F51h");
[; <" CCPR2 equ 0F51h ;# ">
[; ;pic18f45k80.h: 26129: extern volatile unsigned char CCPR2L @ 0xF51;
"26131
[; ;pic18f45k80.h: 26131: asm("CCPR2L equ 0F51h");
[; <" CCPR2L equ 0F51h ;# ">
[; ;pic18f45k80.h: 26134: typedef union {
[; ;pic18f45k80.h: 26135: struct {
[; ;pic18f45k80.h: 26136: unsigned CCPR2L :8;
[; ;pic18f45k80.h: 26137: };
[; ;pic18f45k80.h: 26138: } CCPR2Lbits_t;
[; ;pic18f45k80.h: 26139: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF51;
[; ;pic18f45k80.h: 26148: extern volatile unsigned char CCPR2H @ 0xF52;
"26150
[; ;pic18f45k80.h: 26150: asm("CCPR2H equ 0F52h");
[; <" CCPR2H equ 0F52h ;# ">
[; ;pic18f45k80.h: 26153: typedef union {
[; ;pic18f45k80.h: 26154: struct {
[; ;pic18f45k80.h: 26155: unsigned CCPR2H :8;
[; ;pic18f45k80.h: 26156: };
[; ;pic18f45k80.h: 26157: } CCPR2Hbits_t;
[; ;pic18f45k80.h: 26158: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF52;
[; ;pic18f45k80.h: 26167: extern volatile unsigned char CTMUICON @ 0xF53;
"26169
[; ;pic18f45k80.h: 26169: asm("CTMUICON equ 0F53h");
[; <" CTMUICON equ 0F53h ;# ">
[; ;pic18f45k80.h: 26172: typedef union {
[; ;pic18f45k80.h: 26173: struct {
[; ;pic18f45k80.h: 26174: unsigned IRNG :2;
[; ;pic18f45k80.h: 26175: unsigned ITRIM :6;
[; ;pic18f45k80.h: 26176: };
[; ;pic18f45k80.h: 26177: struct {
[; ;pic18f45k80.h: 26178: unsigned IRNG0 :1;
[; ;pic18f45k80.h: 26179: unsigned IRNG1 :1;
[; ;pic18f45k80.h: 26180: unsigned ITRIM0 :1;
[; ;pic18f45k80.h: 26181: unsigned ITRIM1 :1;
[; ;pic18f45k80.h: 26182: unsigned ITRIM2 :1;
[; ;pic18f45k80.h: 26183: unsigned ITRIM3 :1;
[; ;pic18f45k80.h: 26184: unsigned ITRIM4 :1;
[; ;pic18f45k80.h: 26185: unsigned ITRIM5 :1;
[; ;pic18f45k80.h: 26186: };
[; ;pic18f45k80.h: 26187: } CTMUICONbits_t;
[; ;pic18f45k80.h: 26188: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF53;
[; ;pic18f45k80.h: 26242: extern volatile unsigned char CTMUCONL @ 0xF54;
"26244
[; ;pic18f45k80.h: 26244: asm("CTMUCONL equ 0F54h");
[; <" CTMUCONL equ 0F54h ;# ">
[; ;pic18f45k80.h: 26247: typedef union {
[; ;pic18f45k80.h: 26248: struct {
[; ;pic18f45k80.h: 26249: unsigned EDG1STAT :1;
[; ;pic18f45k80.h: 26250: unsigned EDG2STAT :1;
[; ;pic18f45k80.h: 26251: unsigned EDG1SEL :2;
[; ;pic18f45k80.h: 26252: unsigned EDG1POL :1;
[; ;pic18f45k80.h: 26253: unsigned EDG2SEL :2;
[; ;pic18f45k80.h: 26254: unsigned EDG2POL :1;
[; ;pic18f45k80.h: 26255: };
[; ;pic18f45k80.h: 26256: struct {
[; ;pic18f45k80.h: 26257: unsigned :2;
[; ;pic18f45k80.h: 26258: unsigned EDG1SEL0 :1;
[; ;pic18f45k80.h: 26259: unsigned EDG1SEL1 :1;
[; ;pic18f45k80.h: 26260: unsigned :1;
[; ;pic18f45k80.h: 26261: unsigned EDG2SEL0 :1;
[; ;pic18f45k80.h: 26262: unsigned EDG2SEL1 :1;
[; ;pic18f45k80.h: 26263: };
[; ;pic18f45k80.h: 26264: } CTMUCONLbits_t;
[; ;pic18f45k80.h: 26265: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF54;
[; ;pic18f45k80.h: 26319: extern volatile unsigned char CTMUCONH @ 0xF55;
"26321
[; ;pic18f45k80.h: 26321: asm("CTMUCONH equ 0F55h");
[; <" CTMUCONH equ 0F55h ;# ">
[; ;pic18f45k80.h: 26324: typedef union {
[; ;pic18f45k80.h: 26325: struct {
[; ;pic18f45k80.h: 26326: unsigned CTTRIG :1;
[; ;pic18f45k80.h: 26327: unsigned IDISSEN :1;
[; ;pic18f45k80.h: 26328: unsigned EDGSEQEN :1;
[; ;pic18f45k80.h: 26329: unsigned EDGEN :1;
[; ;pic18f45k80.h: 26330: unsigned TGEN :1;
[; ;pic18f45k80.h: 26331: unsigned CTMUSIDL :1;
[; ;pic18f45k80.h: 26332: unsigned :1;
[; ;pic18f45k80.h: 26333: unsigned CTMUEN :1;
[; ;pic18f45k80.h: 26334: };
[; ;pic18f45k80.h: 26335: } CTMUCONHbits_t;
[; ;pic18f45k80.h: 26336: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF55;
[; ;pic18f45k80.h: 26375: extern volatile unsigned char PADCFG1 @ 0xF56;
"26377
[; ;pic18f45k80.h: 26377: asm("PADCFG1 equ 0F56h");
[; <" PADCFG1 equ 0F56h ;# ">
[; ;pic18f45k80.h: 26380: typedef union {
[; ;pic18f45k80.h: 26381: struct {
[; ;pic18f45k80.h: 26382: unsigned CTMUDS :1;
[; ;pic18f45k80.h: 26383: unsigned :5;
[; ;pic18f45k80.h: 26384: unsigned REPU :1;
[; ;pic18f45k80.h: 26385: unsigned RDPU :1;
[; ;pic18f45k80.h: 26386: };
[; ;pic18f45k80.h: 26387: struct {
[; ;pic18f45k80.h: 26388: unsigned PMPTTL :1;
[; ;pic18f45k80.h: 26389: };
[; ;pic18f45k80.h: 26390: } PADCFG1bits_t;
[; ;pic18f45k80.h: 26391: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF56;
[; ;pic18f45k80.h: 26415: extern volatile unsigned char PMD2 @ 0xF57;
"26417
[; ;pic18f45k80.h: 26417: asm("PMD2 equ 0F57h");
[; <" PMD2 equ 0F57h ;# ">
[; ;pic18f45k80.h: 26420: typedef union {
[; ;pic18f45k80.h: 26421: struct {
[; ;pic18f45k80.h: 26422: unsigned CMP1MD :1;
[; ;pic18f45k80.h: 26423: unsigned CMP2MD :1;
[; ;pic18f45k80.h: 26424: unsigned ECANMD :1;
[; ;pic18f45k80.h: 26425: };
[; ;pic18f45k80.h: 26426: } PMD2bits_t;
[; ;pic18f45k80.h: 26427: extern volatile PMD2bits_t PMD2bits @ 0xF57;
[; ;pic18f45k80.h: 26446: extern volatile unsigned char PMD1 @ 0xF58;
"26448
[; ;pic18f45k80.h: 26448: asm("PMD1 equ 0F58h");
[; <" PMD1 equ 0F58h ;# ">
[; ;pic18f45k80.h: 26451: typedef union {
[; ;pic18f45k80.h: 26452: struct {
[; ;pic18f45k80.h: 26453: unsigned TMR0MD :1;
[; ;pic18f45k80.h: 26454: unsigned TMR1MD :1;
[; ;pic18f45k80.h: 26455: unsigned TMR2MD :1;
[; ;pic18f45k80.h: 26456: unsigned TMR3MD :1;
[; ;pic18f45k80.h: 26457: unsigned TMR4MD :1;
[; ;pic18f45k80.h: 26458: unsigned ADCMD :1;
[; ;pic18f45k80.h: 26459: unsigned CTMUMD :1;
[; ;pic18f45k80.h: 26460: unsigned PSPMD :1;
[; ;pic18f45k80.h: 26461: };
[; ;pic18f45k80.h: 26462: struct {
[; ;pic18f45k80.h: 26463: unsigned EMBMD :1;
[; ;pic18f45k80.h: 26464: };
[; ;pic18f45k80.h: 26465: } PMD1bits_t;
[; ;pic18f45k80.h: 26466: extern volatile PMD1bits_t PMD1bits @ 0xF58;
[; ;pic18f45k80.h: 26515: extern volatile unsigned char PMD0 @ 0xF59;
"26517
[; ;pic18f45k80.h: 26517: asm("PMD0 equ 0F59h");
[; <" PMD0 equ 0F59h ;# ">
[; ;pic18f45k80.h: 26520: typedef union {
[; ;pic18f45k80.h: 26521: struct {
[; ;pic18f45k80.h: 26522: unsigned SSPMD :1;
[; ;pic18f45k80.h: 26523: unsigned UART1MD :1;
[; ;pic18f45k80.h: 26524: unsigned UART2MD :1;
[; ;pic18f45k80.h: 26525: unsigned CCP1MD :1;
[; ;pic18f45k80.h: 26526: unsigned CCP2MD :1;
[; ;pic18f45k80.h: 26527: unsigned CCP3MD :1;
[; ;pic18f45k80.h: 26528: unsigned CCP4MD :1;
[; ;pic18f45k80.h: 26529: unsigned CCP5MD :1;
[; ;pic18f45k80.h: 26530: };
[; ;pic18f45k80.h: 26531: struct {
[; ;pic18f45k80.h: 26532: unsigned :1;
[; ;pic18f45k80.h: 26533: unsigned SPI1MD :1;
[; ;pic18f45k80.h: 26534: unsigned SPI2MD :1;
[; ;pic18f45k80.h: 26535: };
[; ;pic18f45k80.h: 26536: } PMD0bits_t;
[; ;pic18f45k80.h: 26537: extern volatile PMD0bits_t PMD0bits @ 0xF59;
[; ;pic18f45k80.h: 26591: extern volatile unsigned char IOCB @ 0xF5A;
"26593
[; ;pic18f45k80.h: 26593: asm("IOCB equ 0F5Ah");
[; <" IOCB equ 0F5Ah ;# ">
[; ;pic18f45k80.h: 26596: typedef union {
[; ;pic18f45k80.h: 26597: struct {
[; ;pic18f45k80.h: 26598: unsigned :4;
[; ;pic18f45k80.h: 26599: unsigned IOCB4 :1;
[; ;pic18f45k80.h: 26600: unsigned IOCB5 :1;
[; ;pic18f45k80.h: 26601: unsigned IOCB6 :1;
[; ;pic18f45k80.h: 26602: unsigned IOCB7 :1;
[; ;pic18f45k80.h: 26603: };
[; ;pic18f45k80.h: 26604: } IOCBbits_t;
[; ;pic18f45k80.h: 26605: extern volatile IOCBbits_t IOCBbits @ 0xF5A;
[; ;pic18f45k80.h: 26629: extern volatile unsigned char WPUB @ 0xF5B;
"26631
[; ;pic18f45k80.h: 26631: asm("WPUB equ 0F5Bh");
[; <" WPUB equ 0F5Bh ;# ">
[; ;pic18f45k80.h: 26634: typedef union {
[; ;pic18f45k80.h: 26635: struct {
[; ;pic18f45k80.h: 26636: unsigned WPUB0 :1;
[; ;pic18f45k80.h: 26637: unsigned WPUB1 :1;
[; ;pic18f45k80.h: 26638: unsigned WPUB2 :1;
[; ;pic18f45k80.h: 26639: unsigned WPUB3 :1;
[; ;pic18f45k80.h: 26640: unsigned WPUB4 :1;
[; ;pic18f45k80.h: 26641: unsigned WPUB5 :1;
[; ;pic18f45k80.h: 26642: unsigned WPUB6 :1;
[; ;pic18f45k80.h: 26643: unsigned WPUB7 :1;
[; ;pic18f45k80.h: 26644: };
[; ;pic18f45k80.h: 26645: } WPUBbits_t;
[; ;pic18f45k80.h: 26646: extern volatile WPUBbits_t WPUBbits @ 0xF5B;
[; ;pic18f45k80.h: 26690: extern volatile unsigned char ANCON1 @ 0xF5C;
"26692
[; ;pic18f45k80.h: 26692: asm("ANCON1 equ 0F5Ch");
[; <" ANCON1 equ 0F5Ch ;# ">
[; ;pic18f45k80.h: 26695: typedef union {
[; ;pic18f45k80.h: 26696: struct {
[; ;pic18f45k80.h: 26697: unsigned ANSEL8 :1;
[; ;pic18f45k80.h: 26698: unsigned ANSEL9 :1;
[; ;pic18f45k80.h: 26699: unsigned ANSEL10 :1;
[; ;pic18f45k80.h: 26700: unsigned ANSEL11 :1;
[; ;pic18f45k80.h: 26701: unsigned ANSEL12 :1;
[; ;pic18f45k80.h: 26702: unsigned ANSEL13 :1;
[; ;pic18f45k80.h: 26703: unsigned ANSEL14 :1;
[; ;pic18f45k80.h: 26704: };
[; ;pic18f45k80.h: 26705: struct {
[; ;pic18f45k80.h: 26706: unsigned PCFG8 :1;
[; ;pic18f45k80.h: 26707: unsigned PCFG9 :1;
[; ;pic18f45k80.h: 26708: unsigned PCFG10 :1;
[; ;pic18f45k80.h: 26709: unsigned PCFG11 :1;
[; ;pic18f45k80.h: 26710: unsigned PCFG12 :1;
[; ;pic18f45k80.h: 26711: unsigned PCFG13 :1;
[; ;pic18f45k80.h: 26712: unsigned PCFG14 :1;
[; ;pic18f45k80.h: 26713: };
[; ;pic18f45k80.h: 26714: } ANCON1bits_t;
[; ;pic18f45k80.h: 26715: extern volatile ANCON1bits_t ANCON1bits @ 0xF5C;
[; ;pic18f45k80.h: 26789: extern volatile unsigned char ANCON0 @ 0xF5D;
"26791
[; ;pic18f45k80.h: 26791: asm("ANCON0 equ 0F5Dh");
[; <" ANCON0 equ 0F5Dh ;# ">
[; ;pic18f45k80.h: 26794: typedef union {
[; ;pic18f45k80.h: 26795: struct {
[; ;pic18f45k80.h: 26796: unsigned ANSEL0 :1;
[; ;pic18f45k80.h: 26797: unsigned ANSEL1 :1;
[; ;pic18f45k80.h: 26798: unsigned ANSEL2 :1;
[; ;pic18f45k80.h: 26799: unsigned ANSEL3 :1;
[; ;pic18f45k80.h: 26800: unsigned ANSEL4 :1;
[; ;pic18f45k80.h: 26801: unsigned ANSEL5 :1;
[; ;pic18f45k80.h: 26802: unsigned ANSEL6 :1;
[; ;pic18f45k80.h: 26803: unsigned ANSEL7 :1;
[; ;pic18f45k80.h: 26804: };
[; ;pic18f45k80.h: 26805: struct {
[; ;pic18f45k80.h: 26806: unsigned PCFG0 :1;
[; ;pic18f45k80.h: 26807: unsigned PCFG1 :1;
[; ;pic18f45k80.h: 26808: unsigned PCFG2 :1;
[; ;pic18f45k80.h: 26809: unsigned PCFG3 :1;
[; ;pic18f45k80.h: 26810: unsigned PCFG4 :1;
[; ;pic18f45k80.h: 26811: unsigned PCFG5 :1;
[; ;pic18f45k80.h: 26812: unsigned PCFG6 :1;
[; ;pic18f45k80.h: 26813: unsigned PCFG7 :1;
[; ;pic18f45k80.h: 26814: };
[; ;pic18f45k80.h: 26815: } ANCON0bits_t;
[; ;pic18f45k80.h: 26816: extern volatile ANCON0bits_t ANCON0bits @ 0xF5D;
[; ;pic18f45k80.h: 26900: extern volatile unsigned char CM2CON @ 0xF5E;
"26902
[; ;pic18f45k80.h: 26902: asm("CM2CON equ 0F5Eh");
[; <" CM2CON equ 0F5Eh ;# ">
[; ;pic18f45k80.h: 26905: extern volatile unsigned char CM2CON1 @ 0xF5E;
"26907
[; ;pic18f45k80.h: 26907: asm("CM2CON1 equ 0F5Eh");
[; <" CM2CON1 equ 0F5Eh ;# ">
[; ;pic18f45k80.h: 26910: typedef union {
[; ;pic18f45k80.h: 26911: struct {
[; ;pic18f45k80.h: 26912: unsigned CCH :2;
[; ;pic18f45k80.h: 26913: unsigned CREF :1;
[; ;pic18f45k80.h: 26914: unsigned EVPOL :2;
[; ;pic18f45k80.h: 26915: unsigned CPOL :1;
[; ;pic18f45k80.h: 26916: unsigned COE :1;
[; ;pic18f45k80.h: 26917: unsigned CON :1;
[; ;pic18f45k80.h: 26918: };
[; ;pic18f45k80.h: 26919: struct {
[; ;pic18f45k80.h: 26920: unsigned CCH0 :1;
[; ;pic18f45k80.h: 26921: unsigned CCH1 :1;
[; ;pic18f45k80.h: 26922: unsigned :1;
[; ;pic18f45k80.h: 26923: unsigned EVPOL0 :1;
[; ;pic18f45k80.h: 26924: unsigned EVPOL1 :1;
[; ;pic18f45k80.h: 26925: };
[; ;pic18f45k80.h: 26926: struct {
[; ;pic18f45k80.h: 26927: unsigned CCH02 :1;
[; ;pic18f45k80.h: 26928: unsigned CCH12 :1;
[; ;pic18f45k80.h: 26929: unsigned CREF2 :1;
[; ;pic18f45k80.h: 26930: unsigned EVPOL02 :1;
[; ;pic18f45k80.h: 26931: unsigned EVPOL12 :1;
[; ;pic18f45k80.h: 26932: unsigned CPOL2 :1;
[; ;pic18f45k80.h: 26933: unsigned COE2 :1;
[; ;pic18f45k80.h: 26934: unsigned CON2 :1;
[; ;pic18f45k80.h: 26935: };
[; ;pic18f45k80.h: 26936: } CM2CONbits_t;
[; ;pic18f45k80.h: 26937: extern volatile CM2CONbits_t CM2CONbits @ 0xF5E;
[; ;pic18f45k80.h: 27030: typedef union {
[; ;pic18f45k80.h: 27031: struct {
[; ;pic18f45k80.h: 27032: unsigned CCH :2;
[; ;pic18f45k80.h: 27033: unsigned CREF :1;
[; ;pic18f45k80.h: 27034: unsigned EVPOL :2;
[; ;pic18f45k80.h: 27035: unsigned CPOL :1;
[; ;pic18f45k80.h: 27036: unsigned COE :1;
[; ;pic18f45k80.h: 27037: unsigned CON :1;
[; ;pic18f45k80.h: 27038: };
[; ;pic18f45k80.h: 27039: struct {
[; ;pic18f45k80.h: 27040: unsigned CCH0 :1;
[; ;pic18f45k80.h: 27041: unsigned CCH1 :1;
[; ;pic18f45k80.h: 27042: unsigned :1;
[; ;pic18f45k80.h: 27043: unsigned EVPOL0 :1;
[; ;pic18f45k80.h: 27044: unsigned EVPOL1 :1;
[; ;pic18f45k80.h: 27045: };
[; ;pic18f45k80.h: 27046: struct {
[; ;pic18f45k80.h: 27047: unsigned CCH02 :1;
[; ;pic18f45k80.h: 27048: unsigned CCH12 :1;
[; ;pic18f45k80.h: 27049: unsigned CREF2 :1;
[; ;pic18f45k80.h: 27050: unsigned EVPOL02 :1;
[; ;pic18f45k80.h: 27051: unsigned EVPOL12 :1;
[; ;pic18f45k80.h: 27052: unsigned CPOL2 :1;
[; ;pic18f45k80.h: 27053: unsigned COE2 :1;
[; ;pic18f45k80.h: 27054: unsigned CON2 :1;
[; ;pic18f45k80.h: 27055: };
[; ;pic18f45k80.h: 27056: } CM2CON1bits_t;
[; ;pic18f45k80.h: 27057: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF5E;
[; ;pic18f45k80.h: 27151: extern volatile unsigned char CM1CON @ 0xF5F;
"27153
[; ;pic18f45k80.h: 27153: asm("CM1CON equ 0F5Fh");
[; <" CM1CON equ 0F5Fh ;# ">
[; ;pic18f45k80.h: 27156: extern volatile unsigned char CM1CON1 @ 0xF5F;
"27158
[; ;pic18f45k80.h: 27158: asm("CM1CON1 equ 0F5Fh");
[; <" CM1CON1 equ 0F5Fh ;# ">
[; ;pic18f45k80.h: 27161: typedef union {
[; ;pic18f45k80.h: 27162: struct {
[; ;pic18f45k80.h: 27163: unsigned CCH :2;
[; ;pic18f45k80.h: 27164: unsigned CREF :1;
[; ;pic18f45k80.h: 27165: unsigned EVPOL :2;
[; ;pic18f45k80.h: 27166: unsigned CPOL :1;
[; ;pic18f45k80.h: 27167: unsigned COE :1;
[; ;pic18f45k80.h: 27168: unsigned CON :1;
[; ;pic18f45k80.h: 27169: };
[; ;pic18f45k80.h: 27170: struct {
[; ;pic18f45k80.h: 27171: unsigned CCH0 :1;
[; ;pic18f45k80.h: 27172: unsigned CCH1 :1;
[; ;pic18f45k80.h: 27173: unsigned :1;
[; ;pic18f45k80.h: 27174: unsigned EVPOL0 :1;
[; ;pic18f45k80.h: 27175: unsigned EVPOL1 :1;
[; ;pic18f45k80.h: 27176: };
[; ;pic18f45k80.h: 27177: struct {
[; ;pic18f45k80.h: 27178: unsigned C1CH0 :1;
[; ;pic18f45k80.h: 27179: unsigned C1CH1 :1;
[; ;pic18f45k80.h: 27180: unsigned CREF1 :1;
[; ;pic18f45k80.h: 27181: unsigned EVPOL01 :1;
[; ;pic18f45k80.h: 27182: unsigned EVPOL11 :1;
[; ;pic18f45k80.h: 27183: unsigned CPOL1 :1;
[; ;pic18f45k80.h: 27184: unsigned COE1 :1;
[; ;pic18f45k80.h: 27185: unsigned CON1 :1;
[; ;pic18f45k80.h: 27186: };
[; ;pic18f45k80.h: 27187: struct {
[; ;pic18f45k80.h: 27188: unsigned CCH01 :1;
[; ;pic18f45k80.h: 27189: unsigned CCH11 :1;
[; ;pic18f45k80.h: 27190: };
[; ;pic18f45k80.h: 27191: } CM1CONbits_t;
[; ;pic18f45k80.h: 27192: extern volatile CM1CONbits_t CM1CONbits @ 0xF5F;
[; ;pic18f45k80.h: 27295: typedef union {
[; ;pic18f45k80.h: 27296: struct {
[; ;pic18f45k80.h: 27297: unsigned CCH :2;
[; ;pic18f45k80.h: 27298: unsigned CREF :1;
[; ;pic18f45k80.h: 27299: unsigned EVPOL :2;
[; ;pic18f45k80.h: 27300: unsigned CPOL :1;
[; ;pic18f45k80.h: 27301: unsigned COE :1;
[; ;pic18f45k80.h: 27302: unsigned CON :1;
[; ;pic18f45k80.h: 27303: };
[; ;pic18f45k80.h: 27304: struct {
[; ;pic18f45k80.h: 27305: unsigned CCH0 :1;
[; ;pic18f45k80.h: 27306: unsigned CCH1 :1;
[; ;pic18f45k80.h: 27307: unsigned :1;
[; ;pic18f45k80.h: 27308: unsigned EVPOL0 :1;
[; ;pic18f45k80.h: 27309: unsigned EVPOL1 :1;
[; ;pic18f45k80.h: 27310: };
[; ;pic18f45k80.h: 27311: struct {
[; ;pic18f45k80.h: 27312: unsigned C1CH0 :1;
[; ;pic18f45k80.h: 27313: unsigned C1CH1 :1;
[; ;pic18f45k80.h: 27314: unsigned CREF1 :1;
[; ;pic18f45k80.h: 27315: unsigned EVPOL01 :1;
[; ;pic18f45k80.h: 27316: unsigned EVPOL11 :1;
[; ;pic18f45k80.h: 27317: unsigned CPOL1 :1;
[; ;pic18f45k80.h: 27318: unsigned COE1 :1;
[; ;pic18f45k80.h: 27319: unsigned CON1 :1;
[; ;pic18f45k80.h: 27320: };
[; ;pic18f45k80.h: 27321: struct {
[; ;pic18f45k80.h: 27322: unsigned CCH01 :1;
[; ;pic18f45k80.h: 27323: unsigned CCH11 :1;
[; ;pic18f45k80.h: 27324: };
[; ;pic18f45k80.h: 27325: } CM1CON1bits_t;
[; ;pic18f45k80.h: 27326: extern volatile CM1CON1bits_t CM1CON1bits @ 0xF5F;
[; ;pic18f45k80.h: 27430: extern volatile unsigned char RXB0CON @ 0xF60;
"27432
[; ;pic18f45k80.h: 27432: asm("RXB0CON equ 0F60h");
[; <" RXB0CON equ 0F60h ;# ">
[; ;pic18f45k80.h: 27435: typedef union {
[; ;pic18f45k80.h: 27436: struct {
[; ;pic18f45k80.h: 27437: unsigned FILHIT0 :1;
[; ;pic18f45k80.h: 27438: unsigned JTOFF_FILHIT1 :1;
[; ;pic18f45k80.h: 27439: unsigned RB0DBEN_FILHIT2 :1;
[; ;pic18f45k80.h: 27440: unsigned RXRTRRO_FILHIT3 :1;
[; ;pic18f45k80.h: 27441: unsigned FILHIT4 :1;
[; ;pic18f45k80.h: 27442: unsigned RXM0_RTRRO :1;
[; ;pic18f45k80.h: 27443: unsigned RXM1 :1;
[; ;pic18f45k80.h: 27444: unsigned RXFUL :1;
[; ;pic18f45k80.h: 27445: };
[; ;pic18f45k80.h: 27446: struct {
[; ;pic18f45k80.h: 27447: unsigned :1;
[; ;pic18f45k80.h: 27448: unsigned JTOFF :1;
[; ;pic18f45k80.h: 27449: unsigned RB0DBEN :1;
[; ;pic18f45k80.h: 27450: unsigned RXRTRRO :1;
[; ;pic18f45k80.h: 27451: unsigned :1;
[; ;pic18f45k80.h: 27452: unsigned RTRRO :1;
[; ;pic18f45k80.h: 27453: };
[; ;pic18f45k80.h: 27454: struct {
[; ;pic18f45k80.h: 27455: unsigned :1;
[; ;pic18f45k80.h: 27456: unsigned FILHIT1 :1;
[; ;pic18f45k80.h: 27457: unsigned FILHIT2 :1;
[; ;pic18f45k80.h: 27458: unsigned FILHIT3 :1;
[; ;pic18f45k80.h: 27459: unsigned :1;
[; ;pic18f45k80.h: 27460: unsigned RXM0 :1;
[; ;pic18f45k80.h: 27461: };
[; ;pic18f45k80.h: 27462: struct {
[; ;pic18f45k80.h: 27463: unsigned RXB0FILHIT0 :1;
[; ;pic18f45k80.h: 27464: unsigned RXB0FILHIT1 :1;
[; ;pic18f45k80.h: 27465: unsigned RXB0FILHIT2 :1;
[; ;pic18f45k80.h: 27466: unsigned RXB0FILHIT3 :1;
[; ;pic18f45k80.h: 27467: unsigned RXB0FILHIT4 :1;
[; ;pic18f45k80.h: 27468: unsigned RXB0M0 :1;
[; ;pic18f45k80.h: 27469: unsigned RXB0M1 :1;
[; ;pic18f45k80.h: 27470: unsigned RXB0FUL :1;
[; ;pic18f45k80.h: 27471: };
[; ;pic18f45k80.h: 27472: struct {
[; ;pic18f45k80.h: 27473: unsigned :3;
[; ;pic18f45k80.h: 27474: unsigned RXB0RTRR0 :1;
[; ;pic18f45k80.h: 27475: unsigned :1;
[; ;pic18f45k80.h: 27476: unsigned RXB0RTRRO :1;
[; ;pic18f45k80.h: 27477: };
[; ;pic18f45k80.h: 27478: } RXB0CONbits_t;
[; ;pic18f45k80.h: 27479: extern volatile RXB0CONbits_t RXB0CONbits @ 0xF60;
[; ;pic18f45k80.h: 27613: extern volatile unsigned char RXB0SIDH @ 0xF61;
"27615
[; ;pic18f45k80.h: 27615: asm("RXB0SIDH equ 0F61h");
[; <" RXB0SIDH equ 0F61h ;# ">
[; ;pic18f45k80.h: 27618: typedef union {
[; ;pic18f45k80.h: 27619: struct {
[; ;pic18f45k80.h: 27620: unsigned SID :8;
[; ;pic18f45k80.h: 27621: };
[; ;pic18f45k80.h: 27622: struct {
[; ;pic18f45k80.h: 27623: unsigned SID3 :1;
[; ;pic18f45k80.h: 27624: unsigned SID4 :1;
[; ;pic18f45k80.h: 27625: unsigned SID5 :1;
[; ;pic18f45k80.h: 27626: unsigned SID6 :1;
[; ;pic18f45k80.h: 27627: unsigned SID7 :1;
[; ;pic18f45k80.h: 27628: unsigned SID8 :1;
[; ;pic18f45k80.h: 27629: unsigned SID9 :1;
[; ;pic18f45k80.h: 27630: unsigned SID10 :1;
[; ;pic18f45k80.h: 27631: };
[; ;pic18f45k80.h: 27632: struct {
[; ;pic18f45k80.h: 27633: unsigned RXB0SID3 :1;
[; ;pic18f45k80.h: 27634: unsigned RXB0SID4 :1;
[; ;pic18f45k80.h: 27635: unsigned RXB0SID5 :1;
[; ;pic18f45k80.h: 27636: unsigned RXB0SID6 :1;
[; ;pic18f45k80.h: 27637: unsigned RXB0SID7 :1;
[; ;pic18f45k80.h: 27638: unsigned RXB0SID8 :1;
[; ;pic18f45k80.h: 27639: unsigned RXB0SID9 :1;
[; ;pic18f45k80.h: 27640: unsigned RXB0SID10 :1;
[; ;pic18f45k80.h: 27641: };
[; ;pic18f45k80.h: 27642: } RXB0SIDHbits_t;
[; ;pic18f45k80.h: 27643: extern volatile RXB0SIDHbits_t RXB0SIDHbits @ 0xF61;
[; ;pic18f45k80.h: 27732: extern volatile unsigned char RXB0SIDL @ 0xF62;
"27734
[; ;pic18f45k80.h: 27734: asm("RXB0SIDL equ 0F62h");
[; <" RXB0SIDL equ 0F62h ;# ">
[; ;pic18f45k80.h: 27737: typedef union {
[; ;pic18f45k80.h: 27738: struct {
[; ;pic18f45k80.h: 27739: unsigned EID :2;
[; ;pic18f45k80.h: 27740: unsigned :1;
[; ;pic18f45k80.h: 27741: unsigned EXID :1;
[; ;pic18f45k80.h: 27742: unsigned SRR :1;
[; ;pic18f45k80.h: 27743: unsigned SID :3;
[; ;pic18f45k80.h: 27744: };
[; ;pic18f45k80.h: 27745: struct {
[; ;pic18f45k80.h: 27746: unsigned EID16 :1;
[; ;pic18f45k80.h: 27747: unsigned EID17 :1;
[; ;pic18f45k80.h: 27748: unsigned :3;
[; ;pic18f45k80.h: 27749: unsigned SID0 :1;
[; ;pic18f45k80.h: 27750: unsigned SID1 :1;
[; ;pic18f45k80.h: 27751: unsigned SID2 :1;
[; ;pic18f45k80.h: 27752: };
[; ;pic18f45k80.h: 27753: struct {
[; ;pic18f45k80.h: 27754: unsigned RXB0EID16 :1;
[; ;pic18f45k80.h: 27755: unsigned RXB0EID17 :1;
[; ;pic18f45k80.h: 27756: unsigned :1;
[; ;pic18f45k80.h: 27757: unsigned RXB0EXID :1;
[; ;pic18f45k80.h: 27758: unsigned RXB0SRR :1;
[; ;pic18f45k80.h: 27759: unsigned RXB0SID0 :1;
[; ;pic18f45k80.h: 27760: unsigned RXB0SID1 :1;
[; ;pic18f45k80.h: 27761: unsigned RXB0SID2 :1;
[; ;pic18f45k80.h: 27762: };
[; ;pic18f45k80.h: 27763: } RXB0SIDLbits_t;
[; ;pic18f45k80.h: 27764: extern volatile RXB0SIDLbits_t RXB0SIDLbits @ 0xF62;
[; ;pic18f45k80.h: 27848: extern volatile unsigned char RXB0EIDH @ 0xF63;
"27850
[; ;pic18f45k80.h: 27850: asm("RXB0EIDH equ 0F63h");
[; <" RXB0EIDH equ 0F63h ;# ">
[; ;pic18f45k80.h: 27853: typedef union {
[; ;pic18f45k80.h: 27854: struct {
[; ;pic18f45k80.h: 27855: unsigned EID :8;
[; ;pic18f45k80.h: 27856: };
[; ;pic18f45k80.h: 27857: struct {
[; ;pic18f45k80.h: 27858: unsigned EID8 :1;
[; ;pic18f45k80.h: 27859: unsigned EID9 :1;
[; ;pic18f45k80.h: 27860: unsigned EID10 :1;
[; ;pic18f45k80.h: 27861: unsigned EID11 :1;
[; ;pic18f45k80.h: 27862: unsigned EID12 :1;
[; ;pic18f45k80.h: 27863: unsigned EID13 :1;
[; ;pic18f45k80.h: 27864: unsigned EID14 :1;
[; ;pic18f45k80.h: 27865: unsigned EID15 :1;
[; ;pic18f45k80.h: 27866: };
[; ;pic18f45k80.h: 27867: struct {
[; ;pic18f45k80.h: 27868: unsigned RXB0EID8 :1;
[; ;pic18f45k80.h: 27869: unsigned RXB0EID9 :1;
[; ;pic18f45k80.h: 27870: unsigned RXB0EID10 :1;
[; ;pic18f45k80.h: 27871: unsigned RXB0EID11 :1;
[; ;pic18f45k80.h: 27872: unsigned RXB0EID12 :1;
[; ;pic18f45k80.h: 27873: unsigned RXB0EID13 :1;
[; ;pic18f45k80.h: 27874: unsigned RXB0EID14 :1;
[; ;pic18f45k80.h: 27875: unsigned RXB0EID15 :1;
[; ;pic18f45k80.h: 27876: };
[; ;pic18f45k80.h: 27877: } RXB0EIDHbits_t;
[; ;pic18f45k80.h: 27878: extern volatile RXB0EIDHbits_t RXB0EIDHbits @ 0xF63;
[; ;pic18f45k80.h: 27967: extern volatile unsigned char RXB0EIDL @ 0xF64;
"27969
[; ;pic18f45k80.h: 27969: asm("RXB0EIDL equ 0F64h");
[; <" RXB0EIDL equ 0F64h ;# ">
[; ;pic18f45k80.h: 27972: typedef union {
[; ;pic18f45k80.h: 27973: struct {
[; ;pic18f45k80.h: 27974: unsigned EID :8;
[; ;pic18f45k80.h: 27975: };
[; ;pic18f45k80.h: 27976: struct {
[; ;pic18f45k80.h: 27977: unsigned EID0 :1;
[; ;pic18f45k80.h: 27978: unsigned EID1 :1;
[; ;pic18f45k80.h: 27979: unsigned EID2 :1;
[; ;pic18f45k80.h: 27980: unsigned EID3 :1;
[; ;pic18f45k80.h: 27981: unsigned EID4 :1;
[; ;pic18f45k80.h: 27982: unsigned EID5 :1;
[; ;pic18f45k80.h: 27983: unsigned EID6 :1;
[; ;pic18f45k80.h: 27984: unsigned EID7 :1;
[; ;pic18f45k80.h: 27985: };
[; ;pic18f45k80.h: 27986: struct {
[; ;pic18f45k80.h: 27987: unsigned RXB0EID0 :1;
[; ;pic18f45k80.h: 27988: unsigned RXB0EID1 :1;
[; ;pic18f45k80.h: 27989: unsigned RXB0EID2 :1;
[; ;pic18f45k80.h: 27990: unsigned RXB0EID3 :1;
[; ;pic18f45k80.h: 27991: unsigned RXB0EID4 :1;
[; ;pic18f45k80.h: 27992: unsigned RXB0EID5 :1;
[; ;pic18f45k80.h: 27993: unsigned RXB0EID6 :1;
[; ;pic18f45k80.h: 27994: unsigned RXB0EID7 :1;
[; ;pic18f45k80.h: 27995: };
[; ;pic18f45k80.h: 27996: } RXB0EIDLbits_t;
[; ;pic18f45k80.h: 27997: extern volatile RXB0EIDLbits_t RXB0EIDLbits @ 0xF64;
[; ;pic18f45k80.h: 28086: extern volatile unsigned char RXB0DLC @ 0xF65;
"28088
[; ;pic18f45k80.h: 28088: asm("RXB0DLC equ 0F65h");
[; <" RXB0DLC equ 0F65h ;# ">
[; ;pic18f45k80.h: 28091: typedef union {
[; ;pic18f45k80.h: 28092: struct {
[; ;pic18f45k80.h: 28093: unsigned DLC :4;
[; ;pic18f45k80.h: 28094: unsigned RB :2;
[; ;pic18f45k80.h: 28095: unsigned RXRTR :1;
[; ;pic18f45k80.h: 28096: };
[; ;pic18f45k80.h: 28097: struct {
[; ;pic18f45k80.h: 28098: unsigned DLC0 :1;
[; ;pic18f45k80.h: 28099: unsigned DLC1 :1;
[; ;pic18f45k80.h: 28100: unsigned DLC2 :1;
[; ;pic18f45k80.h: 28101: unsigned DLC3 :1;
[; ;pic18f45k80.h: 28102: unsigned RB0 :1;
[; ;pic18f45k80.h: 28103: unsigned RB1 :1;
[; ;pic18f45k80.h: 28104: };
[; ;pic18f45k80.h: 28105: struct {
[; ;pic18f45k80.h: 28106: unsigned RXB0DLC0 :1;
[; ;pic18f45k80.h: 28107: unsigned RXB0DLC1 :1;
[; ;pic18f45k80.h: 28108: unsigned RXB0DLC2 :1;
[; ;pic18f45k80.h: 28109: unsigned RXB0DLC3 :1;
[; ;pic18f45k80.h: 28110: unsigned RXB0RB0 :1;
[; ;pic18f45k80.h: 28111: unsigned RXB0RB1 :1;
[; ;pic18f45k80.h: 28112: unsigned RXB0RTR :1;
[; ;pic18f45k80.h: 28113: };
[; ;pic18f45k80.h: 28114: } RXB0DLCbits_t;
[; ;pic18f45k80.h: 28115: extern volatile RXB0DLCbits_t RXB0DLCbits @ 0xF65;
[; ;pic18f45k80.h: 28199: extern volatile unsigned char RXB0D0 @ 0xF66;
"28201
[; ;pic18f45k80.h: 28201: asm("RXB0D0 equ 0F66h");
[; <" RXB0D0 equ 0F66h ;# ">
[; ;pic18f45k80.h: 28204: typedef union {
[; ;pic18f45k80.h: 28205: struct {
[; ;pic18f45k80.h: 28206: unsigned RXB0D0 :8;
[; ;pic18f45k80.h: 28207: };
[; ;pic18f45k80.h: 28208: struct {
[; ;pic18f45k80.h: 28209: unsigned RXB0D00 :1;
[; ;pic18f45k80.h: 28210: unsigned RXB0D01 :1;
[; ;pic18f45k80.h: 28211: unsigned RXB0D02 :1;
[; ;pic18f45k80.h: 28212: unsigned RXB0D03 :1;
[; ;pic18f45k80.h: 28213: unsigned RXB0D04 :1;
[; ;pic18f45k80.h: 28214: unsigned RXB0D05 :1;
[; ;pic18f45k80.h: 28215: unsigned RXB0D06 :1;
[; ;pic18f45k80.h: 28216: unsigned RXB0D07 :1;
[; ;pic18f45k80.h: 28217: };
[; ;pic18f45k80.h: 28218: } RXB0D0bits_t;
[; ;pic18f45k80.h: 28219: extern volatile RXB0D0bits_t RXB0D0bits @ 0xF66;
[; ;pic18f45k80.h: 28268: extern volatile unsigned char RXB0D1 @ 0xF67;
"28270
[; ;pic18f45k80.h: 28270: asm("RXB0D1 equ 0F67h");
[; <" RXB0D1 equ 0F67h ;# ">
[; ;pic18f45k80.h: 28273: typedef union {
[; ;pic18f45k80.h: 28274: struct {
[; ;pic18f45k80.h: 28275: unsigned RXB0D1 :8;
[; ;pic18f45k80.h: 28276: };
[; ;pic18f45k80.h: 28277: struct {
[; ;pic18f45k80.h: 28278: unsigned RXB0D10 :1;
[; ;pic18f45k80.h: 28279: unsigned RXB0D11 :1;
[; ;pic18f45k80.h: 28280: unsigned RXB0D12 :1;
[; ;pic18f45k80.h: 28281: unsigned RXB0D13 :1;
[; ;pic18f45k80.h: 28282: unsigned RXB0D14 :1;
[; ;pic18f45k80.h: 28283: unsigned RXB0D15 :1;
[; ;pic18f45k80.h: 28284: unsigned RXB0D16 :1;
[; ;pic18f45k80.h: 28285: unsigned RXB0D17 :1;
[; ;pic18f45k80.h: 28286: };
[; ;pic18f45k80.h: 28287: } RXB0D1bits_t;
[; ;pic18f45k80.h: 28288: extern volatile RXB0D1bits_t RXB0D1bits @ 0xF67;
[; ;pic18f45k80.h: 28337: extern volatile unsigned char RXB0D2 @ 0xF68;
"28339
[; ;pic18f45k80.h: 28339: asm("RXB0D2 equ 0F68h");
[; <" RXB0D2 equ 0F68h ;# ">
[; ;pic18f45k80.h: 28342: typedef union {
[; ;pic18f45k80.h: 28343: struct {
[; ;pic18f45k80.h: 28344: unsigned RXB0D2 :8;
[; ;pic18f45k80.h: 28345: };
[; ;pic18f45k80.h: 28346: struct {
[; ;pic18f45k80.h: 28347: unsigned RXB0D20 :1;
[; ;pic18f45k80.h: 28348: unsigned RXB0D21 :1;
[; ;pic18f45k80.h: 28349: unsigned RXB0D22 :1;
[; ;pic18f45k80.h: 28350: unsigned RXB0D23 :1;
[; ;pic18f45k80.h: 28351: unsigned RXB0D24 :1;
[; ;pic18f45k80.h: 28352: unsigned RXB0D25 :1;
[; ;pic18f45k80.h: 28353: unsigned RXB0D26 :1;
[; ;pic18f45k80.h: 28354: unsigned RXB0D27 :1;
[; ;pic18f45k80.h: 28355: };
[; ;pic18f45k80.h: 28356: } RXB0D2bits_t;
[; ;pic18f45k80.h: 28357: extern volatile RXB0D2bits_t RXB0D2bits @ 0xF68;
[; ;pic18f45k80.h: 28406: extern volatile unsigned char RXB0D3 @ 0xF69;
"28408
[; ;pic18f45k80.h: 28408: asm("RXB0D3 equ 0F69h");
[; <" RXB0D3 equ 0F69h ;# ">
[; ;pic18f45k80.h: 28411: typedef union {
[; ;pic18f45k80.h: 28412: struct {
[; ;pic18f45k80.h: 28413: unsigned RXB0D3 :8;
[; ;pic18f45k80.h: 28414: };
[; ;pic18f45k80.h: 28415: struct {
[; ;pic18f45k80.h: 28416: unsigned RXB0D30 :1;
[; ;pic18f45k80.h: 28417: unsigned RXB0D31 :1;
[; ;pic18f45k80.h: 28418: unsigned RXB0D32 :1;
[; ;pic18f45k80.h: 28419: unsigned RXB0D33 :1;
[; ;pic18f45k80.h: 28420: unsigned RXB0D34 :1;
[; ;pic18f45k80.h: 28421: unsigned RXB0D35 :1;
[; ;pic18f45k80.h: 28422: unsigned RXB0D36 :1;
[; ;pic18f45k80.h: 28423: unsigned RXB0D37 :1;
[; ;pic18f45k80.h: 28424: };
[; ;pic18f45k80.h: 28425: } RXB0D3bits_t;
[; ;pic18f45k80.h: 28426: extern volatile RXB0D3bits_t RXB0D3bits @ 0xF69;
[; ;pic18f45k80.h: 28475: extern volatile unsigned char RXB0D4 @ 0xF6A;
"28477
[; ;pic18f45k80.h: 28477: asm("RXB0D4 equ 0F6Ah");
[; <" RXB0D4 equ 0F6Ah ;# ">
[; ;pic18f45k80.h: 28480: typedef union {
[; ;pic18f45k80.h: 28481: struct {
[; ;pic18f45k80.h: 28482: unsigned RXB0D4 :8;
[; ;pic18f45k80.h: 28483: };
[; ;pic18f45k80.h: 28484: struct {
[; ;pic18f45k80.h: 28485: unsigned RXB0D40 :1;
[; ;pic18f45k80.h: 28486: unsigned RXB0D41 :1;
[; ;pic18f45k80.h: 28487: unsigned RXB0D42 :1;
[; ;pic18f45k80.h: 28488: unsigned RXB0D43 :1;
[; ;pic18f45k80.h: 28489: unsigned RXB0D44 :1;
[; ;pic18f45k80.h: 28490: unsigned RXB0D45 :1;
[; ;pic18f45k80.h: 28491: unsigned RXB0D46 :1;
[; ;pic18f45k80.h: 28492: unsigned RXB0D47 :1;
[; ;pic18f45k80.h: 28493: };
[; ;pic18f45k80.h: 28494: } RXB0D4bits_t;
[; ;pic18f45k80.h: 28495: extern volatile RXB0D4bits_t RXB0D4bits @ 0xF6A;
[; ;pic18f45k80.h: 28544: extern volatile unsigned char RXB0D5 @ 0xF6B;
"28546
[; ;pic18f45k80.h: 28546: asm("RXB0D5 equ 0F6Bh");
[; <" RXB0D5 equ 0F6Bh ;# ">
[; ;pic18f45k80.h: 28549: typedef union {
[; ;pic18f45k80.h: 28550: struct {
[; ;pic18f45k80.h: 28551: unsigned RXB0D5 :8;
[; ;pic18f45k80.h: 28552: };
[; ;pic18f45k80.h: 28553: struct {
[; ;pic18f45k80.h: 28554: unsigned RXB0D50 :1;
[; ;pic18f45k80.h: 28555: unsigned RXB0D51 :1;
[; ;pic18f45k80.h: 28556: unsigned RXB0D52 :1;
[; ;pic18f45k80.h: 28557: unsigned RXB0D53 :1;
[; ;pic18f45k80.h: 28558: unsigned RXB0D54 :1;
[; ;pic18f45k80.h: 28559: unsigned RXB0D55 :1;
[; ;pic18f45k80.h: 28560: unsigned RXB0D56 :1;
[; ;pic18f45k80.h: 28561: unsigned RXB0D57 :1;
[; ;pic18f45k80.h: 28562: };
[; ;pic18f45k80.h: 28563: } RXB0D5bits_t;
[; ;pic18f45k80.h: 28564: extern volatile RXB0D5bits_t RXB0D5bits @ 0xF6B;
[; ;pic18f45k80.h: 28613: extern volatile unsigned char RXB0D6 @ 0xF6C;
"28615
[; ;pic18f45k80.h: 28615: asm("RXB0D6 equ 0F6Ch");
[; <" RXB0D6 equ 0F6Ch ;# ">
[; ;pic18f45k80.h: 28618: typedef union {
[; ;pic18f45k80.h: 28619: struct {
[; ;pic18f45k80.h: 28620: unsigned RXB0D6 :8;
[; ;pic18f45k80.h: 28621: };
[; ;pic18f45k80.h: 28622: struct {
[; ;pic18f45k80.h: 28623: unsigned RXB0D60 :1;
[; ;pic18f45k80.h: 28624: unsigned RXB0D61 :1;
[; ;pic18f45k80.h: 28625: unsigned RXB0D62 :1;
[; ;pic18f45k80.h: 28626: unsigned RXB0D63 :1;
[; ;pic18f45k80.h: 28627: unsigned RXB0D64 :1;
[; ;pic18f45k80.h: 28628: unsigned RXB0D65 :1;
[; ;pic18f45k80.h: 28629: unsigned RXB0D66 :1;
[; ;pic18f45k80.h: 28630: unsigned RXB0D67 :1;
[; ;pic18f45k80.h: 28631: };
[; ;pic18f45k80.h: 28632: } RXB0D6bits_t;
[; ;pic18f45k80.h: 28633: extern volatile RXB0D6bits_t RXB0D6bits @ 0xF6C;
[; ;pic18f45k80.h: 28682: extern volatile unsigned char RXB0D7 @ 0xF6D;
"28684
[; ;pic18f45k80.h: 28684: asm("RXB0D7 equ 0F6Dh");
[; <" RXB0D7 equ 0F6Dh ;# ">
[; ;pic18f45k80.h: 28687: typedef union {
[; ;pic18f45k80.h: 28688: struct {
[; ;pic18f45k80.h: 28689: unsigned RXB0D7 :8;
[; ;pic18f45k80.h: 28690: };
[; ;pic18f45k80.h: 28691: struct {
[; ;pic18f45k80.h: 28692: unsigned RXB0D70 :1;
[; ;pic18f45k80.h: 28693: unsigned RXB0D71 :1;
[; ;pic18f45k80.h: 28694: unsigned RXB0D72 :1;
[; ;pic18f45k80.h: 28695: unsigned RXB0D73 :1;
[; ;pic18f45k80.h: 28696: unsigned RXB0D74 :1;
[; ;pic18f45k80.h: 28697: unsigned RXB0D75 :1;
[; ;pic18f45k80.h: 28698: unsigned RXB0D76 :1;
[; ;pic18f45k80.h: 28699: unsigned RXB0D77 :1;
[; ;pic18f45k80.h: 28700: };
[; ;pic18f45k80.h: 28701: } RXB0D7bits_t;
[; ;pic18f45k80.h: 28702: extern volatile RXB0D7bits_t RXB0D7bits @ 0xF6D;
[; ;pic18f45k80.h: 28751: extern volatile unsigned char CANSTAT @ 0xF6E;
"28753
[; ;pic18f45k80.h: 28753: asm("CANSTAT equ 0F6Eh");
[; <" CANSTAT equ 0F6Eh ;# ">
[; ;pic18f45k80.h: 28756: typedef union {
[; ;pic18f45k80.h: 28757: struct {
[; ;pic18f45k80.h: 28758: unsigned EICODE0 :1;
[; ;pic18f45k80.h: 28759: unsigned EICODE1_ICODE0 :1;
[; ;pic18f45k80.h: 28760: unsigned EICODE2_ICODE1 :1;
[; ;pic18f45k80.h: 28761: unsigned EICODE3_ICODE2 :1;
[; ;pic18f45k80.h: 28762: unsigned EICODE4 :1;
[; ;pic18f45k80.h: 28763: unsigned OPMODE :3;
[; ;pic18f45k80.h: 28764: };
[; ;pic18f45k80.h: 28765: struct {
[; ;pic18f45k80.h: 28766: unsigned :1;
[; ;pic18f45k80.h: 28767: unsigned EICODE1 :1;
[; ;pic18f45k80.h: 28768: unsigned EICODE2 :1;
[; ;pic18f45k80.h: 28769: unsigned EICODE3 :1;
[; ;pic18f45k80.h: 28770: unsigned :1;
[; ;pic18f45k80.h: 28771: unsigned OPMODE0 :1;
[; ;pic18f45k80.h: 28772: unsigned OPMODE1 :1;
[; ;pic18f45k80.h: 28773: unsigned OPMODE2 :1;
[; ;pic18f45k80.h: 28774: };
[; ;pic18f45k80.h: 28775: struct {
[; ;pic18f45k80.h: 28776: unsigned :1;
[; ;pic18f45k80.h: 28777: unsigned ICODE0 :1;
[; ;pic18f45k80.h: 28778: unsigned ICODE1 :1;
[; ;pic18f45k80.h: 28779: unsigned ICODE2 :1;
[; ;pic18f45k80.h: 28780: };
[; ;pic18f45k80.h: 28781: } CANSTATbits_t;
[; ;pic18f45k80.h: 28782: extern volatile CANSTATbits_t CANSTATbits @ 0xF6E;
[; ;pic18f45k80.h: 28861: extern volatile unsigned char CANCON @ 0xF6F;
"28863
[; ;pic18f45k80.h: 28863: asm("CANCON equ 0F6Fh");
[; <" CANCON equ 0F6Fh ;# ">
[; ;pic18f45k80.h: 28866: typedef union {
[; ;pic18f45k80.h: 28867: struct {
[; ;pic18f45k80.h: 28868: unsigned FP0 :1;
[; ;pic18f45k80.h: 28869: unsigned WIN0_FP1 :1;
[; ;pic18f45k80.h: 28870: unsigned WIN1_FP2 :1;
[; ;pic18f45k80.h: 28871: unsigned WIN2_FP3 :1;
[; ;pic18f45k80.h: 28872: unsigned ABAT :1;
[; ;pic18f45k80.h: 28873: unsigned REQOP :3;
[; ;pic18f45k80.h: 28874: };
[; ;pic18f45k80.h: 28875: struct {
[; ;pic18f45k80.h: 28876: unsigned :1;
[; ;pic18f45k80.h: 28877: unsigned WIN0 :1;
[; ;pic18f45k80.h: 28878: unsigned WIN1 :1;
[; ;pic18f45k80.h: 28879: unsigned WIN2 :1;
[; ;pic18f45k80.h: 28880: };
[; ;pic18f45k80.h: 28881: struct {
[; ;pic18f45k80.h: 28882: unsigned :1;
[; ;pic18f45k80.h: 28883: unsigned FP1 :1;
[; ;pic18f45k80.h: 28884: unsigned FP2 :1;
[; ;pic18f45k80.h: 28885: unsigned FP3 :1;
[; ;pic18f45k80.h: 28886: };
[; ;pic18f45k80.h: 28887: } CANCONbits_t;
[; ;pic18f45k80.h: 28888: extern volatile CANCONbits_t CANCONbits @ 0xF6F;
[; ;pic18f45k80.h: 28952: extern volatile unsigned char CIOCON @ 0xF70;
"28954
[; ;pic18f45k80.h: 28954: asm("CIOCON equ 0F70h");
[; <" CIOCON equ 0F70h ;# ">
[; ;pic18f45k80.h: 28957: typedef union {
[; ;pic18f45k80.h: 28958: struct {
[; ;pic18f45k80.h: 28959: unsigned CLKSEL :1;
[; ;pic18f45k80.h: 28960: unsigned :3;
[; ;pic18f45k80.h: 28961: unsigned CANCAP :1;
[; ;pic18f45k80.h: 28962: unsigned ENDRHI :1;
[; ;pic18f45k80.h: 28963: unsigned TX2EN :1;
[; ;pic18f45k80.h: 28964: unsigned TX2SRC :1;
[; ;pic18f45k80.h: 28965: };
[; ;pic18f45k80.h: 28966: } CIOCONbits_t;
[; ;pic18f45k80.h: 28967: extern volatile CIOCONbits_t CIOCONbits @ 0xF70;
[; ;pic18f45k80.h: 28996: extern volatile unsigned char COMSTAT @ 0xF71;
"28998
[; ;pic18f45k80.h: 28998: asm("COMSTAT equ 0F71h");
[; <" COMSTAT equ 0F71h ;# ">
[; ;pic18f45k80.h: 29001: typedef union {
[; ;pic18f45k80.h: 29002: struct {
[; ;pic18f45k80.h: 29003: unsigned EWARN :1;
[; ;pic18f45k80.h: 29004: unsigned RXWARN :1;
[; ;pic18f45k80.h: 29005: unsigned TXWARN :1;
[; ;pic18f45k80.h: 29006: unsigned RXBP :1;
[; ;pic18f45k80.h: 29007: unsigned TXBP :1;
[; ;pic18f45k80.h: 29008: unsigned TXBO :1;
[; ;pic18f45k80.h: 29009: unsigned RXB1OVFL :1;
[; ;pic18f45k80.h: 29010: unsigned RXB0OVFL :1;
[; ;pic18f45k80.h: 29011: };
[; ;pic18f45k80.h: 29012: struct {
[; ;pic18f45k80.h: 29013: unsigned :7;
[; ;pic18f45k80.h: 29014: unsigned NOT_FIFOEMPTY :1;
[; ;pic18f45k80.h: 29015: };
[; ;pic18f45k80.h: 29016: struct {
[; ;pic18f45k80.h: 29017: unsigned :7;
[; ;pic18f45k80.h: 29018: unsigned nFIFOEMPTY :1;
[; ;pic18f45k80.h: 29019: };
[; ;pic18f45k80.h: 29020: struct {
[; ;pic18f45k80.h: 29021: unsigned :6;
[; ;pic18f45k80.h: 29022: unsigned RXBNOVFL :1;
[; ;pic18f45k80.h: 29023: unsigned FIFOEMPTY :1;
[; ;pic18f45k80.h: 29024: };
[; ;pic18f45k80.h: 29025: } COMSTATbits_t;
[; ;pic18f45k80.h: 29026: extern volatile COMSTATbits_t COMSTATbits @ 0xF71;
[; ;pic18f45k80.h: 29090: extern volatile unsigned char ECANCON @ 0xF72;
"29092
[; ;pic18f45k80.h: 29092: asm("ECANCON equ 0F72h");
[; <" ECANCON equ 0F72h ;# ">
[; ;pic18f45k80.h: 29095: typedef union {
[; ;pic18f45k80.h: 29096: struct {
[; ;pic18f45k80.h: 29097: unsigned EWIN :5;
[; ;pic18f45k80.h: 29098: unsigned FIFOWM :1;
[; ;pic18f45k80.h: 29099: unsigned MDSEL :2;
[; ;pic18f45k80.h: 29100: };
[; ;pic18f45k80.h: 29101: struct {
[; ;pic18f45k80.h: 29102: unsigned EWIN0 :1;
[; ;pic18f45k80.h: 29103: unsigned EWIN1 :1;
[; ;pic18f45k80.h: 29104: unsigned EWIN2 :1;
[; ;pic18f45k80.h: 29105: unsigned EWIN3 :1;
[; ;pic18f45k80.h: 29106: unsigned EWIN4 :1;
[; ;pic18f45k80.h: 29107: unsigned :1;
[; ;pic18f45k80.h: 29108: unsigned MDSEL0 :1;
[; ;pic18f45k80.h: 29109: unsigned MDSEL1 :1;
[; ;pic18f45k80.h: 29110: };
[; ;pic18f45k80.h: 29111: } ECANCONbits_t;
[; ;pic18f45k80.h: 29112: extern volatile ECANCONbits_t ECANCONbits @ 0xF72;
[; ;pic18f45k80.h: 29166: extern volatile unsigned char EEDATA @ 0xF73;
"29168
[; ;pic18f45k80.h: 29168: asm("EEDATA equ 0F73h");
[; <" EEDATA equ 0F73h ;# ">
[; ;pic18f45k80.h: 29171: typedef union {
[; ;pic18f45k80.h: 29172: struct {
[; ;pic18f45k80.h: 29173: unsigned EEDATA :8;
[; ;pic18f45k80.h: 29174: };
[; ;pic18f45k80.h: 29175: } EEDATAbits_t;
[; ;pic18f45k80.h: 29176: extern volatile EEDATAbits_t EEDATAbits @ 0xF73;
[; ;pic18f45k80.h: 29185: extern volatile unsigned char EEADR @ 0xF74;
"29187
[; ;pic18f45k80.h: 29187: asm("EEADR equ 0F74h");
[; <" EEADR equ 0F74h ;# ">
[; ;pic18f45k80.h: 29190: typedef union {
[; ;pic18f45k80.h: 29191: struct {
[; ;pic18f45k80.h: 29192: unsigned EEADR :8;
[; ;pic18f45k80.h: 29193: };
[; ;pic18f45k80.h: 29194: } EEADRbits_t;
[; ;pic18f45k80.h: 29195: extern volatile EEADRbits_t EEADRbits @ 0xF74;
[; ;pic18f45k80.h: 29204: extern volatile unsigned char EEADRH @ 0xF75;
"29206
[; ;pic18f45k80.h: 29206: asm("EEADRH equ 0F75h");
[; <" EEADRH equ 0F75h ;# ">
[; ;pic18f45k80.h: 29209: typedef union {
[; ;pic18f45k80.h: 29210: struct {
[; ;pic18f45k80.h: 29211: unsigned EEADRH :8;
[; ;pic18f45k80.h: 29212: };
[; ;pic18f45k80.h: 29213: } EEADRHbits_t;
[; ;pic18f45k80.h: 29214: extern volatile EEADRHbits_t EEADRHbits @ 0xF75;
[; ;pic18f45k80.h: 29223: extern volatile unsigned char PIE5 @ 0xF76;
"29225
[; ;pic18f45k80.h: 29225: asm("PIE5 equ 0F76h");
[; <" PIE5 equ 0F76h ;# ">
[; ;pic18f45k80.h: 29228: typedef union {
[; ;pic18f45k80.h: 29229: struct {
[; ;pic18f45k80.h: 29230: unsigned RXB0IE :1;
[; ;pic18f45k80.h: 29231: unsigned RXB1IE :1;
[; ;pic18f45k80.h: 29232: unsigned TXB0IE :1;
[; ;pic18f45k80.h: 29233: unsigned TXB1IE :1;
[; ;pic18f45k80.h: 29234: unsigned TXB2IE :1;
[; ;pic18f45k80.h: 29235: unsigned ERRIE :1;
[; ;pic18f45k80.h: 29236: unsigned WAKIE :1;
[; ;pic18f45k80.h: 29237: unsigned IRXIE :1;
[; ;pic18f45k80.h: 29238: };
[; ;pic18f45k80.h: 29239: struct {
[; ;pic18f45k80.h: 29240: unsigned FIFOWMIE :1;
[; ;pic18f45k80.h: 29241: unsigned RXBnIE :1;
[; ;pic18f45k80.h: 29242: unsigned :2;
[; ;pic18f45k80.h: 29243: unsigned TXBnIE :1;
[; ;pic18f45k80.h: 29244: };
[; ;pic18f45k80.h: 29245: } PIE5bits_t;
[; ;pic18f45k80.h: 29246: extern volatile PIE5bits_t PIE5bits @ 0xF76;
[; ;pic18f45k80.h: 29305: extern volatile unsigned char PIR5 @ 0xF77;
"29307
[; ;pic18f45k80.h: 29307: asm("PIR5 equ 0F77h");
[; <" PIR5 equ 0F77h ;# ">
[; ;pic18f45k80.h: 29310: typedef union {
[; ;pic18f45k80.h: 29311: struct {
[; ;pic18f45k80.h: 29312: unsigned RXB0IF :1;
[; ;pic18f45k80.h: 29313: unsigned RXB1IF :1;
[; ;pic18f45k80.h: 29314: unsigned TXB0IF :1;
[; ;pic18f45k80.h: 29315: unsigned TXB1IF :1;
[; ;pic18f45k80.h: 29316: unsigned TXB2IF :1;
[; ;pic18f45k80.h: 29317: unsigned ERRIF :1;
[; ;pic18f45k80.h: 29318: unsigned WAKIF :1;
[; ;pic18f45k80.h: 29319: unsigned IRXIF :1;
[; ;pic18f45k80.h: 29320: };
[; ;pic18f45k80.h: 29321: struct {
[; ;pic18f45k80.h: 29322: unsigned FIFOWMIF :1;
[; ;pic18f45k80.h: 29323: unsigned RXBnIF :1;
[; ;pic18f45k80.h: 29324: unsigned :2;
[; ;pic18f45k80.h: 29325: unsigned TXBnIF :1;
[; ;pic18f45k80.h: 29326: };
[; ;pic18f45k80.h: 29327: } PIR5bits_t;
[; ;pic18f45k80.h: 29328: extern volatile PIR5bits_t PIR5bits @ 0xF77;
[; ;pic18f45k80.h: 29387: extern volatile unsigned char IPR5 @ 0xF78;
"29389
[; ;pic18f45k80.h: 29389: asm("IPR5 equ 0F78h");
[; <" IPR5 equ 0F78h ;# ">
[; ;pic18f45k80.h: 29392: typedef union {
[; ;pic18f45k80.h: 29393: struct {
[; ;pic18f45k80.h: 29394: unsigned RXB0IP :1;
[; ;pic18f45k80.h: 29395: unsigned RXB1IP :1;
[; ;pic18f45k80.h: 29396: unsigned TXB0IP :1;
[; ;pic18f45k80.h: 29397: unsigned TXB1IP :1;
[; ;pic18f45k80.h: 29398: unsigned TXB2IP :1;
[; ;pic18f45k80.h: 29399: unsigned ERRIP :1;
[; ;pic18f45k80.h: 29400: unsigned WAKIP :1;
[; ;pic18f45k80.h: 29401: unsigned IRXIP :1;
[; ;pic18f45k80.h: 29402: };
[; ;pic18f45k80.h: 29403: struct {
[; ;pic18f45k80.h: 29404: unsigned FIFOWMIP :1;
[; ;pic18f45k80.h: 29405: unsigned RXBnIP :1;
[; ;pic18f45k80.h: 29406: unsigned :2;
[; ;pic18f45k80.h: 29407: unsigned TXBnIP :1;
[; ;pic18f45k80.h: 29408: };
[; ;pic18f45k80.h: 29409: struct {
[; ;pic18f45k80.h: 29410: unsigned CCH05 :1;
[; ;pic18f45k80.h: 29411: unsigned CCH15 :1;
[; ;pic18f45k80.h: 29412: unsigned :1;
[; ;pic18f45k80.h: 29413: unsigned EVPOL05 :1;
[; ;pic18f45k80.h: 29414: unsigned EVPOL15 :1;
[; ;pic18f45k80.h: 29415: };
[; ;pic18f45k80.h: 29416: } IPR5bits_t;
[; ;pic18f45k80.h: 29417: extern volatile IPR5bits_t IPR5bits @ 0xF78;
[; ;pic18f45k80.h: 29496: extern volatile unsigned char TXREG2 @ 0xF79;
"29498
[; ;pic18f45k80.h: 29498: asm("TXREG2 equ 0F79h");
[; <" TXREG2 equ 0F79h ;# ">
[; ;pic18f45k80.h: 29501: typedef union {
[; ;pic18f45k80.h: 29502: struct {
[; ;pic18f45k80.h: 29503: unsigned TXREG2 :8;
[; ;pic18f45k80.h: 29504: };
[; ;pic18f45k80.h: 29505: } TXREG2bits_t;
[; ;pic18f45k80.h: 29506: extern volatile TXREG2bits_t TXREG2bits @ 0xF79;
[; ;pic18f45k80.h: 29515: extern volatile unsigned char RCREG2 @ 0xF7A;
"29517
[; ;pic18f45k80.h: 29517: asm("RCREG2 equ 0F7Ah");
[; <" RCREG2 equ 0F7Ah ;# ">
[; ;pic18f45k80.h: 29520: typedef union {
[; ;pic18f45k80.h: 29521: struct {
[; ;pic18f45k80.h: 29522: unsigned RCREG2 :8;
[; ;pic18f45k80.h: 29523: };
[; ;pic18f45k80.h: 29524: } RCREG2bits_t;
[; ;pic18f45k80.h: 29525: extern volatile RCREG2bits_t RCREG2bits @ 0xF7A;
[; ;pic18f45k80.h: 29534: extern volatile unsigned char SPBRG2 @ 0xF7B;
"29536
[; ;pic18f45k80.h: 29536: asm("SPBRG2 equ 0F7Bh");
[; <" SPBRG2 equ 0F7Bh ;# ">
[; ;pic18f45k80.h: 29539: typedef union {
[; ;pic18f45k80.h: 29540: struct {
[; ;pic18f45k80.h: 29541: unsigned SPBRG2 :8;
[; ;pic18f45k80.h: 29542: };
[; ;pic18f45k80.h: 29543: } SPBRG2bits_t;
[; ;pic18f45k80.h: 29544: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF7B;
[; ;pic18f45k80.h: 29553: extern volatile unsigned char SPBRGH2 @ 0xF7C;
"29555
[; ;pic18f45k80.h: 29555: asm("SPBRGH2 equ 0F7Ch");
[; <" SPBRGH2 equ 0F7Ch ;# ">
[; ;pic18f45k80.h: 29558: typedef union {
[; ;pic18f45k80.h: 29559: struct {
[; ;pic18f45k80.h: 29560: unsigned SPBRGH2 :8;
[; ;pic18f45k80.h: 29561: };
[; ;pic18f45k80.h: 29562: } SPBRGH2bits_t;
[; ;pic18f45k80.h: 29563: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7C;
[; ;pic18f45k80.h: 29572: extern volatile unsigned char SPBRGH1 @ 0xF7D;
"29574
[; ;pic18f45k80.h: 29574: asm("SPBRGH1 equ 0F7Dh");
[; <" SPBRGH1 equ 0F7Dh ;# ">
[; ;pic18f45k80.h: 29577: typedef union {
[; ;pic18f45k80.h: 29578: struct {
[; ;pic18f45k80.h: 29579: unsigned SPBRGH1 :8;
[; ;pic18f45k80.h: 29580: };
[; ;pic18f45k80.h: 29581: } SPBRGH1bits_t;
[; ;pic18f45k80.h: 29582: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7D;
[; ;pic18f45k80.h: 29591: extern volatile unsigned char EECON2 @ 0xF7E;
"29593
[; ;pic18f45k80.h: 29593: asm("EECON2 equ 0F7Eh");
[; <" EECON2 equ 0F7Eh ;# ">
[; ;pic18f45k80.h: 29596: typedef union {
[; ;pic18f45k80.h: 29597: struct {
[; ;pic18f45k80.h: 29598: unsigned EECON2 :8;
[; ;pic18f45k80.h: 29599: };
[; ;pic18f45k80.h: 29600: } EECON2bits_t;
[; ;pic18f45k80.h: 29601: extern volatile EECON2bits_t EECON2bits @ 0xF7E;
[; ;pic18f45k80.h: 29610: extern volatile unsigned char EECON1 @ 0xF7F;
"29612
[; ;pic18f45k80.h: 29612: asm("EECON1 equ 0F7Fh");
[; <" EECON1 equ 0F7Fh ;# ">
[; ;pic18f45k80.h: 29615: typedef union {
[; ;pic18f45k80.h: 29616: struct {
[; ;pic18f45k80.h: 29617: unsigned RD :1;
[; ;pic18f45k80.h: 29618: unsigned WR :1;
[; ;pic18f45k80.h: 29619: unsigned WREN :1;
[; ;pic18f45k80.h: 29620: unsigned WRERR :1;
[; ;pic18f45k80.h: 29621: unsigned FREE :1;
[; ;pic18f45k80.h: 29622: unsigned :1;
[; ;pic18f45k80.h: 29623: unsigned CFGS :1;
[; ;pic18f45k80.h: 29624: unsigned EEPGD :1;
[; ;pic18f45k80.h: 29625: };
[; ;pic18f45k80.h: 29626: struct {
[; ;pic18f45k80.h: 29627: unsigned :6;
[; ;pic18f45k80.h: 29628: unsigned EEFS :1;
[; ;pic18f45k80.h: 29629: };
[; ;pic18f45k80.h: 29630: } EECON1bits_t;
[; ;pic18f45k80.h: 29631: extern volatile EECON1bits_t EECON1bits @ 0xF7F;
[; ;pic18f45k80.h: 29675: extern volatile unsigned char PORTA @ 0xF80;
"29677
[; ;pic18f45k80.h: 29677: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f45k80.h: 29680: typedef union {
[; ;pic18f45k80.h: 29681: struct {
[; ;pic18f45k80.h: 29682: unsigned RA0 :1;
[; ;pic18f45k80.h: 29683: unsigned RA1 :1;
[; ;pic18f45k80.h: 29684: unsigned RA2 :1;
[; ;pic18f45k80.h: 29685: unsigned RA3 :1;
[; ;pic18f45k80.h: 29686: unsigned :1;
[; ;pic18f45k80.h: 29687: unsigned RA5 :1;
[; ;pic18f45k80.h: 29688: unsigned RA6 :1;
[; ;pic18f45k80.h: 29689: unsigned RA7 :1;
[; ;pic18f45k80.h: 29690: };
[; ;pic18f45k80.h: 29691: struct {
[; ;pic18f45k80.h: 29692: unsigned ULPWUIN :1;
[; ;pic18f45k80.h: 29693: unsigned :4;
[; ;pic18f45k80.h: 29694: unsigned LVDIN :1;
[; ;pic18f45k80.h: 29695: unsigned :1;
[; ;pic18f45k80.h: 29696: unsigned RJPU :1;
[; ;pic18f45k80.h: 29697: };
[; ;pic18f45k80.h: 29698: } PORTAbits_t;
[; ;pic18f45k80.h: 29699: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f45k80.h: 29753: extern volatile unsigned char PORTB @ 0xF81;
"29755
[; ;pic18f45k80.h: 29755: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f45k80.h: 29758: typedef union {
[; ;pic18f45k80.h: 29759: struct {
[; ;pic18f45k80.h: 29760: unsigned RB0 :1;
[; ;pic18f45k80.h: 29761: unsigned RB1 :1;
[; ;pic18f45k80.h: 29762: unsigned RB2 :1;
[; ;pic18f45k80.h: 29763: unsigned RB3 :1;
[; ;pic18f45k80.h: 29764: unsigned RB4 :1;
[; ;pic18f45k80.h: 29765: unsigned RB5 :1;
[; ;pic18f45k80.h: 29766: unsigned RB6 :1;
[; ;pic18f45k80.h: 29767: unsigned RB7 :1;
[; ;pic18f45k80.h: 29768: };
[; ;pic18f45k80.h: 29769: struct {
[; ;pic18f45k80.h: 29770: unsigned :3;
[; ;pic18f45k80.h: 29771: unsigned CCP2_PA2 :1;
[; ;pic18f45k80.h: 29772: };
[; ;pic18f45k80.h: 29773: } PORTBbits_t;
[; ;pic18f45k80.h: 29774: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f45k80.h: 29823: extern volatile unsigned char PORTC @ 0xF82;
"29825
[; ;pic18f45k80.h: 29825: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f45k80.h: 29828: typedef union {
[; ;pic18f45k80.h: 29829: struct {
[; ;pic18f45k80.h: 29830: unsigned RC0 :1;
[; ;pic18f45k80.h: 29831: unsigned RC1 :1;
[; ;pic18f45k80.h: 29832: unsigned RC2 :1;
[; ;pic18f45k80.h: 29833: unsigned RC3 :1;
[; ;pic18f45k80.h: 29834: unsigned RC4 :1;
[; ;pic18f45k80.h: 29835: unsigned RC5 :1;
[; ;pic18f45k80.h: 29836: unsigned RC6 :1;
[; ;pic18f45k80.h: 29837: unsigned RC7 :1;
[; ;pic18f45k80.h: 29838: };
[; ;pic18f45k80.h: 29839: struct {
[; ;pic18f45k80.h: 29840: unsigned :1;
[; ;pic18f45k80.h: 29841: unsigned CCP2 :1;
[; ;pic18f45k80.h: 29842: unsigned PA1 :1;
[; ;pic18f45k80.h: 29843: };
[; ;pic18f45k80.h: 29844: struct {
[; ;pic18f45k80.h: 29845: unsigned :1;
[; ;pic18f45k80.h: 29846: unsigned PA2 :1;
[; ;pic18f45k80.h: 29847: };
[; ;pic18f45k80.h: 29848: } PORTCbits_t;
[; ;pic18f45k80.h: 29849: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f45k80.h: 29908: extern volatile unsigned char PORTD @ 0xF83;
"29910
[; ;pic18f45k80.h: 29910: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f45k80.h: 29913: typedef union {
[; ;pic18f45k80.h: 29914: struct {
[; ;pic18f45k80.h: 29915: unsigned RD0 :1;
[; ;pic18f45k80.h: 29916: unsigned RD1 :1;
[; ;pic18f45k80.h: 29917: unsigned RD2 :1;
[; ;pic18f45k80.h: 29918: unsigned RD3 :1;
[; ;pic18f45k80.h: 29919: unsigned RD4 :1;
[; ;pic18f45k80.h: 29920: unsigned RD5 :1;
[; ;pic18f45k80.h: 29921: unsigned RD6 :1;
[; ;pic18f45k80.h: 29922: unsigned RD7 :1;
[; ;pic18f45k80.h: 29923: };
[; ;pic18f45k80.h: 29924: struct {
[; ;pic18f45k80.h: 29925: unsigned :7;
[; ;pic18f45k80.h: 29926: unsigned SS2 :1;
[; ;pic18f45k80.h: 29927: };
[; ;pic18f45k80.h: 29928: } PORTDbits_t;
[; ;pic18f45k80.h: 29929: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f45k80.h: 29978: extern volatile unsigned char PORTE @ 0xF84;
"29980
[; ;pic18f45k80.h: 29980: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f45k80.h: 29983: typedef union {
[; ;pic18f45k80.h: 29984: struct {
[; ;pic18f45k80.h: 29985: unsigned RE0 :1;
[; ;pic18f45k80.h: 29986: unsigned RE1 :1;
[; ;pic18f45k80.h: 29987: unsigned RE2 :1;
[; ;pic18f45k80.h: 29988: unsigned RE3 :1;
[; ;pic18f45k80.h: 29989: };
[; ;pic18f45k80.h: 29990: struct {
[; ;pic18f45k80.h: 29991: unsigned PD2 :1;
[; ;pic18f45k80.h: 29992: unsigned PC2 :1;
[; ;pic18f45k80.h: 29993: unsigned CCP10 :1;
[; ;pic18f45k80.h: 29994: unsigned CCP9E :1;
[; ;pic18f45k80.h: 29995: };
[; ;pic18f45k80.h: 29996: struct {
[; ;pic18f45k80.h: 29997: unsigned RDE :1;
[; ;pic18f45k80.h: 29998: unsigned WRE :1;
[; ;pic18f45k80.h: 29999: unsigned CS :1;
[; ;pic18f45k80.h: 30000: unsigned PC3E :1;
[; ;pic18f45k80.h: 30001: };
[; ;pic18f45k80.h: 30002: struct {
[; ;pic18f45k80.h: 30003: unsigned :2;
[; ;pic18f45k80.h: 30004: unsigned PB2 :1;
[; ;pic18f45k80.h: 30005: };
[; ;pic18f45k80.h: 30006: } PORTEbits_t;
[; ;pic18f45k80.h: 30007: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f45k80.h: 30076: extern volatile unsigned char TMR4 @ 0xF87;
"30078
[; ;pic18f45k80.h: 30078: asm("TMR4 equ 0F87h");
[; <" TMR4 equ 0F87h ;# ">
[; ;pic18f45k80.h: 30081: typedef union {
[; ;pic18f45k80.h: 30082: struct {
[; ;pic18f45k80.h: 30083: unsigned TMR4 :8;
[; ;pic18f45k80.h: 30084: };
[; ;pic18f45k80.h: 30085: } TMR4bits_t;
[; ;pic18f45k80.h: 30086: extern volatile TMR4bits_t TMR4bits @ 0xF87;
[; ;pic18f45k80.h: 30095: extern volatile unsigned char T4CON @ 0xF88;
"30097
[; ;pic18f45k80.h: 30097: asm("T4CON equ 0F88h");
[; <" T4CON equ 0F88h ;# ">
[; ;pic18f45k80.h: 30100: typedef union {
[; ;pic18f45k80.h: 30101: struct {
[; ;pic18f45k80.h: 30102: unsigned T4CKPS :2;
[; ;pic18f45k80.h: 30103: unsigned TMR4ON :1;
[; ;pic18f45k80.h: 30104: unsigned T4OUTPS :4;
[; ;pic18f45k80.h: 30105: };
[; ;pic18f45k80.h: 30106: struct {
[; ;pic18f45k80.h: 30107: unsigned T4CKPS0 :1;
[; ;pic18f45k80.h: 30108: unsigned T4CKPS1 :1;
[; ;pic18f45k80.h: 30109: unsigned :1;
[; ;pic18f45k80.h: 30110: unsigned T4OUTPS0 :1;
[; ;pic18f45k80.h: 30111: unsigned T4OUTPS1 :1;
[; ;pic18f45k80.h: 30112: unsigned T4OUTPS2 :1;
[; ;pic18f45k80.h: 30113: unsigned T4OUTPS3 :1;
[; ;pic18f45k80.h: 30114: };
[; ;pic18f45k80.h: 30115: } T4CONbits_t;
[; ;pic18f45k80.h: 30116: extern volatile T4CONbits_t T4CONbits @ 0xF88;
[; ;pic18f45k80.h: 30165: extern volatile unsigned char LATA @ 0xF89;
"30167
[; ;pic18f45k80.h: 30167: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f45k80.h: 30170: typedef union {
[; ;pic18f45k80.h: 30171: struct {
[; ;pic18f45k80.h: 30172: unsigned LATA0 :1;
[; ;pic18f45k80.h: 30173: unsigned LATA1 :1;
[; ;pic18f45k80.h: 30174: unsigned LATA2 :1;
[; ;pic18f45k80.h: 30175: unsigned LATA3 :1;
[; ;pic18f45k80.h: 30176: unsigned :1;
[; ;pic18f45k80.h: 30177: unsigned LATA5 :1;
[; ;pic18f45k80.h: 30178: unsigned LATA6 :1;
[; ;pic18f45k80.h: 30179: unsigned LATA7 :1;
[; ;pic18f45k80.h: 30180: };
[; ;pic18f45k80.h: 30181: struct {
[; ;pic18f45k80.h: 30182: unsigned LA0 :1;
[; ;pic18f45k80.h: 30183: unsigned LA1 :1;
[; ;pic18f45k80.h: 30184: unsigned LA2 :1;
[; ;pic18f45k80.h: 30185: unsigned LA3 :1;
[; ;pic18f45k80.h: 30186: unsigned :1;
[; ;pic18f45k80.h: 30187: unsigned LA5 :1;
[; ;pic18f45k80.h: 30188: unsigned LA6 :1;
[; ;pic18f45k80.h: 30189: unsigned LA7 :1;
[; ;pic18f45k80.h: 30190: };
[; ;pic18f45k80.h: 30191: } LATAbits_t;
[; ;pic18f45k80.h: 30192: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f45k80.h: 30266: extern volatile unsigned char LATB @ 0xF8A;
"30268
[; ;pic18f45k80.h: 30268: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f45k80.h: 30271: typedef union {
[; ;pic18f45k80.h: 30272: struct {
[; ;pic18f45k80.h: 30273: unsigned LATB0 :1;
[; ;pic18f45k80.h: 30274: unsigned LATB1 :1;
[; ;pic18f45k80.h: 30275: unsigned LATB2 :1;
[; ;pic18f45k80.h: 30276: unsigned LATB3 :1;
[; ;pic18f45k80.h: 30277: unsigned LATB4 :1;
[; ;pic18f45k80.h: 30278: unsigned LATB5 :1;
[; ;pic18f45k80.h: 30279: unsigned LATB6 :1;
[; ;pic18f45k80.h: 30280: unsigned LATB7 :1;
[; ;pic18f45k80.h: 30281: };
[; ;pic18f45k80.h: 30282: struct {
[; ;pic18f45k80.h: 30283: unsigned LB0 :1;
[; ;pic18f45k80.h: 30284: unsigned LB1 :1;
[; ;pic18f45k80.h: 30285: unsigned LB2 :1;
[; ;pic18f45k80.h: 30286: unsigned LB3 :1;
[; ;pic18f45k80.h: 30287: unsigned LB4 :1;
[; ;pic18f45k80.h: 30288: unsigned LB5 :1;
[; ;pic18f45k80.h: 30289: unsigned LB6 :1;
[; ;pic18f45k80.h: 30290: unsigned LB7 :1;
[; ;pic18f45k80.h: 30291: };
[; ;pic18f45k80.h: 30292: } LATBbits_t;
[; ;pic18f45k80.h: 30293: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f45k80.h: 30377: extern volatile unsigned char LATC @ 0xF8B;
"30379
[; ;pic18f45k80.h: 30379: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f45k80.h: 30382: typedef union {
[; ;pic18f45k80.h: 30383: struct {
[; ;pic18f45k80.h: 30384: unsigned LATC0 :1;
[; ;pic18f45k80.h: 30385: unsigned LATC1 :1;
[; ;pic18f45k80.h: 30386: unsigned LATC2 :1;
[; ;pic18f45k80.h: 30387: unsigned LATC3 :1;
[; ;pic18f45k80.h: 30388: unsigned LATC4 :1;
[; ;pic18f45k80.h: 30389: unsigned LATC5 :1;
[; ;pic18f45k80.h: 30390: unsigned LATC6 :1;
[; ;pic18f45k80.h: 30391: unsigned LATC7 :1;
[; ;pic18f45k80.h: 30392: };
[; ;pic18f45k80.h: 30393: struct {
[; ;pic18f45k80.h: 30394: unsigned LC0 :1;
[; ;pic18f45k80.h: 30395: unsigned LC1 :1;
[; ;pic18f45k80.h: 30396: unsigned LC2 :1;
[; ;pic18f45k80.h: 30397: unsigned LC3 :1;
[; ;pic18f45k80.h: 30398: unsigned LC4 :1;
[; ;pic18f45k80.h: 30399: unsigned LC5 :1;
[; ;pic18f45k80.h: 30400: unsigned LC6 :1;
[; ;pic18f45k80.h: 30401: unsigned LC7 :1;
[; ;pic18f45k80.h: 30402: };
[; ;pic18f45k80.h: 30403: } LATCbits_t;
[; ;pic18f45k80.h: 30404: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f45k80.h: 30488: extern volatile unsigned char LATD @ 0xF8C;
"30490
[; ;pic18f45k80.h: 30490: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f45k80.h: 30493: typedef union {
[; ;pic18f45k80.h: 30494: struct {
[; ;pic18f45k80.h: 30495: unsigned LATD0 :1;
[; ;pic18f45k80.h: 30496: unsigned LATD1 :1;
[; ;pic18f45k80.h: 30497: unsigned LATD2 :1;
[; ;pic18f45k80.h: 30498: unsigned LATD3 :1;
[; ;pic18f45k80.h: 30499: unsigned LATD4 :1;
[; ;pic18f45k80.h: 30500: unsigned LATD5 :1;
[; ;pic18f45k80.h: 30501: unsigned LATD6 :1;
[; ;pic18f45k80.h: 30502: unsigned LATD7 :1;
[; ;pic18f45k80.h: 30503: };
[; ;pic18f45k80.h: 30504: struct {
[; ;pic18f45k80.h: 30505: unsigned LD0 :1;
[; ;pic18f45k80.h: 30506: unsigned LD1 :1;
[; ;pic18f45k80.h: 30507: unsigned LD2 :1;
[; ;pic18f45k80.h: 30508: unsigned LD3 :1;
[; ;pic18f45k80.h: 30509: unsigned LD4 :1;
[; ;pic18f45k80.h: 30510: unsigned LD5 :1;
[; ;pic18f45k80.h: 30511: unsigned LD6 :1;
[; ;pic18f45k80.h: 30512: unsigned LD7 :1;
[; ;pic18f45k80.h: 30513: };
[; ;pic18f45k80.h: 30514: } LATDbits_t;
[; ;pic18f45k80.h: 30515: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f45k80.h: 30599: extern volatile unsigned char LATE @ 0xF8D;
"30601
[; ;pic18f45k80.h: 30601: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f45k80.h: 30604: typedef union {
[; ;pic18f45k80.h: 30605: struct {
[; ;pic18f45k80.h: 30606: unsigned LATE0 :1;
[; ;pic18f45k80.h: 30607: unsigned LATE1 :1;
[; ;pic18f45k80.h: 30608: unsigned LATE2 :1;
[; ;pic18f45k80.h: 30609: };
[; ;pic18f45k80.h: 30610: struct {
[; ;pic18f45k80.h: 30611: unsigned LE0 :1;
[; ;pic18f45k80.h: 30612: unsigned LE1 :1;
[; ;pic18f45k80.h: 30613: unsigned LE2 :1;
[; ;pic18f45k80.h: 30614: };
[; ;pic18f45k80.h: 30615: } LATEbits_t;
[; ;pic18f45k80.h: 30616: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f45k80.h: 30650: extern volatile unsigned char SLRCON @ 0xF90;
"30652
[; ;pic18f45k80.h: 30652: asm("SLRCON equ 0F90h");
[; <" SLRCON equ 0F90h ;# ">
[; ;pic18f45k80.h: 30655: typedef union {
[; ;pic18f45k80.h: 30656: struct {
[; ;pic18f45k80.h: 30657: unsigned SLRA :1;
[; ;pic18f45k80.h: 30658: unsigned SLRB :1;
[; ;pic18f45k80.h: 30659: unsigned SLRC :1;
[; ;pic18f45k80.h: 30660: unsigned SLRD :1;
[; ;pic18f45k80.h: 30661: unsigned SLRE :1;
[; ;pic18f45k80.h: 30662: };
[; ;pic18f45k80.h: 30663: } SLRCONbits_t;
[; ;pic18f45k80.h: 30664: extern volatile SLRCONbits_t SLRCONbits @ 0xF90;
[; ;pic18f45k80.h: 30693: extern volatile unsigned char ODCON @ 0xF91;
"30695
[; ;pic18f45k80.h: 30695: asm("ODCON equ 0F91h");
[; <" ODCON equ 0F91h ;# ">
[; ;pic18f45k80.h: 30698: typedef union {
[; ;pic18f45k80.h: 30699: struct {
[; ;pic18f45k80.h: 30700: unsigned U1OD :1;
[; ;pic18f45k80.h: 30701: unsigned U2OD :1;
[; ;pic18f45k80.h: 30702: unsigned CCP1OD :1;
[; ;pic18f45k80.h: 30703: unsigned CCP2OD :1;
[; ;pic18f45k80.h: 30704: unsigned CCP3OD :1;
[; ;pic18f45k80.h: 30705: unsigned CCP4OD :1;
[; ;pic18f45k80.h: 30706: unsigned CCP5OD :1;
[; ;pic18f45k80.h: 30707: unsigned SSPOD :1;
[; ;pic18f45k80.h: 30708: };
[; ;pic18f45k80.h: 30709: } ODCONbits_t;
[; ;pic18f45k80.h: 30710: extern volatile ODCONbits_t ODCONbits @ 0xF91;
[; ;pic18f45k80.h: 30754: extern volatile unsigned char TRISA @ 0xF92;
"30756
[; ;pic18f45k80.h: 30756: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f45k80.h: 30759: typedef union {
[; ;pic18f45k80.h: 30760: struct {
[; ;pic18f45k80.h: 30761: unsigned TRISA0 :1;
[; ;pic18f45k80.h: 30762: unsigned TRISA1 :1;
[; ;pic18f45k80.h: 30763: unsigned TRISA2 :1;
[; ;pic18f45k80.h: 30764: unsigned TRISA3 :1;
[; ;pic18f45k80.h: 30765: unsigned :1;
[; ;pic18f45k80.h: 30766: unsigned TRISA5 :1;
[; ;pic18f45k80.h: 30767: unsigned TRISA6 :1;
[; ;pic18f45k80.h: 30768: unsigned TRISA7 :1;
[; ;pic18f45k80.h: 30769: };
[; ;pic18f45k80.h: 30770: } TRISAbits_t;
[; ;pic18f45k80.h: 30771: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f45k80.h: 30810: extern volatile unsigned char TRISB @ 0xF93;
"30812
[; ;pic18f45k80.h: 30812: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f45k80.h: 30815: typedef union {
[; ;pic18f45k80.h: 30816: struct {
[; ;pic18f45k80.h: 30817: unsigned TRISB0 :1;
[; ;pic18f45k80.h: 30818: unsigned TRISB1 :1;
[; ;pic18f45k80.h: 30819: unsigned TRISB2 :1;
[; ;pic18f45k80.h: 30820: unsigned TRISB3 :1;
[; ;pic18f45k80.h: 30821: unsigned TRISB4 :1;
[; ;pic18f45k80.h: 30822: unsigned TRISB5 :1;
[; ;pic18f45k80.h: 30823: unsigned TRISB6 :1;
[; ;pic18f45k80.h: 30824: unsigned TRISB7 :1;
[; ;pic18f45k80.h: 30825: };
[; ;pic18f45k80.h: 30826: } TRISBbits_t;
[; ;pic18f45k80.h: 30827: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f45k80.h: 30871: extern volatile unsigned char TRISC @ 0xF94;
"30873
[; ;pic18f45k80.h: 30873: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f45k80.h: 30876: typedef union {
[; ;pic18f45k80.h: 30877: struct {
[; ;pic18f45k80.h: 30878: unsigned TRISC0 :1;
[; ;pic18f45k80.h: 30879: unsigned TRISC1 :1;
[; ;pic18f45k80.h: 30880: unsigned TRISC2 :1;
[; ;pic18f45k80.h: 30881: unsigned TRISC3 :1;
[; ;pic18f45k80.h: 30882: unsigned TRISC4 :1;
[; ;pic18f45k80.h: 30883: unsigned TRISC5 :1;
[; ;pic18f45k80.h: 30884: unsigned TRISC6 :1;
[; ;pic18f45k80.h: 30885: unsigned TRISC7 :1;
[; ;pic18f45k80.h: 30886: };
[; ;pic18f45k80.h: 30887: } TRISCbits_t;
[; ;pic18f45k80.h: 30888: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f45k80.h: 30932: extern volatile unsigned char TRISD @ 0xF95;
"30934
[; ;pic18f45k80.h: 30934: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f45k80.h: 30937: typedef union {
[; ;pic18f45k80.h: 30938: struct {
[; ;pic18f45k80.h: 30939: unsigned TRISD0 :1;
[; ;pic18f45k80.h: 30940: unsigned TRISD1 :1;
[; ;pic18f45k80.h: 30941: unsigned TRISD2 :1;
[; ;pic18f45k80.h: 30942: unsigned TRISD3 :1;
[; ;pic18f45k80.h: 30943: unsigned TRISD4 :1;
[; ;pic18f45k80.h: 30944: unsigned TRISD5 :1;
[; ;pic18f45k80.h: 30945: unsigned TRISD6 :1;
[; ;pic18f45k80.h: 30946: unsigned TRISD7 :1;
[; ;pic18f45k80.h: 30947: };
[; ;pic18f45k80.h: 30948: } TRISDbits_t;
[; ;pic18f45k80.h: 30949: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f45k80.h: 30993: extern volatile unsigned char TRISE @ 0xF96;
"30995
[; ;pic18f45k80.h: 30995: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f45k80.h: 30998: typedef union {
[; ;pic18f45k80.h: 30999: struct {
[; ;pic18f45k80.h: 31000: unsigned TRISE0 :1;
[; ;pic18f45k80.h: 31001: unsigned TRISE1 :1;
[; ;pic18f45k80.h: 31002: unsigned TRISE2 :1;
[; ;pic18f45k80.h: 31003: };
[; ;pic18f45k80.h: 31004: } TRISEbits_t;
[; ;pic18f45k80.h: 31005: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f45k80.h: 31024: extern volatile unsigned char CCPTMRS @ 0xF99;
"31026
[; ;pic18f45k80.h: 31026: asm("CCPTMRS equ 0F99h");
[; <" CCPTMRS equ 0F99h ;# ">
[; ;pic18f45k80.h: 31029: typedef union {
[; ;pic18f45k80.h: 31030: struct {
[; ;pic18f45k80.h: 31031: unsigned C1TSEL :1;
[; ;pic18f45k80.h: 31032: unsigned C2TSEL :1;
[; ;pic18f45k80.h: 31033: unsigned C3TSEL :1;
[; ;pic18f45k80.h: 31034: unsigned C4TSEL :1;
[; ;pic18f45k80.h: 31035: unsigned C5TSEL :1;
[; ;pic18f45k80.h: 31036: };
[; ;pic18f45k80.h: 31037: } CCPTMRSbits_t;
[; ;pic18f45k80.h: 31038: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0xF99;
[; ;pic18f45k80.h: 31067: extern volatile unsigned char REFOCON @ 0xF9A;
"31069
[; ;pic18f45k80.h: 31069: asm("REFOCON equ 0F9Ah");
[; <" REFOCON equ 0F9Ah ;# ">
[; ;pic18f45k80.h: 31072: typedef union {
[; ;pic18f45k80.h: 31073: struct {
[; ;pic18f45k80.h: 31074: unsigned RODIV :4;
[; ;pic18f45k80.h: 31075: unsigned ROSEL :1;
[; ;pic18f45k80.h: 31076: unsigned ROSSLP :1;
[; ;pic18f45k80.h: 31077: unsigned :1;
[; ;pic18f45k80.h: 31078: unsigned ROON :1;
[; ;pic18f45k80.h: 31079: };
[; ;pic18f45k80.h: 31080: struct {
[; ;pic18f45k80.h: 31081: unsigned RODIV0 :1;
[; ;pic18f45k80.h: 31082: unsigned RODIV1 :1;
[; ;pic18f45k80.h: 31083: unsigned RODIV2 :1;
[; ;pic18f45k80.h: 31084: unsigned RODIV3 :1;
[; ;pic18f45k80.h: 31085: };
[; ;pic18f45k80.h: 31086: } REFOCONbits_t;
[; ;pic18f45k80.h: 31087: extern volatile REFOCONbits_t REFOCONbits @ 0xF9A;
[; ;pic18f45k80.h: 31131: extern volatile unsigned char OSCTUNE @ 0xF9B;
"31133
[; ;pic18f45k80.h: 31133: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f45k80.h: 31136: typedef union {
[; ;pic18f45k80.h: 31137: struct {
[; ;pic18f45k80.h: 31138: unsigned TUN :6;
[; ;pic18f45k80.h: 31139: unsigned PLLEN :1;
[; ;pic18f45k80.h: 31140: unsigned INTSRC :1;
[; ;pic18f45k80.h: 31141: };
[; ;pic18f45k80.h: 31142: struct {
[; ;pic18f45k80.h: 31143: unsigned TUN0 :1;
[; ;pic18f45k80.h: 31144: unsigned TUN1 :1;
[; ;pic18f45k80.h: 31145: unsigned TUN2 :1;
[; ;pic18f45k80.h: 31146: unsigned TUN3 :1;
[; ;pic18f45k80.h: 31147: unsigned TUN4 :1;
[; ;pic18f45k80.h: 31148: unsigned TUN5 :1;
[; ;pic18f45k80.h: 31149: };
[; ;pic18f45k80.h: 31150: } OSCTUNEbits_t;
[; ;pic18f45k80.h: 31151: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f45k80.h: 31200: extern volatile unsigned char PSTR1CON @ 0xF9C;
"31202
[; ;pic18f45k80.h: 31202: asm("PSTR1CON equ 0F9Ch");
[; <" PSTR1CON equ 0F9Ch ;# ">
[; ;pic18f45k80.h: 31205: typedef union {
[; ;pic18f45k80.h: 31206: struct {
[; ;pic18f45k80.h: 31207: unsigned STRA :1;
[; ;pic18f45k80.h: 31208: unsigned STRB :1;
[; ;pic18f45k80.h: 31209: unsigned STRC :1;
[; ;pic18f45k80.h: 31210: unsigned STRD :1;
[; ;pic18f45k80.h: 31211: unsigned STRSYNC :1;
[; ;pic18f45k80.h: 31212: unsigned :1;
[; ;pic18f45k80.h: 31213: unsigned CMPL :2;
[; ;pic18f45k80.h: 31214: };
[; ;pic18f45k80.h: 31215: struct {
[; ;pic18f45k80.h: 31216: unsigned :6;
[; ;pic18f45k80.h: 31217: unsigned CMPL0 :1;
[; ;pic18f45k80.h: 31218: unsigned CMPL1 :1;
[; ;pic18f45k80.h: 31219: };
[; ;pic18f45k80.h: 31220: } PSTR1CONbits_t;
[; ;pic18f45k80.h: 31221: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xF9C;
[; ;pic18f45k80.h: 31265: extern volatile unsigned char PIE1 @ 0xF9D;
"31267
[; ;pic18f45k80.h: 31267: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f45k80.h: 31270: typedef union {
[; ;pic18f45k80.h: 31271: struct {
[; ;pic18f45k80.h: 31272: unsigned TMR1IE :1;
[; ;pic18f45k80.h: 31273: unsigned TMR2IE :1;
[; ;pic18f45k80.h: 31274: unsigned TMR1GIE :1;
[; ;pic18f45k80.h: 31275: unsigned SSPIE :1;
[; ;pic18f45k80.h: 31276: unsigned TX1IE :1;
[; ;pic18f45k80.h: 31277: unsigned RC1IE :1;
[; ;pic18f45k80.h: 31278: unsigned ADIE :1;
[; ;pic18f45k80.h: 31279: unsigned PSPIE :1;
[; ;pic18f45k80.h: 31280: };
[; ;pic18f45k80.h: 31281: struct {
[; ;pic18f45k80.h: 31282: unsigned :4;
[; ;pic18f45k80.h: 31283: unsigned TXIE :1;
[; ;pic18f45k80.h: 31284: unsigned RCIE :1;
[; ;pic18f45k80.h: 31285: };
[; ;pic18f45k80.h: 31286: } PIE1bits_t;
[; ;pic18f45k80.h: 31287: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f45k80.h: 31341: extern volatile unsigned char PIR1 @ 0xF9E;
"31343
[; ;pic18f45k80.h: 31343: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f45k80.h: 31346: typedef union {
[; ;pic18f45k80.h: 31347: struct {
[; ;pic18f45k80.h: 31348: unsigned TMR1IF :1;
[; ;pic18f45k80.h: 31349: unsigned TMR2IF :1;
[; ;pic18f45k80.h: 31350: unsigned TMR1GIF :1;
[; ;pic18f45k80.h: 31351: unsigned SSPIF :1;
[; ;pic18f45k80.h: 31352: unsigned TX1IF :1;
[; ;pic18f45k80.h: 31353: unsigned RC1IF :1;
[; ;pic18f45k80.h: 31354: unsigned ADIF :1;
[; ;pic18f45k80.h: 31355: unsigned PSPIF :1;
[; ;pic18f45k80.h: 31356: };
[; ;pic18f45k80.h: 31357: struct {
[; ;pic18f45k80.h: 31358: unsigned :4;
[; ;pic18f45k80.h: 31359: unsigned TXIF :1;
[; ;pic18f45k80.h: 31360: unsigned RCIF :1;
[; ;pic18f45k80.h: 31361: };
[; ;pic18f45k80.h: 31362: } PIR1bits_t;
[; ;pic18f45k80.h: 31363: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f45k80.h: 31417: extern volatile unsigned char IPR1 @ 0xF9F;
"31419
[; ;pic18f45k80.h: 31419: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f45k80.h: 31422: typedef union {
[; ;pic18f45k80.h: 31423: struct {
[; ;pic18f45k80.h: 31424: unsigned TMR1IP :1;
[; ;pic18f45k80.h: 31425: unsigned TMR2IP :1;
[; ;pic18f45k80.h: 31426: unsigned TMR1GIP :1;
[; ;pic18f45k80.h: 31427: unsigned SSPIP :1;
[; ;pic18f45k80.h: 31428: unsigned TX1IP :1;
[; ;pic18f45k80.h: 31429: unsigned RC1IP :1;
[; ;pic18f45k80.h: 31430: unsigned ADIP :1;
[; ;pic18f45k80.h: 31431: unsigned PSPIP :1;
[; ;pic18f45k80.h: 31432: };
[; ;pic18f45k80.h: 31433: struct {
[; ;pic18f45k80.h: 31434: unsigned :4;
[; ;pic18f45k80.h: 31435: unsigned TXIP :1;
[; ;pic18f45k80.h: 31436: unsigned RCIP :1;
[; ;pic18f45k80.h: 31437: };
[; ;pic18f45k80.h: 31438: } IPR1bits_t;
[; ;pic18f45k80.h: 31439: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f45k80.h: 31493: extern volatile unsigned char PIE2 @ 0xFA0;
"31495
[; ;pic18f45k80.h: 31495: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f45k80.h: 31498: typedef union {
[; ;pic18f45k80.h: 31499: struct {
[; ;pic18f45k80.h: 31500: unsigned TMR3GIE :1;
[; ;pic18f45k80.h: 31501: unsigned TMR3IE :1;
[; ;pic18f45k80.h: 31502: unsigned HLVDIE :1;
[; ;pic18f45k80.h: 31503: unsigned BCLIE :1;
[; ;pic18f45k80.h: 31504: unsigned :3;
[; ;pic18f45k80.h: 31505: unsigned OSCFIE :1;
[; ;pic18f45k80.h: 31506: };
[; ;pic18f45k80.h: 31507: struct {
[; ;pic18f45k80.h: 31508: unsigned :2;
[; ;pic18f45k80.h: 31509: unsigned LVDIE :1;
[; ;pic18f45k80.h: 31510: };
[; ;pic18f45k80.h: 31511: } PIE2bits_t;
[; ;pic18f45k80.h: 31512: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f45k80.h: 31546: extern volatile unsigned char PIR2 @ 0xFA1;
"31548
[; ;pic18f45k80.h: 31548: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f45k80.h: 31551: typedef union {
[; ;pic18f45k80.h: 31552: struct {
[; ;pic18f45k80.h: 31553: unsigned TMR3GIF :1;
[; ;pic18f45k80.h: 31554: unsigned TMR3IF :1;
[; ;pic18f45k80.h: 31555: unsigned HLVDIF :1;
[; ;pic18f45k80.h: 31556: unsigned BCLIF :1;
[; ;pic18f45k80.h: 31557: unsigned :3;
[; ;pic18f45k80.h: 31558: unsigned OSCFIF :1;
[; ;pic18f45k80.h: 31559: };
[; ;pic18f45k80.h: 31560: struct {
[; ;pic18f45k80.h: 31561: unsigned :2;
[; ;pic18f45k80.h: 31562: unsigned LVDIF :1;
[; ;pic18f45k80.h: 31563: };
[; ;pic18f45k80.h: 31564: } PIR2bits_t;
[; ;pic18f45k80.h: 31565: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f45k80.h: 31599: extern volatile unsigned char IPR2 @ 0xFA2;
"31601
[; ;pic18f45k80.h: 31601: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f45k80.h: 31604: typedef union {
[; ;pic18f45k80.h: 31605: struct {
[; ;pic18f45k80.h: 31606: unsigned TMR3GIP :1;
[; ;pic18f45k80.h: 31607: unsigned TMR3IP :1;
[; ;pic18f45k80.h: 31608: unsigned HLVDIP :1;
[; ;pic18f45k80.h: 31609: unsigned BCLIP :1;
[; ;pic18f45k80.h: 31610: unsigned :3;
[; ;pic18f45k80.h: 31611: unsigned OSCFIP :1;
[; ;pic18f45k80.h: 31612: };
[; ;pic18f45k80.h: 31613: struct {
[; ;pic18f45k80.h: 31614: unsigned :2;
[; ;pic18f45k80.h: 31615: unsigned LVDIP :1;
[; ;pic18f45k80.h: 31616: };
[; ;pic18f45k80.h: 31617: } IPR2bits_t;
[; ;pic18f45k80.h: 31618: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f45k80.h: 31652: extern volatile unsigned char PIE3 @ 0xFA3;
"31654
[; ;pic18f45k80.h: 31654: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f45k80.h: 31657: typedef union {
[; ;pic18f45k80.h: 31658: struct {
[; ;pic18f45k80.h: 31659: unsigned :1;
[; ;pic18f45k80.h: 31660: unsigned CCP1IE :1;
[; ;pic18f45k80.h: 31661: unsigned CCP2IE :1;
[; ;pic18f45k80.h: 31662: unsigned CTMUIE :1;
[; ;pic18f45k80.h: 31663: unsigned TX2IE :1;
[; ;pic18f45k80.h: 31664: unsigned RC2IE :1;
[; ;pic18f45k80.h: 31665: };
[; ;pic18f45k80.h: 31666: struct {
[; ;pic18f45k80.h: 31667: unsigned :1;
[; ;pic18f45k80.h: 31668: unsigned RXB1IE :1;
[; ;pic18f45k80.h: 31669: unsigned TXB0IE :1;
[; ;pic18f45k80.h: 31670: unsigned TXB1IE :1;
[; ;pic18f45k80.h: 31671: unsigned TXB2IE :1;
[; ;pic18f45k80.h: 31672: };
[; ;pic18f45k80.h: 31673: struct {
[; ;pic18f45k80.h: 31674: unsigned :1;
[; ;pic18f45k80.h: 31675: unsigned RXBNIE :1;
[; ;pic18f45k80.h: 31676: unsigned :2;
[; ;pic18f45k80.h: 31677: unsigned TXBNIE :1;
[; ;pic18f45k80.h: 31678: };
[; ;pic18f45k80.h: 31679: } PIE3bits_t;
[; ;pic18f45k80.h: 31680: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f45k80.h: 31739: extern volatile unsigned char PIR3 @ 0xFA4;
"31741
[; ;pic18f45k80.h: 31741: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f45k80.h: 31744: typedef union {
[; ;pic18f45k80.h: 31745: struct {
[; ;pic18f45k80.h: 31746: unsigned :1;
[; ;pic18f45k80.h: 31747: unsigned CCP1IF :1;
[; ;pic18f45k80.h: 31748: unsigned CCP2IF :1;
[; ;pic18f45k80.h: 31749: unsigned CTMUIF :1;
[; ;pic18f45k80.h: 31750: unsigned TX2IF :1;
[; ;pic18f45k80.h: 31751: unsigned RC2IF :1;
[; ;pic18f45k80.h: 31752: };
[; ;pic18f45k80.h: 31753: struct {
[; ;pic18f45k80.h: 31754: unsigned :1;
[; ;pic18f45k80.h: 31755: unsigned RXBNIF :1;
[; ;pic18f45k80.h: 31756: unsigned :2;
[; ;pic18f45k80.h: 31757: unsigned TXBNIF :1;
[; ;pic18f45k80.h: 31758: };
[; ;pic18f45k80.h: 31759: } PIR3bits_t;
[; ;pic18f45k80.h: 31760: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f45k80.h: 31799: extern volatile unsigned char IPR3 @ 0xFA5;
"31801
[; ;pic18f45k80.h: 31801: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f45k80.h: 31804: typedef union {
[; ;pic18f45k80.h: 31805: struct {
[; ;pic18f45k80.h: 31806: unsigned :1;
[; ;pic18f45k80.h: 31807: unsigned CCP1IP :1;
[; ;pic18f45k80.h: 31808: unsigned CCP2IP :1;
[; ;pic18f45k80.h: 31809: unsigned CTMUIP :1;
[; ;pic18f45k80.h: 31810: unsigned TX2IP :1;
[; ;pic18f45k80.h: 31811: unsigned RC2IP :1;
[; ;pic18f45k80.h: 31812: };
[; ;pic18f45k80.h: 31813: struct {
[; ;pic18f45k80.h: 31814: unsigned :1;
[; ;pic18f45k80.h: 31815: unsigned RXBNIP :1;
[; ;pic18f45k80.h: 31816: unsigned :2;
[; ;pic18f45k80.h: 31817: unsigned TXBNIP :1;
[; ;pic18f45k80.h: 31818: };
[; ;pic18f45k80.h: 31819: } IPR3bits_t;
[; ;pic18f45k80.h: 31820: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f45k80.h: 31859: extern volatile unsigned char RCSTA2 @ 0xFA6;
"31861
[; ;pic18f45k80.h: 31861: asm("RCSTA2 equ 0FA6h");
[; <" RCSTA2 equ 0FA6h ;# ">
[; ;pic18f45k80.h: 31864: typedef union {
[; ;pic18f45k80.h: 31865: struct {
[; ;pic18f45k80.h: 31866: unsigned RX9D :1;
[; ;pic18f45k80.h: 31867: unsigned OERR :1;
[; ;pic18f45k80.h: 31868: unsigned FERR :1;
[; ;pic18f45k80.h: 31869: unsigned ADDEN :1;
[; ;pic18f45k80.h: 31870: unsigned CREN :1;
[; ;pic18f45k80.h: 31871: unsigned SREN :1;
[; ;pic18f45k80.h: 31872: unsigned RX9 :1;
[; ;pic18f45k80.h: 31873: unsigned SPEN :1;
[; ;pic18f45k80.h: 31874: };
[; ;pic18f45k80.h: 31875: struct {
[; ;pic18f45k80.h: 31876: unsigned RX9D2 :1;
[; ;pic18f45k80.h: 31877: unsigned OERR2 :1;
[; ;pic18f45k80.h: 31878: unsigned FERR2 :1;
[; ;pic18f45k80.h: 31879: unsigned ADDEN2 :1;
[; ;pic18f45k80.h: 31880: unsigned CREN2 :1;
[; ;pic18f45k80.h: 31881: unsigned SREN2 :1;
[; ;pic18f45k80.h: 31882: unsigned RX92 :1;
[; ;pic18f45k80.h: 31883: unsigned SPEN2 :1;
[; ;pic18f45k80.h: 31884: };
[; ;pic18f45k80.h: 31885: struct {
[; ;pic18f45k80.h: 31886: unsigned RCD82 :1;
[; ;pic18f45k80.h: 31887: unsigned :5;
[; ;pic18f45k80.h: 31888: unsigned RC8_92 :1;
[; ;pic18f45k80.h: 31889: };
[; ;pic18f45k80.h: 31890: struct {
[; ;pic18f45k80.h: 31891: unsigned :6;
[; ;pic18f45k80.h: 31892: unsigned RC92 :1;
[; ;pic18f45k80.h: 31893: };
[; ;pic18f45k80.h: 31894: } RCSTA2bits_t;
[; ;pic18f45k80.h: 31895: extern volatile RCSTA2bits_t RCSTA2bits @ 0xFA6;
[; ;pic18f45k80.h: 31994: extern volatile unsigned char BAUDCON1 @ 0xFA7;
"31996
[; ;pic18f45k80.h: 31996: asm("BAUDCON1 equ 0FA7h");
[; <" BAUDCON1 equ 0FA7h ;# ">
[; ;pic18f45k80.h: 31999: typedef union {
[; ;pic18f45k80.h: 32000: struct {
[; ;pic18f45k80.h: 32001: unsigned ABDEN :1;
[; ;pic18f45k80.h: 32002: unsigned WUE :1;
[; ;pic18f45k80.h: 32003: unsigned :1;
[; ;pic18f45k80.h: 32004: unsigned BRG16 :1;
[; ;pic18f45k80.h: 32005: unsigned TXCKP :1;
[; ;pic18f45k80.h: 32006: unsigned RXDTP :1;
[; ;pic18f45k80.h: 32007: unsigned RCIDL :1;
[; ;pic18f45k80.h: 32008: unsigned ABDOVF :1;
[; ;pic18f45k80.h: 32009: };
[; ;pic18f45k80.h: 32010: struct {
[; ;pic18f45k80.h: 32011: unsigned :6;
[; ;pic18f45k80.h: 32012: unsigned RCMT :1;
[; ;pic18f45k80.h: 32013: };
[; ;pic18f45k80.h: 32014: struct {
[; ;pic18f45k80.h: 32015: unsigned ABDEN1 :1;
[; ;pic18f45k80.h: 32016: unsigned WUE1 :1;
[; ;pic18f45k80.h: 32017: unsigned :1;
[; ;pic18f45k80.h: 32018: unsigned BRG161 :1;
[; ;pic18f45k80.h: 32019: unsigned CKTXP :1;
[; ;pic18f45k80.h: 32020: unsigned DTRXP :1;
[; ;pic18f45k80.h: 32021: unsigned RCIDL1 :1;
[; ;pic18f45k80.h: 32022: unsigned ABDOVF1 :1;
[; ;pic18f45k80.h: 32023: };
[; ;pic18f45k80.h: 32024: struct {
[; ;pic18f45k80.h: 32025: unsigned :4;
[; ;pic18f45k80.h: 32026: unsigned SCKP :1;
[; ;pic18f45k80.h: 32027: unsigned DTRXP1 :1;
[; ;pic18f45k80.h: 32028: unsigned RCMT1 :1;
[; ;pic18f45k80.h: 32029: };
[; ;pic18f45k80.h: 32030: struct {
[; ;pic18f45k80.h: 32031: unsigned :4;
[; ;pic18f45k80.h: 32032: unsigned SCKP1 :1;
[; ;pic18f45k80.h: 32033: unsigned RXDTP1 :1;
[; ;pic18f45k80.h: 32034: };
[; ;pic18f45k80.h: 32035: struct {
[; ;pic18f45k80.h: 32036: unsigned :4;
[; ;pic18f45k80.h: 32037: unsigned TXCKP1 :1;
[; ;pic18f45k80.h: 32038: };
[; ;pic18f45k80.h: 32039: } BAUDCON1bits_t;
[; ;pic18f45k80.h: 32040: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFA7;
[; ;pic18f45k80.h: 32149: extern volatile unsigned char HLVDCON @ 0xFA8;
"32151
[; ;pic18f45k80.h: 32151: asm("HLVDCON equ 0FA8h");
[; <" HLVDCON equ 0FA8h ;# ">
[; ;pic18f45k80.h: 32154: typedef union {
[; ;pic18f45k80.h: 32155: struct {
[; ;pic18f45k80.h: 32156: unsigned HLVDL :4;
[; ;pic18f45k80.h: 32157: unsigned HLVDEN :1;
[; ;pic18f45k80.h: 32158: unsigned IRVST :1;
[; ;pic18f45k80.h: 32159: unsigned BGVST :1;
[; ;pic18f45k80.h: 32160: unsigned VDIRMAG :1;
[; ;pic18f45k80.h: 32161: };
[; ;pic18f45k80.h: 32162: struct {
[; ;pic18f45k80.h: 32163: unsigned HLVDL0 :1;
[; ;pic18f45k80.h: 32164: unsigned HLVDL1 :1;
[; ;pic18f45k80.h: 32165: unsigned HLVDL2 :1;
[; ;pic18f45k80.h: 32166: unsigned HLVDL3 :1;
[; ;pic18f45k80.h: 32167: };
[; ;pic18f45k80.h: 32168: } HLVDCONbits_t;
[; ;pic18f45k80.h: 32169: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFA8;
[; ;pic18f45k80.h: 32218: extern volatile unsigned char PR4 @ 0xFA9;
"32220
[; ;pic18f45k80.h: 32220: asm("PR4 equ 0FA9h");
[; <" PR4 equ 0FA9h ;# ">
[; ;pic18f45k80.h: 32223: typedef union {
[; ;pic18f45k80.h: 32224: struct {
[; ;pic18f45k80.h: 32225: unsigned PR4 :8;
[; ;pic18f45k80.h: 32226: };
[; ;pic18f45k80.h: 32227: } PR4bits_t;
[; ;pic18f45k80.h: 32228: extern volatile PR4bits_t PR4bits @ 0xFA9;
[; ;pic18f45k80.h: 32237: extern volatile unsigned char T1GCON @ 0xFAA;
"32239
[; ;pic18f45k80.h: 32239: asm("T1GCON equ 0FAAh");
[; <" T1GCON equ 0FAAh ;# ">
[; ;pic18f45k80.h: 32242: typedef union {
[; ;pic18f45k80.h: 32243: struct {
[; ;pic18f45k80.h: 32244: unsigned :3;
[; ;pic18f45k80.h: 32245: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f45k80.h: 32246: };
[; ;pic18f45k80.h: 32247: struct {
[; ;pic18f45k80.h: 32248: unsigned T1GSS :2;
[; ;pic18f45k80.h: 32249: unsigned T1GVAL :1;
[; ;pic18f45k80.h: 32250: unsigned T1GGO_nT1DONE :1;
[; ;pic18f45k80.h: 32251: unsigned T1GSPM :1;
[; ;pic18f45k80.h: 32252: unsigned T1GTM :1;
[; ;pic18f45k80.h: 32253: unsigned T1GPOL :1;
[; ;pic18f45k80.h: 32254: unsigned TMR1GE :1;
[; ;pic18f45k80.h: 32255: };
[; ;pic18f45k80.h: 32256: struct {
[; ;pic18f45k80.h: 32257: unsigned T1GSS0 :1;
[; ;pic18f45k80.h: 32258: unsigned T1GSS1 :1;
[; ;pic18f45k80.h: 32259: unsigned :1;
[; ;pic18f45k80.h: 32260: unsigned T1GGO :1;
[; ;pic18f45k80.h: 32261: };
[; ;pic18f45k80.h: 32262: struct {
[; ;pic18f45k80.h: 32263: unsigned :3;
[; ;pic18f45k80.h: 32264: unsigned NOT_T1DONE :1;
[; ;pic18f45k80.h: 32265: };
[; ;pic18f45k80.h: 32266: struct {
[; ;pic18f45k80.h: 32267: unsigned :3;
[; ;pic18f45k80.h: 32268: unsigned nT1DONE :1;
[; ;pic18f45k80.h: 32269: };
[; ;pic18f45k80.h: 32270: } T1GCONbits_t;
[; ;pic18f45k80.h: 32271: extern volatile T1GCONbits_t T1GCONbits @ 0xFAA;
[; ;pic18f45k80.h: 32340: extern volatile unsigned char RCSTA1 @ 0xFAB;
"32342
[; ;pic18f45k80.h: 32342: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f45k80.h: 32345: extern volatile unsigned char RCSTA @ 0xFAB;
"32347
[; ;pic18f45k80.h: 32347: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f45k80.h: 32350: typedef union {
[; ;pic18f45k80.h: 32351: struct {
[; ;pic18f45k80.h: 32352: unsigned RX9D :1;
[; ;pic18f45k80.h: 32353: unsigned OERR :1;
[; ;pic18f45k80.h: 32354: unsigned FERR :1;
[; ;pic18f45k80.h: 32355: unsigned ADDEN :1;
[; ;pic18f45k80.h: 32356: unsigned CREN :1;
[; ;pic18f45k80.h: 32357: unsigned SREN :1;
[; ;pic18f45k80.h: 32358: unsigned RX9 :1;
[; ;pic18f45k80.h: 32359: unsigned SPEN :1;
[; ;pic18f45k80.h: 32360: };
[; ;pic18f45k80.h: 32361: struct {
[; ;pic18f45k80.h: 32362: unsigned RCD8 :1;
[; ;pic18f45k80.h: 32363: unsigned :2;
[; ;pic18f45k80.h: 32364: unsigned ADEN :1;
[; ;pic18f45k80.h: 32365: unsigned :2;
[; ;pic18f45k80.h: 32366: unsigned RC9 :1;
[; ;pic18f45k80.h: 32367: };
[; ;pic18f45k80.h: 32368: struct {
[; ;pic18f45k80.h: 32369: unsigned :6;
[; ;pic18f45k80.h: 32370: unsigned NOT_RC8 :1;
[; ;pic18f45k80.h: 32371: };
[; ;pic18f45k80.h: 32372: struct {
[; ;pic18f45k80.h: 32373: unsigned :6;
[; ;pic18f45k80.h: 32374: unsigned nRC8 :1;
[; ;pic18f45k80.h: 32375: };
[; ;pic18f45k80.h: 32376: struct {
[; ;pic18f45k80.h: 32377: unsigned :6;
[; ;pic18f45k80.h: 32378: unsigned RC8_9 :1;
[; ;pic18f45k80.h: 32379: };
[; ;pic18f45k80.h: 32380: struct {
[; ;pic18f45k80.h: 32381: unsigned RX9D1 :1;
[; ;pic18f45k80.h: 32382: unsigned OERR1 :1;
[; ;pic18f45k80.h: 32383: unsigned FERR1 :1;
[; ;pic18f45k80.h: 32384: unsigned ADDEN1 :1;
[; ;pic18f45k80.h: 32385: unsigned CREN1 :1;
[; ;pic18f45k80.h: 32386: unsigned SREN1 :1;
[; ;pic18f45k80.h: 32387: unsigned RX91 :1;
[; ;pic18f45k80.h: 32388: unsigned SPEN1 :1;
[; ;pic18f45k80.h: 32389: };
[; ;pic18f45k80.h: 32390: struct {
[; ;pic18f45k80.h: 32391: unsigned :5;
[; ;pic18f45k80.h: 32392: unsigned SRENA :1;
[; ;pic18f45k80.h: 32393: };
[; ;pic18f45k80.h: 32394: } RCSTA1bits_t;
[; ;pic18f45k80.h: 32395: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f45k80.h: 32513: typedef union {
[; ;pic18f45k80.h: 32514: struct {
[; ;pic18f45k80.h: 32515: unsigned RX9D :1;
[; ;pic18f45k80.h: 32516: unsigned OERR :1;
[; ;pic18f45k80.h: 32517: unsigned FERR :1;
[; ;pic18f45k80.h: 32518: unsigned ADDEN :1;
[; ;pic18f45k80.h: 32519: unsigned CREN :1;
[; ;pic18f45k80.h: 32520: unsigned SREN :1;
[; ;pic18f45k80.h: 32521: unsigned RX9 :1;
[; ;pic18f45k80.h: 32522: unsigned SPEN :1;
[; ;pic18f45k80.h: 32523: };
[; ;pic18f45k80.h: 32524: struct {
[; ;pic18f45k80.h: 32525: unsigned RCD8 :1;
[; ;pic18f45k80.h: 32526: unsigned :2;
[; ;pic18f45k80.h: 32527: unsigned ADEN :1;
[; ;pic18f45k80.h: 32528: unsigned :2;
[; ;pic18f45k80.h: 32529: unsigned RC9 :1;
[; ;pic18f45k80.h: 32530: };
[; ;pic18f45k80.h: 32531: struct {
[; ;pic18f45k80.h: 32532: unsigned :6;
[; ;pic18f45k80.h: 32533: unsigned NOT_RC8 :1;
[; ;pic18f45k80.h: 32534: };
[; ;pic18f45k80.h: 32535: struct {
[; ;pic18f45k80.h: 32536: unsigned :6;
[; ;pic18f45k80.h: 32537: unsigned nRC8 :1;
[; ;pic18f45k80.h: 32538: };
[; ;pic18f45k80.h: 32539: struct {
[; ;pic18f45k80.h: 32540: unsigned :6;
[; ;pic18f45k80.h: 32541: unsigned RC8_9 :1;
[; ;pic18f45k80.h: 32542: };
[; ;pic18f45k80.h: 32543: struct {
[; ;pic18f45k80.h: 32544: unsigned RX9D1 :1;
[; ;pic18f45k80.h: 32545: unsigned OERR1 :1;
[; ;pic18f45k80.h: 32546: unsigned FERR1 :1;
[; ;pic18f45k80.h: 32547: unsigned ADDEN1 :1;
[; ;pic18f45k80.h: 32548: unsigned CREN1 :1;
[; ;pic18f45k80.h: 32549: unsigned SREN1 :1;
[; ;pic18f45k80.h: 32550: unsigned RX91 :1;
[; ;pic18f45k80.h: 32551: unsigned SPEN1 :1;
[; ;pic18f45k80.h: 32552: };
[; ;pic18f45k80.h: 32553: struct {
[; ;pic18f45k80.h: 32554: unsigned :5;
[; ;pic18f45k80.h: 32555: unsigned SRENA :1;
[; ;pic18f45k80.h: 32556: };
[; ;pic18f45k80.h: 32557: } RCSTAbits_t;
[; ;pic18f45k80.h: 32558: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f45k80.h: 32677: extern volatile unsigned char TXSTA1 @ 0xFAC;
"32679
[; ;pic18f45k80.h: 32679: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f45k80.h: 32682: extern volatile unsigned char TXSTA @ 0xFAC;
"32684
[; ;pic18f45k80.h: 32684: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f45k80.h: 32687: typedef union {
[; ;pic18f45k80.h: 32688: struct {
[; ;pic18f45k80.h: 32689: unsigned TX9D :1;
[; ;pic18f45k80.h: 32690: unsigned TRMT :1;
[; ;pic18f45k80.h: 32691: unsigned BRGH :1;
[; ;pic18f45k80.h: 32692: unsigned SENDB :1;
[; ;pic18f45k80.h: 32693: unsigned SYNC :1;
[; ;pic18f45k80.h: 32694: unsigned TXEN :1;
[; ;pic18f45k80.h: 32695: unsigned TX9 :1;
[; ;pic18f45k80.h: 32696: unsigned CSRC :1;
[; ;pic18f45k80.h: 32697: };
[; ;pic18f45k80.h: 32698: struct {
[; ;pic18f45k80.h: 32699: unsigned TXD8 :1;
[; ;pic18f45k80.h: 32700: unsigned :5;
[; ;pic18f45k80.h: 32701: unsigned TX8_9 :1;
[; ;pic18f45k80.h: 32702: };
[; ;pic18f45k80.h: 32703: struct {
[; ;pic18f45k80.h: 32704: unsigned :6;
[; ;pic18f45k80.h: 32705: unsigned NOT_TX8 :1;
[; ;pic18f45k80.h: 32706: };
[; ;pic18f45k80.h: 32707: struct {
[; ;pic18f45k80.h: 32708: unsigned :6;
[; ;pic18f45k80.h: 32709: unsigned nTX8 :1;
[; ;pic18f45k80.h: 32710: };
[; ;pic18f45k80.h: 32711: struct {
[; ;pic18f45k80.h: 32712: unsigned TX9D1 :1;
[; ;pic18f45k80.h: 32713: unsigned TRMT1 :1;
[; ;pic18f45k80.h: 32714: unsigned BRGH1 :1;
[; ;pic18f45k80.h: 32715: unsigned SENDB1 :1;
[; ;pic18f45k80.h: 32716: unsigned SYNC1 :1;
[; ;pic18f45k80.h: 32717: unsigned TXEN1 :1;
[; ;pic18f45k80.h: 32718: unsigned TX91 :1;
[; ;pic18f45k80.h: 32719: unsigned CSRC1 :1;
[; ;pic18f45k80.h: 32720: };
[; ;pic18f45k80.h: 32721: } TXSTA1bits_t;
[; ;pic18f45k80.h: 32722: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f45k80.h: 32825: typedef union {
[; ;pic18f45k80.h: 32826: struct {
[; ;pic18f45k80.h: 32827: unsigned TX9D :1;
[; ;pic18f45k80.h: 32828: unsigned TRMT :1;
[; ;pic18f45k80.h: 32829: unsigned BRGH :1;
[; ;pic18f45k80.h: 32830: unsigned SENDB :1;
[; ;pic18f45k80.h: 32831: unsigned SYNC :1;
[; ;pic18f45k80.h: 32832: unsigned TXEN :1;
[; ;pic18f45k80.h: 32833: unsigned TX9 :1;
[; ;pic18f45k80.h: 32834: unsigned CSRC :1;
[; ;pic18f45k80.h: 32835: };
[; ;pic18f45k80.h: 32836: struct {
[; ;pic18f45k80.h: 32837: unsigned TXD8 :1;
[; ;pic18f45k80.h: 32838: unsigned :5;
[; ;pic18f45k80.h: 32839: unsigned TX8_9 :1;
[; ;pic18f45k80.h: 32840: };
[; ;pic18f45k80.h: 32841: struct {
[; ;pic18f45k80.h: 32842: unsigned :6;
[; ;pic18f45k80.h: 32843: unsigned NOT_TX8 :1;
[; ;pic18f45k80.h: 32844: };
[; ;pic18f45k80.h: 32845: struct {
[; ;pic18f45k80.h: 32846: unsigned :6;
[; ;pic18f45k80.h: 32847: unsigned nTX8 :1;
[; ;pic18f45k80.h: 32848: };
[; ;pic18f45k80.h: 32849: struct {
[; ;pic18f45k80.h: 32850: unsigned TX9D1 :1;
[; ;pic18f45k80.h: 32851: unsigned TRMT1 :1;
[; ;pic18f45k80.h: 32852: unsigned BRGH1 :1;
[; ;pic18f45k80.h: 32853: unsigned SENDB1 :1;
[; ;pic18f45k80.h: 32854: unsigned SYNC1 :1;
[; ;pic18f45k80.h: 32855: unsigned TXEN1 :1;
[; ;pic18f45k80.h: 32856: unsigned TX91 :1;
[; ;pic18f45k80.h: 32857: unsigned CSRC1 :1;
[; ;pic18f45k80.h: 32858: };
[; ;pic18f45k80.h: 32859: } TXSTAbits_t;
[; ;pic18f45k80.h: 32860: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f45k80.h: 32964: extern volatile unsigned char TXREG1 @ 0xFAD;
"32966
[; ;pic18f45k80.h: 32966: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f45k80.h: 32969: extern volatile unsigned char TXREG @ 0xFAD;
"32971
[; ;pic18f45k80.h: 32971: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f45k80.h: 32974: typedef union {
[; ;pic18f45k80.h: 32975: struct {
[; ;pic18f45k80.h: 32976: unsigned TXREG1 :8;
[; ;pic18f45k80.h: 32977: };
[; ;pic18f45k80.h: 32978: } TXREG1bits_t;
[; ;pic18f45k80.h: 32979: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f45k80.h: 32987: typedef union {
[; ;pic18f45k80.h: 32988: struct {
[; ;pic18f45k80.h: 32989: unsigned TXREG1 :8;
[; ;pic18f45k80.h: 32990: };
[; ;pic18f45k80.h: 32991: } TXREGbits_t;
[; ;pic18f45k80.h: 32992: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f45k80.h: 33001: extern volatile unsigned char RCREG1 @ 0xFAE;
"33003
[; ;pic18f45k80.h: 33003: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f45k80.h: 33006: extern volatile unsigned char RCREG @ 0xFAE;
"33008
[; ;pic18f45k80.h: 33008: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f45k80.h: 33011: typedef union {
[; ;pic18f45k80.h: 33012: struct {
[; ;pic18f45k80.h: 33013: unsigned RCREG1 :8;
[; ;pic18f45k80.h: 33014: };
[; ;pic18f45k80.h: 33015: } RCREG1bits_t;
[; ;pic18f45k80.h: 33016: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f45k80.h: 33024: typedef union {
[; ;pic18f45k80.h: 33025: struct {
[; ;pic18f45k80.h: 33026: unsigned RCREG1 :8;
[; ;pic18f45k80.h: 33027: };
[; ;pic18f45k80.h: 33028: } RCREGbits_t;
[; ;pic18f45k80.h: 33029: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f45k80.h: 33038: extern volatile unsigned char SPBRG1 @ 0xFAF;
"33040
[; ;pic18f45k80.h: 33040: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f45k80.h: 33043: extern volatile unsigned char SPBRG @ 0xFAF;
"33045
[; ;pic18f45k80.h: 33045: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f45k80.h: 33048: typedef union {
[; ;pic18f45k80.h: 33049: struct {
[; ;pic18f45k80.h: 33050: unsigned SPBRG1 :8;
[; ;pic18f45k80.h: 33051: };
[; ;pic18f45k80.h: 33052: } SPBRG1bits_t;
[; ;pic18f45k80.h: 33053: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f45k80.h: 33061: typedef union {
[; ;pic18f45k80.h: 33062: struct {
[; ;pic18f45k80.h: 33063: unsigned SPBRG1 :8;
[; ;pic18f45k80.h: 33064: };
[; ;pic18f45k80.h: 33065: } SPBRGbits_t;
[; ;pic18f45k80.h: 33066: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f45k80.h: 33075: extern volatile unsigned char T3GCON @ 0xFB0;
"33077
[; ;pic18f45k80.h: 33077: asm("T3GCON equ 0FB0h");
[; <" T3GCON equ 0FB0h ;# ">
[; ;pic18f45k80.h: 33080: typedef union {
[; ;pic18f45k80.h: 33081: struct {
[; ;pic18f45k80.h: 33082: unsigned :3;
[; ;pic18f45k80.h: 33083: unsigned T3GGO_NOT_T3DONE :1;
[; ;pic18f45k80.h: 33084: };
[; ;pic18f45k80.h: 33085: struct {
[; ;pic18f45k80.h: 33086: unsigned T3GSS :2;
[; ;pic18f45k80.h: 33087: unsigned T3GVAL :1;
[; ;pic18f45k80.h: 33088: unsigned T3GGO_nT3DONE :1;
[; ;pic18f45k80.h: 33089: unsigned T3GSPM :1;
[; ;pic18f45k80.h: 33090: unsigned T3GTM :1;
[; ;pic18f45k80.h: 33091: unsigned T3GPOL :1;
[; ;pic18f45k80.h: 33092: unsigned TMR3GE :1;
[; ;pic18f45k80.h: 33093: };
[; ;pic18f45k80.h: 33094: struct {
[; ;pic18f45k80.h: 33095: unsigned T3GSS0 :1;
[; ;pic18f45k80.h: 33096: unsigned T3GSS1 :1;
[; ;pic18f45k80.h: 33097: unsigned :1;
[; ;pic18f45k80.h: 33098: unsigned T3GGO :1;
[; ;pic18f45k80.h: 33099: };
[; ;pic18f45k80.h: 33100: struct {
[; ;pic18f45k80.h: 33101: unsigned :3;
[; ;pic18f45k80.h: 33102: unsigned NOT_T3DONE :1;
[; ;pic18f45k80.h: 33103: };
[; ;pic18f45k80.h: 33104: struct {
[; ;pic18f45k80.h: 33105: unsigned :3;
[; ;pic18f45k80.h: 33106: unsigned nT3DONE :1;
[; ;pic18f45k80.h: 33107: };
[; ;pic18f45k80.h: 33108: } T3GCONbits_t;
[; ;pic18f45k80.h: 33109: extern volatile T3GCONbits_t T3GCONbits @ 0xFB0;
[; ;pic18f45k80.h: 33178: extern volatile unsigned char T3CON @ 0xFB1;
"33180
[; ;pic18f45k80.h: 33180: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f45k80.h: 33183: typedef union {
[; ;pic18f45k80.h: 33184: struct {
[; ;pic18f45k80.h: 33185: unsigned :2;
[; ;pic18f45k80.h: 33186: unsigned NOT_T3SYNC :1;
[; ;pic18f45k80.h: 33187: };
[; ;pic18f45k80.h: 33188: struct {
[; ;pic18f45k80.h: 33189: unsigned TMR3ON :1;
[; ;pic18f45k80.h: 33190: unsigned RD16 :1;
[; ;pic18f45k80.h: 33191: unsigned nT3SYNC :1;
[; ;pic18f45k80.h: 33192: unsigned SOSCEN :1;
[; ;pic18f45k80.h: 33193: unsigned T3CKPS :2;
[; ;pic18f45k80.h: 33194: unsigned TMR3CS :2;
[; ;pic18f45k80.h: 33195: };
[; ;pic18f45k80.h: 33196: struct {
[; ;pic18f45k80.h: 33197: unsigned :4;
[; ;pic18f45k80.h: 33198: unsigned T3CKPS0 :1;
[; ;pic18f45k80.h: 33199: unsigned T3CKPS1 :1;
[; ;pic18f45k80.h: 33200: unsigned TMR3CS0 :1;
[; ;pic18f45k80.h: 33201: unsigned TMR3CS1 :1;
[; ;pic18f45k80.h: 33202: };
[; ;pic18f45k80.h: 33203: struct {
[; ;pic18f45k80.h: 33204: unsigned :3;
[; ;pic18f45k80.h: 33205: unsigned SOSCEN3 :1;
[; ;pic18f45k80.h: 33206: unsigned :3;
[; ;pic18f45k80.h: 33207: unsigned RD163 :1;
[; ;pic18f45k80.h: 33208: };
[; ;pic18f45k80.h: 33209: struct {
[; ;pic18f45k80.h: 33210: unsigned :7;
[; ;pic18f45k80.h: 33211: unsigned T3RD16 :1;
[; ;pic18f45k80.h: 33212: };
[; ;pic18f45k80.h: 33213: } T3CONbits_t;
[; ;pic18f45k80.h: 33214: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f45k80.h: 33288: extern volatile unsigned short TMR3 @ 0xFB2;
"33290
[; ;pic18f45k80.h: 33290: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f45k80.h: 33294: extern volatile unsigned char TMR3L @ 0xFB2;
"33296
[; ;pic18f45k80.h: 33296: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f45k80.h: 33299: typedef union {
[; ;pic18f45k80.h: 33300: struct {
[; ;pic18f45k80.h: 33301: unsigned TMR3L :8;
[; ;pic18f45k80.h: 33302: };
[; ;pic18f45k80.h: 33303: } TMR3Lbits_t;
[; ;pic18f45k80.h: 33304: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f45k80.h: 33313: extern volatile unsigned char TMR3H @ 0xFB3;
"33315
[; ;pic18f45k80.h: 33315: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f45k80.h: 33318: typedef union {
[; ;pic18f45k80.h: 33319: struct {
[; ;pic18f45k80.h: 33320: unsigned TMR3H :8;
[; ;pic18f45k80.h: 33321: };
[; ;pic18f45k80.h: 33322: } TMR3Hbits_t;
[; ;pic18f45k80.h: 33323: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f45k80.h: 33332: extern volatile unsigned char CMSTAT @ 0xFB4;
"33334
[; ;pic18f45k80.h: 33334: asm("CMSTAT equ 0FB4h");
[; <" CMSTAT equ 0FB4h ;# ">
[; ;pic18f45k80.h: 33337: extern volatile unsigned char CMSTATUS @ 0xFB4;
"33339
[; ;pic18f45k80.h: 33339: asm("CMSTATUS equ 0FB4h");
[; <" CMSTATUS equ 0FB4h ;# ">
[; ;pic18f45k80.h: 33342: typedef union {
[; ;pic18f45k80.h: 33343: struct {
[; ;pic18f45k80.h: 33344: unsigned :6;
[; ;pic18f45k80.h: 33345: unsigned CMP1OUT :1;
[; ;pic18f45k80.h: 33346: unsigned CMP2OUT :1;
[; ;pic18f45k80.h: 33347: };
[; ;pic18f45k80.h: 33348: struct {
[; ;pic18f45k80.h: 33349: unsigned :6;
[; ;pic18f45k80.h: 33350: unsigned C2OUT :1;
[; ;pic18f45k80.h: 33351: unsigned C3OUT :1;
[; ;pic18f45k80.h: 33352: };
[; ;pic18f45k80.h: 33353: } CMSTATbits_t;
[; ;pic18f45k80.h: 33354: extern volatile CMSTATbits_t CMSTATbits @ 0xFB4;
[; ;pic18f45k80.h: 33377: typedef union {
[; ;pic18f45k80.h: 33378: struct {
[; ;pic18f45k80.h: 33379: unsigned :6;
[; ;pic18f45k80.h: 33380: unsigned CMP1OUT :1;
[; ;pic18f45k80.h: 33381: unsigned CMP2OUT :1;
[; ;pic18f45k80.h: 33382: };
[; ;pic18f45k80.h: 33383: struct {
[; ;pic18f45k80.h: 33384: unsigned :6;
[; ;pic18f45k80.h: 33385: unsigned C2OUT :1;
[; ;pic18f45k80.h: 33386: unsigned C3OUT :1;
[; ;pic18f45k80.h: 33387: };
[; ;pic18f45k80.h: 33388: } CMSTATUSbits_t;
[; ;pic18f45k80.h: 33389: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xFB4;
[; ;pic18f45k80.h: 33413: extern volatile unsigned char CVRCON @ 0xFB5;
"33415
[; ;pic18f45k80.h: 33415: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f45k80.h: 33418: typedef union {
[; ;pic18f45k80.h: 33419: struct {
[; ;pic18f45k80.h: 33420: unsigned CVR :5;
[; ;pic18f45k80.h: 33421: unsigned CVRSS :1;
[; ;pic18f45k80.h: 33422: unsigned CVROE :1;
[; ;pic18f45k80.h: 33423: unsigned CVREN :1;
[; ;pic18f45k80.h: 33424: };
[; ;pic18f45k80.h: 33425: struct {
[; ;pic18f45k80.h: 33426: unsigned CVR0 :1;
[; ;pic18f45k80.h: 33427: unsigned CVR1 :1;
[; ;pic18f45k80.h: 33428: unsigned CVR2 :1;
[; ;pic18f45k80.h: 33429: unsigned CVR3 :1;
[; ;pic18f45k80.h: 33430: unsigned CVR4 :1;
[; ;pic18f45k80.h: 33431: };
[; ;pic18f45k80.h: 33432: struct {
[; ;pic18f45k80.h: 33433: unsigned :5;
[; ;pic18f45k80.h: 33434: unsigned CVRR :1;
[; ;pic18f45k80.h: 33435: unsigned CVROEN :1;
[; ;pic18f45k80.h: 33436: };
[; ;pic18f45k80.h: 33437: } CVRCONbits_t;
[; ;pic18f45k80.h: 33438: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f45k80.h: 33497: extern volatile unsigned char PIE4 @ 0xFB6;
"33499
[; ;pic18f45k80.h: 33499: asm("PIE4 equ 0FB6h");
[; <" PIE4 equ 0FB6h ;# ">
[; ;pic18f45k80.h: 33502: typedef union {
[; ;pic18f45k80.h: 33503: struct {
[; ;pic18f45k80.h: 33504: unsigned CCP3IE :1;
[; ;pic18f45k80.h: 33505: unsigned CCP4IE :1;
[; ;pic18f45k80.h: 33506: unsigned CCP5IE :1;
[; ;pic18f45k80.h: 33507: unsigned :1;
[; ;pic18f45k80.h: 33508: unsigned CMP1IE :1;
[; ;pic18f45k80.h: 33509: unsigned CMP2IE :1;
[; ;pic18f45k80.h: 33510: unsigned EEIE :1;
[; ;pic18f45k80.h: 33511: unsigned TMR4IE :1;
[; ;pic18f45k80.h: 33512: };
[; ;pic18f45k80.h: 33513: } PIE4bits_t;
[; ;pic18f45k80.h: 33514: extern volatile PIE4bits_t PIE4bits @ 0xFB6;
[; ;pic18f45k80.h: 33553: extern volatile unsigned char PIR4 @ 0xFB7;
"33555
[; ;pic18f45k80.h: 33555: asm("PIR4 equ 0FB7h");
[; <" PIR4 equ 0FB7h ;# ">
[; ;pic18f45k80.h: 33558: typedef union {
[; ;pic18f45k80.h: 33559: struct {
[; ;pic18f45k80.h: 33560: unsigned CCP3IF :1;
[; ;pic18f45k80.h: 33561: unsigned CCP4IF :1;
[; ;pic18f45k80.h: 33562: unsigned CCP5IF :1;
[; ;pic18f45k80.h: 33563: unsigned :1;
[; ;pic18f45k80.h: 33564: unsigned CMP1IF :1;
[; ;pic18f45k80.h: 33565: unsigned CMP2IF :1;
[; ;pic18f45k80.h: 33566: unsigned EEIF :1;
[; ;pic18f45k80.h: 33567: unsigned TMR4IF :1;
[; ;pic18f45k80.h: 33568: };
[; ;pic18f45k80.h: 33569: } PIR4bits_t;
[; ;pic18f45k80.h: 33570: extern volatile PIR4bits_t PIR4bits @ 0xFB7;
[; ;pic18f45k80.h: 33609: extern volatile unsigned char IPR4 @ 0xFB8;
"33611
[; ;pic18f45k80.h: 33611: asm("IPR4 equ 0FB8h");
[; <" IPR4 equ 0FB8h ;# ">
[; ;pic18f45k80.h: 33614: typedef union {
[; ;pic18f45k80.h: 33615: struct {
[; ;pic18f45k80.h: 33616: unsigned CCP3IP :1;
[; ;pic18f45k80.h: 33617: unsigned CCP4IP :1;
[; ;pic18f45k80.h: 33618: unsigned CCP5IP :1;
[; ;pic18f45k80.h: 33619: unsigned :1;
[; ;pic18f45k80.h: 33620: unsigned CMP1IP :1;
[; ;pic18f45k80.h: 33621: unsigned CMP2IP :1;
[; ;pic18f45k80.h: 33622: unsigned EEIP :1;
[; ;pic18f45k80.h: 33623: unsigned TMR4IP :1;
[; ;pic18f45k80.h: 33624: };
[; ;pic18f45k80.h: 33625: struct {
[; ;pic18f45k80.h: 33626: unsigned CCIP3IP :1;
[; ;pic18f45k80.h: 33627: };
[; ;pic18f45k80.h: 33628: } IPR4bits_t;
[; ;pic18f45k80.h: 33629: extern volatile IPR4bits_t IPR4bits @ 0xFB8;
[; ;pic18f45k80.h: 33673: extern volatile unsigned char BAUDCON2 @ 0xFB9;
"33675
[; ;pic18f45k80.h: 33675: asm("BAUDCON2 equ 0FB9h");
[; <" BAUDCON2 equ 0FB9h ;# ">
[; ;pic18f45k80.h: 33678: typedef union {
[; ;pic18f45k80.h: 33679: struct {
[; ;pic18f45k80.h: 33680: unsigned ABDEN :1;
[; ;pic18f45k80.h: 33681: unsigned WUE :1;
[; ;pic18f45k80.h: 33682: unsigned :1;
[; ;pic18f45k80.h: 33683: unsigned BRG16 :1;
[; ;pic18f45k80.h: 33684: unsigned TXCKP :1;
[; ;pic18f45k80.h: 33685: unsigned RXDTP :1;
[; ;pic18f45k80.h: 33686: unsigned RCIDL :1;
[; ;pic18f45k80.h: 33687: unsigned ABDOVF :1;
[; ;pic18f45k80.h: 33688: };
[; ;pic18f45k80.h: 33689: struct {
[; ;pic18f45k80.h: 33690: unsigned :6;
[; ;pic18f45k80.h: 33691: unsigned RCMT :1;
[; ;pic18f45k80.h: 33692: };
[; ;pic18f45k80.h: 33693: struct {
[; ;pic18f45k80.h: 33694: unsigned ABDEN2 :1;
[; ;pic18f45k80.h: 33695: unsigned WUE2 :1;
[; ;pic18f45k80.h: 33696: unsigned :1;
[; ;pic18f45k80.h: 33697: unsigned BRG162 :1;
[; ;pic18f45k80.h: 33698: unsigned SCKP2 :1;
[; ;pic18f45k80.h: 33699: unsigned DTRXP2 :1;
[; ;pic18f45k80.h: 33700: unsigned RCIDL2 :1;
[; ;pic18f45k80.h: 33701: unsigned ABDOVF2 :1;
[; ;pic18f45k80.h: 33702: };
[; ;pic18f45k80.h: 33703: struct {
[; ;pic18f45k80.h: 33704: unsigned :4;
[; ;pic18f45k80.h: 33705: unsigned TXCKP2 :1;
[; ;pic18f45k80.h: 33706: unsigned RXDTP2 :1;
[; ;pic18f45k80.h: 33707: unsigned RCMT2 :1;
[; ;pic18f45k80.h: 33708: };
[; ;pic18f45k80.h: 33709: } BAUDCON2bits_t;
[; ;pic18f45k80.h: 33710: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xFB9;
[; ;pic18f45k80.h: 33804: extern volatile unsigned char TXSTA2 @ 0xFBA;
"33806
[; ;pic18f45k80.h: 33806: asm("TXSTA2 equ 0FBAh");
[; <" TXSTA2 equ 0FBAh ;# ">
[; ;pic18f45k80.h: 33809: typedef union {
[; ;pic18f45k80.h: 33810: struct {
[; ;pic18f45k80.h: 33811: unsigned TX9D :1;
[; ;pic18f45k80.h: 33812: unsigned TRMT :1;
[; ;pic18f45k80.h: 33813: unsigned BRGH :1;
[; ;pic18f45k80.h: 33814: unsigned SENDB :1;
[; ;pic18f45k80.h: 33815: unsigned SYNC :1;
[; ;pic18f45k80.h: 33816: unsigned TXEN :1;
[; ;pic18f45k80.h: 33817: unsigned TX9 :1;
[; ;pic18f45k80.h: 33818: unsigned CSRC :1;
[; ;pic18f45k80.h: 33819: };
[; ;pic18f45k80.h: 33820: struct {
[; ;pic18f45k80.h: 33821: unsigned TX9D2 :1;
[; ;pic18f45k80.h: 33822: unsigned TRMT2 :1;
[; ;pic18f45k80.h: 33823: unsigned BRGH2 :1;
[; ;pic18f45k80.h: 33824: unsigned SENDB2 :1;
[; ;pic18f45k80.h: 33825: unsigned SYNC2 :1;
[; ;pic18f45k80.h: 33826: unsigned TXEN2 :1;
[; ;pic18f45k80.h: 33827: unsigned TX92 :1;
[; ;pic18f45k80.h: 33828: unsigned CSRC2 :1;
[; ;pic18f45k80.h: 33829: };
[; ;pic18f45k80.h: 33830: struct {
[; ;pic18f45k80.h: 33831: unsigned TXD82 :1;
[; ;pic18f45k80.h: 33832: unsigned :5;
[; ;pic18f45k80.h: 33833: unsigned TX8_92 :1;
[; ;pic18f45k80.h: 33834: };
[; ;pic18f45k80.h: 33835: } TXSTA2bits_t;
[; ;pic18f45k80.h: 33836: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFBA;
[; ;pic18f45k80.h: 33930: extern volatile unsigned char CCP1CON @ 0xFBB;
"33932
[; ;pic18f45k80.h: 33932: asm("CCP1CON equ 0FBBh");
[; <" CCP1CON equ 0FBBh ;# ">
[; ;pic18f45k80.h: 33935: extern volatile unsigned char ECCP1CON @ 0xFBB;
"33937
[; ;pic18f45k80.h: 33937: asm("ECCP1CON equ 0FBBh");
[; <" ECCP1CON equ 0FBBh ;# ">
[; ;pic18f45k80.h: 33940: typedef union {
[; ;pic18f45k80.h: 33941: struct {
[; ;pic18f45k80.h: 33942: unsigned CCP1M :4;
[; ;pic18f45k80.h: 33943: unsigned DC1B :2;
[; ;pic18f45k80.h: 33944: unsigned P1M :2;
[; ;pic18f45k80.h: 33945: };
[; ;pic18f45k80.h: 33946: struct {
[; ;pic18f45k80.h: 33947: unsigned CCP1M0 :1;
[; ;pic18f45k80.h: 33948: unsigned CCP1M1 :1;
[; ;pic18f45k80.h: 33949: unsigned CCP1M2 :1;
[; ;pic18f45k80.h: 33950: unsigned CCP1M3 :1;
[; ;pic18f45k80.h: 33951: unsigned DC1B0 :1;
[; ;pic18f45k80.h: 33952: unsigned DC1B1 :1;
[; ;pic18f45k80.h: 33953: unsigned P1M0 :1;
[; ;pic18f45k80.h: 33954: unsigned P1M1 :1;
[; ;pic18f45k80.h: 33955: };
[; ;pic18f45k80.h: 33956: struct {
[; ;pic18f45k80.h: 33957: unsigned :4;
[; ;pic18f45k80.h: 33958: unsigned CCP1Y :1;
[; ;pic18f45k80.h: 33959: unsigned CCP1X :1;
[; ;pic18f45k80.h: 33960: };
[; ;pic18f45k80.h: 33961: } CCP1CONbits_t;
[; ;pic18f45k80.h: 33962: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBB;
[; ;pic18f45k80.h: 34030: typedef union {
[; ;pic18f45k80.h: 34031: struct {
[; ;pic18f45k80.h: 34032: unsigned CCP1M :4;
[; ;pic18f45k80.h: 34033: unsigned DC1B :2;
[; ;pic18f45k80.h: 34034: unsigned P1M :2;
[; ;pic18f45k80.h: 34035: };
[; ;pic18f45k80.h: 34036: struct {
[; ;pic18f45k80.h: 34037: unsigned CCP1M0 :1;
[; ;pic18f45k80.h: 34038: unsigned CCP1M1 :1;
[; ;pic18f45k80.h: 34039: unsigned CCP1M2 :1;
[; ;pic18f45k80.h: 34040: unsigned CCP1M3 :1;
[; ;pic18f45k80.h: 34041: unsigned DC1B0 :1;
[; ;pic18f45k80.h: 34042: unsigned DC1B1 :1;
[; ;pic18f45k80.h: 34043: unsigned P1M0 :1;
[; ;pic18f45k80.h: 34044: unsigned P1M1 :1;
[; ;pic18f45k80.h: 34045: };
[; ;pic18f45k80.h: 34046: struct {
[; ;pic18f45k80.h: 34047: unsigned :4;
[; ;pic18f45k80.h: 34048: unsigned CCP1Y :1;
[; ;pic18f45k80.h: 34049: unsigned CCP1X :1;
[; ;pic18f45k80.h: 34050: };
[; ;pic18f45k80.h: 34051: } ECCP1CONbits_t;
[; ;pic18f45k80.h: 34052: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBB;
[; ;pic18f45k80.h: 34121: extern volatile unsigned short CCPR1 @ 0xFBC;
"34123
[; ;pic18f45k80.h: 34123: asm("CCPR1 equ 0FBCh");
[; <" CCPR1 equ 0FBCh ;# ">
[; ;pic18f45k80.h: 34127: extern volatile unsigned char CCPR1L @ 0xFBC;
"34129
[; ;pic18f45k80.h: 34129: asm("CCPR1L equ 0FBCh");
[; <" CCPR1L equ 0FBCh ;# ">
[; ;pic18f45k80.h: 34132: typedef union {
[; ;pic18f45k80.h: 34133: struct {
[; ;pic18f45k80.h: 34134: unsigned CCPR1L :8;
[; ;pic18f45k80.h: 34135: };
[; ;pic18f45k80.h: 34136: } CCPR1Lbits_t;
[; ;pic18f45k80.h: 34137: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBC;
[; ;pic18f45k80.h: 34146: extern volatile unsigned char CCPR1H @ 0xFBD;
"34148
[; ;pic18f45k80.h: 34148: asm("CCPR1H equ 0FBDh");
[; <" CCPR1H equ 0FBDh ;# ">
[; ;pic18f45k80.h: 34151: typedef union {
[; ;pic18f45k80.h: 34152: struct {
[; ;pic18f45k80.h: 34153: unsigned CCPR1H :8;
[; ;pic18f45k80.h: 34154: };
[; ;pic18f45k80.h: 34155: } CCPR1Hbits_t;
[; ;pic18f45k80.h: 34156: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBD;
[; ;pic18f45k80.h: 34165: extern volatile unsigned char ECCP1DEL @ 0xFBE;
"34167
[; ;pic18f45k80.h: 34167: asm("ECCP1DEL equ 0FBEh");
[; <" ECCP1DEL equ 0FBEh ;# ">
[; ;pic18f45k80.h: 34170: extern volatile unsigned char PWM1CON @ 0xFBE;
"34172
[; ;pic18f45k80.h: 34172: asm("PWM1CON equ 0FBEh");
[; <" PWM1CON equ 0FBEh ;# ">
[; ;pic18f45k80.h: 34175: typedef union {
[; ;pic18f45k80.h: 34176: struct {
[; ;pic18f45k80.h: 34177: unsigned P1DC :7;
[; ;pic18f45k80.h: 34178: unsigned P1RSEN :1;
[; ;pic18f45k80.h: 34179: };
[; ;pic18f45k80.h: 34180: struct {
[; ;pic18f45k80.h: 34181: unsigned P1DC0 :1;
[; ;pic18f45k80.h: 34182: unsigned P1DC1 :1;
[; ;pic18f45k80.h: 34183: unsigned P1DC2 :1;
[; ;pic18f45k80.h: 34184: unsigned P1DC3 :1;
[; ;pic18f45k80.h: 34185: unsigned P1DC4 :1;
[; ;pic18f45k80.h: 34186: unsigned P1DC5 :1;
[; ;pic18f45k80.h: 34187: unsigned P1DC6 :1;
[; ;pic18f45k80.h: 34188: };
[; ;pic18f45k80.h: 34189: } ECCP1DELbits_t;
[; ;pic18f45k80.h: 34190: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBE;
[; ;pic18f45k80.h: 34238: typedef union {
[; ;pic18f45k80.h: 34239: struct {
[; ;pic18f45k80.h: 34240: unsigned P1DC :7;
[; ;pic18f45k80.h: 34241: unsigned P1RSEN :1;
[; ;pic18f45k80.h: 34242: };
[; ;pic18f45k80.h: 34243: struct {
[; ;pic18f45k80.h: 34244: unsigned P1DC0 :1;
[; ;pic18f45k80.h: 34245: unsigned P1DC1 :1;
[; ;pic18f45k80.h: 34246: unsigned P1DC2 :1;
[; ;pic18f45k80.h: 34247: unsigned P1DC3 :1;
[; ;pic18f45k80.h: 34248: unsigned P1DC4 :1;
[; ;pic18f45k80.h: 34249: unsigned P1DC5 :1;
[; ;pic18f45k80.h: 34250: unsigned P1DC6 :1;
[; ;pic18f45k80.h: 34251: };
[; ;pic18f45k80.h: 34252: } PWM1CONbits_t;
[; ;pic18f45k80.h: 34253: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBE;
[; ;pic18f45k80.h: 34302: extern volatile unsigned char ECCP1AS @ 0xFBF;
"34304
[; ;pic18f45k80.h: 34304: asm("ECCP1AS equ 0FBFh");
[; <" ECCP1AS equ 0FBFh ;# ">
[; ;pic18f45k80.h: 34307: typedef union {
[; ;pic18f45k80.h: 34308: struct {
[; ;pic18f45k80.h: 34309: unsigned PSS1BD :2;
[; ;pic18f45k80.h: 34310: unsigned PSS1AC :2;
[; ;pic18f45k80.h: 34311: unsigned ECCP1AS :3;
[; ;pic18f45k80.h: 34312: unsigned ECCP1ASE :1;
[; ;pic18f45k80.h: 34313: };
[; ;pic18f45k80.h: 34314: struct {
[; ;pic18f45k80.h: 34315: unsigned PSS1BD0 :1;
[; ;pic18f45k80.h: 34316: unsigned PSS1BD1 :1;
[; ;pic18f45k80.h: 34317: unsigned PSS1AC0 :1;
[; ;pic18f45k80.h: 34318: unsigned PSS1AC1 :1;
[; ;pic18f45k80.h: 34319: unsigned ECCP1AS0 :1;
[; ;pic18f45k80.h: 34320: unsigned ECCP1AS1 :1;
[; ;pic18f45k80.h: 34321: unsigned ECCP1AS2 :1;
[; ;pic18f45k80.h: 34322: };
[; ;pic18f45k80.h: 34323: } ECCP1ASbits_t;
[; ;pic18f45k80.h: 34324: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBF;
[; ;pic18f45k80.h: 34383: extern volatile unsigned char ADCON2 @ 0xFC0;
"34385
[; ;pic18f45k80.h: 34385: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f45k80.h: 34388: typedef union {
[; ;pic18f45k80.h: 34389: struct {
[; ;pic18f45k80.h: 34390: unsigned ADCS :3;
[; ;pic18f45k80.h: 34391: unsigned ACQT :3;
[; ;pic18f45k80.h: 34392: unsigned :1;
[; ;pic18f45k80.h: 34393: unsigned ADFM :1;
[; ;pic18f45k80.h: 34394: };
[; ;pic18f45k80.h: 34395: struct {
[; ;pic18f45k80.h: 34396: unsigned ADCS0 :1;
[; ;pic18f45k80.h: 34397: unsigned ADCS1 :1;
[; ;pic18f45k80.h: 34398: unsigned ADCS2 :1;
[; ;pic18f45k80.h: 34399: unsigned ACQT0 :1;
[; ;pic18f45k80.h: 34400: unsigned ACQT1 :1;
[; ;pic18f45k80.h: 34401: unsigned ACQT2 :1;
[; ;pic18f45k80.h: 34402: };
[; ;pic18f45k80.h: 34403: } ADCON2bits_t;
[; ;pic18f45k80.h: 34404: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f45k80.h: 34453: extern volatile unsigned char ADCON1 @ 0xFC1;
"34455
[; ;pic18f45k80.h: 34455: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f45k80.h: 34458: typedef union {
[; ;pic18f45k80.h: 34459: struct {
[; ;pic18f45k80.h: 34460: unsigned CHSN :3;
[; ;pic18f45k80.h: 34461: unsigned VNCFG :1;
[; ;pic18f45k80.h: 34462: unsigned VCFG :2;
[; ;pic18f45k80.h: 34463: unsigned TRIGSEL :2;
[; ;pic18f45k80.h: 34464: };
[; ;pic18f45k80.h: 34465: struct {
[; ;pic18f45k80.h: 34466: unsigned CHSN0 :1;
[; ;pic18f45k80.h: 34467: unsigned CHSN1 :1;
[; ;pic18f45k80.h: 34468: unsigned CHSN2 :1;
[; ;pic18f45k80.h: 34469: unsigned :1;
[; ;pic18f45k80.h: 34470: unsigned VCFG0 :1;
[; ;pic18f45k80.h: 34471: unsigned VCFG1 :1;
[; ;pic18f45k80.h: 34472: unsigned TRIGSEL0 :1;
[; ;pic18f45k80.h: 34473: unsigned TRIGSEL1 :1;
[; ;pic18f45k80.h: 34474: };
[; ;pic18f45k80.h: 34475: struct {
[; ;pic18f45k80.h: 34476: unsigned :3;
[; ;pic18f45k80.h: 34477: unsigned CHSN3 :1;
[; ;pic18f45k80.h: 34478: unsigned VCFG01 :1;
[; ;pic18f45k80.h: 34479: unsigned VCFG11 :1;
[; ;pic18f45k80.h: 34480: };
[; ;pic18f45k80.h: 34481: } ADCON1bits_t;
[; ;pic18f45k80.h: 34482: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f45k80.h: 34556: extern volatile unsigned char ADCON0 @ 0xFC2;
"34558
[; ;pic18f45k80.h: 34558: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f45k80.h: 34561: typedef union {
[; ;pic18f45k80.h: 34562: struct {
[; ;pic18f45k80.h: 34563: unsigned :1;
[; ;pic18f45k80.h: 34564: unsigned GO_NOT_DONE :1;
[; ;pic18f45k80.h: 34565: };
[; ;pic18f45k80.h: 34566: struct {
[; ;pic18f45k80.h: 34567: unsigned ADON :1;
[; ;pic18f45k80.h: 34568: unsigned GO_nDONE :1;
[; ;pic18f45k80.h: 34569: unsigned CHS :5;
[; ;pic18f45k80.h: 34570: };
[; ;pic18f45k80.h: 34571: struct {
[; ;pic18f45k80.h: 34572: unsigned :1;
[; ;pic18f45k80.h: 34573: unsigned DONE :1;
[; ;pic18f45k80.h: 34574: unsigned CHS0 :1;
[; ;pic18f45k80.h: 34575: unsigned CHS1 :1;
[; ;pic18f45k80.h: 34576: unsigned CHS2 :1;
[; ;pic18f45k80.h: 34577: unsigned CHS3 :1;
[; ;pic18f45k80.h: 34578: unsigned CHS4 :1;
[; ;pic18f45k80.h: 34579: };
[; ;pic18f45k80.h: 34580: struct {
[; ;pic18f45k80.h: 34581: unsigned :1;
[; ;pic18f45k80.h: 34582: unsigned GO :1;
[; ;pic18f45k80.h: 34583: };
[; ;pic18f45k80.h: 34584: struct {
[; ;pic18f45k80.h: 34585: unsigned :1;
[; ;pic18f45k80.h: 34586: unsigned NOT_DONE :1;
[; ;pic18f45k80.h: 34587: };
[; ;pic18f45k80.h: 34588: struct {
[; ;pic18f45k80.h: 34589: unsigned :1;
[; ;pic18f45k80.h: 34590: unsigned nDONE :1;
[; ;pic18f45k80.h: 34591: };
[; ;pic18f45k80.h: 34592: struct {
[; ;pic18f45k80.h: 34593: unsigned :1;
[; ;pic18f45k80.h: 34594: unsigned GODONE :1;
[; ;pic18f45k80.h: 34595: };
[; ;pic18f45k80.h: 34596: struct {
[; ;pic18f45k80.h: 34597: unsigned :1;
[; ;pic18f45k80.h: 34598: unsigned GO_DONE :1;
[; ;pic18f45k80.h: 34599: };
[; ;pic18f45k80.h: 34600: } ADCON0bits_t;
[; ;pic18f45k80.h: 34601: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f45k80.h: 34680: extern volatile unsigned short ADRES @ 0xFC3;
"34682
[; ;pic18f45k80.h: 34682: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f45k80.h: 34686: extern volatile unsigned char ADRESL @ 0xFC3;
"34688
[; ;pic18f45k80.h: 34688: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f45k80.h: 34691: typedef union {
[; ;pic18f45k80.h: 34692: struct {
[; ;pic18f45k80.h: 34693: unsigned ADRESL :8;
[; ;pic18f45k80.h: 34694: };
[; ;pic18f45k80.h: 34695: } ADRESLbits_t;
[; ;pic18f45k80.h: 34696: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f45k80.h: 34705: extern volatile unsigned char ADRESH @ 0xFC4;
"34707
[; ;pic18f45k80.h: 34707: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f45k80.h: 34710: typedef union {
[; ;pic18f45k80.h: 34711: struct {
[; ;pic18f45k80.h: 34712: unsigned ADRESH :8;
[; ;pic18f45k80.h: 34713: };
[; ;pic18f45k80.h: 34714: } ADRESHbits_t;
[; ;pic18f45k80.h: 34715: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f45k80.h: 34724: extern volatile unsigned char SSPCON2 @ 0xFC5;
"34726
[; ;pic18f45k80.h: 34726: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f45k80.h: 34729: typedef union {
[; ;pic18f45k80.h: 34730: struct {
[; ;pic18f45k80.h: 34731: unsigned SEN :1;
[; ;pic18f45k80.h: 34732: unsigned RSEN :1;
[; ;pic18f45k80.h: 34733: unsigned PEN :1;
[; ;pic18f45k80.h: 34734: unsigned RCEN :1;
[; ;pic18f45k80.h: 34735: unsigned ACKEN :1;
[; ;pic18f45k80.h: 34736: unsigned ACKDT :1;
[; ;pic18f45k80.h: 34737: unsigned ACKSTAT :1;
[; ;pic18f45k80.h: 34738: unsigned GCEN :1;
[; ;pic18f45k80.h: 34739: };
[; ;pic18f45k80.h: 34740: struct {
[; ;pic18f45k80.h: 34741: unsigned :1;
[; ;pic18f45k80.h: 34742: unsigned ADMSK1 :1;
[; ;pic18f45k80.h: 34743: unsigned ADMSK2 :1;
[; ;pic18f45k80.h: 34744: unsigned ADMSK3 :1;
[; ;pic18f45k80.h: 34745: unsigned ADMSK4 :1;
[; ;pic18f45k80.h: 34746: unsigned ADMSK5 :1;
[; ;pic18f45k80.h: 34747: };
[; ;pic18f45k80.h: 34748: } SSPCON2bits_t;
[; ;pic18f45k80.h: 34749: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f45k80.h: 34818: extern volatile unsigned char SSPCON1 @ 0xFC6;
"34820
[; ;pic18f45k80.h: 34820: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f45k80.h: 34823: typedef union {
[; ;pic18f45k80.h: 34824: struct {
[; ;pic18f45k80.h: 34825: unsigned SSPM :4;
[; ;pic18f45k80.h: 34826: unsigned CKP :1;
[; ;pic18f45k80.h: 34827: unsigned SSPEN :1;
[; ;pic18f45k80.h: 34828: unsigned SSPOV :1;
[; ;pic18f45k80.h: 34829: unsigned WCOL :1;
[; ;pic18f45k80.h: 34830: };
[; ;pic18f45k80.h: 34831: struct {
[; ;pic18f45k80.h: 34832: unsigned SSPM0 :1;
[; ;pic18f45k80.h: 34833: unsigned SSPM1 :1;
[; ;pic18f45k80.h: 34834: unsigned SSPM2 :1;
[; ;pic18f45k80.h: 34835: unsigned SSPM3 :1;
[; ;pic18f45k80.h: 34836: };
[; ;pic18f45k80.h: 34837: } SSPCON1bits_t;
[; ;pic18f45k80.h: 34838: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f45k80.h: 34887: extern volatile unsigned char SSPSTAT @ 0xFC7;
"34889
[; ;pic18f45k80.h: 34889: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f45k80.h: 34892: typedef union {
[; ;pic18f45k80.h: 34893: struct {
[; ;pic18f45k80.h: 34894: unsigned :2;
[; ;pic18f45k80.h: 34895: unsigned R_NOT_W :1;
[; ;pic18f45k80.h: 34896: };
[; ;pic18f45k80.h: 34897: struct {
[; ;pic18f45k80.h: 34898: unsigned :5;
[; ;pic18f45k80.h: 34899: unsigned D_NOT_A :1;
[; ;pic18f45k80.h: 34900: };
[; ;pic18f45k80.h: 34901: struct {
[; ;pic18f45k80.h: 34902: unsigned BF :1;
[; ;pic18f45k80.h: 34903: unsigned UA :1;
[; ;pic18f45k80.h: 34904: unsigned R_nW :1;
[; ;pic18f45k80.h: 34905: unsigned S :1;
[; ;pic18f45k80.h: 34906: unsigned P :1;
[; ;pic18f45k80.h: 34907: unsigned D_nA :1;
[; ;pic18f45k80.h: 34908: unsigned CKE :1;
[; ;pic18f45k80.h: 34909: unsigned SMP :1;
[; ;pic18f45k80.h: 34910: };
[; ;pic18f45k80.h: 34911: struct {
[; ;pic18f45k80.h: 34912: unsigned :2;
[; ;pic18f45k80.h: 34913: unsigned R_W :1;
[; ;pic18f45k80.h: 34914: unsigned :2;
[; ;pic18f45k80.h: 34915: unsigned D_A :1;
[; ;pic18f45k80.h: 34916: };
[; ;pic18f45k80.h: 34917: struct {
[; ;pic18f45k80.h: 34918: unsigned :2;
[; ;pic18f45k80.h: 34919: unsigned nW :1;
[; ;pic18f45k80.h: 34920: unsigned :2;
[; ;pic18f45k80.h: 34921: unsigned nA :1;
[; ;pic18f45k80.h: 34922: };
[; ;pic18f45k80.h: 34923: struct {
[; ;pic18f45k80.h: 34924: unsigned :2;
[; ;pic18f45k80.h: 34925: unsigned NOT_WRITE :1;
[; ;pic18f45k80.h: 34926: };
[; ;pic18f45k80.h: 34927: struct {
[; ;pic18f45k80.h: 34928: unsigned :5;
[; ;pic18f45k80.h: 34929: unsigned NOT_ADDRESS :1;
[; ;pic18f45k80.h: 34930: };
[; ;pic18f45k80.h: 34931: struct {
[; ;pic18f45k80.h: 34932: unsigned :2;
[; ;pic18f45k80.h: 34933: unsigned nWRITE :1;
[; ;pic18f45k80.h: 34934: unsigned :2;
[; ;pic18f45k80.h: 34935: unsigned nADDRESS :1;
[; ;pic18f45k80.h: 34936: };
[; ;pic18f45k80.h: 34937: struct {
[; ;pic18f45k80.h: 34938: unsigned :2;
[; ;pic18f45k80.h: 34939: unsigned READ_WRITE :1;
[; ;pic18f45k80.h: 34940: unsigned :2;
[; ;pic18f45k80.h: 34941: unsigned DATA_ADDRESS :1;
[; ;pic18f45k80.h: 34942: };
[; ;pic18f45k80.h: 34943: struct {
[; ;pic18f45k80.h: 34944: unsigned :2;
[; ;pic18f45k80.h: 34945: unsigned I2C_READ :1;
[; ;pic18f45k80.h: 34946: unsigned I2C_START :1;
[; ;pic18f45k80.h: 34947: unsigned I2C_STOP :1;
[; ;pic18f45k80.h: 34948: unsigned I2C_DAT :1;
[; ;pic18f45k80.h: 34949: };
[; ;pic18f45k80.h: 34950: struct {
[; ;pic18f45k80.h: 34951: unsigned :2;
[; ;pic18f45k80.h: 34952: unsigned RW :1;
[; ;pic18f45k80.h: 34953: unsigned START :1;
[; ;pic18f45k80.h: 34954: unsigned STOP :1;
[; ;pic18f45k80.h: 34955: unsigned DA :1;
[; ;pic18f45k80.h: 34956: };
[; ;pic18f45k80.h: 34957: struct {
[; ;pic18f45k80.h: 34958: unsigned :2;
[; ;pic18f45k80.h: 34959: unsigned NOT_W :1;
[; ;pic18f45k80.h: 34960: unsigned :2;
[; ;pic18f45k80.h: 34961: unsigned NOT_A :1;
[; ;pic18f45k80.h: 34962: };
[; ;pic18f45k80.h: 34963: } SSPSTATbits_t;
[; ;pic18f45k80.h: 34964: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f45k80.h: 35118: extern volatile unsigned char SSPADD @ 0xFC8;
"35120
[; ;pic18f45k80.h: 35120: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f45k80.h: 35123: typedef union {
[; ;pic18f45k80.h: 35124: struct {
[; ;pic18f45k80.h: 35125: unsigned SSPADD :8;
[; ;pic18f45k80.h: 35126: };
[; ;pic18f45k80.h: 35127: struct {
[; ;pic18f45k80.h: 35128: unsigned MSK0 :1;
[; ;pic18f45k80.h: 35129: unsigned MSK1 :1;
[; ;pic18f45k80.h: 35130: unsigned MSK2 :1;
[; ;pic18f45k80.h: 35131: unsigned MSK3 :1;
[; ;pic18f45k80.h: 35132: unsigned MSK4 :1;
[; ;pic18f45k80.h: 35133: unsigned MSK5 :1;
[; ;pic18f45k80.h: 35134: unsigned MSK6 :1;
[; ;pic18f45k80.h: 35135: unsigned MSK7 :1;
[; ;pic18f45k80.h: 35136: };
[; ;pic18f45k80.h: 35137: } SSPADDbits_t;
[; ;pic18f45k80.h: 35138: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f45k80.h: 35187: extern volatile unsigned char SSPBUF @ 0xFC9;
"35189
[; ;pic18f45k80.h: 35189: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f45k80.h: 35192: typedef union {
[; ;pic18f45k80.h: 35193: struct {
[; ;pic18f45k80.h: 35194: unsigned SSPBUF :8;
[; ;pic18f45k80.h: 35195: };
[; ;pic18f45k80.h: 35196: } SSPBUFbits_t;
[; ;pic18f45k80.h: 35197: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f45k80.h: 35206: extern volatile unsigned char T2CON @ 0xFCA;
"35208
[; ;pic18f45k80.h: 35208: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f45k80.h: 35211: typedef union {
[; ;pic18f45k80.h: 35212: struct {
[; ;pic18f45k80.h: 35213: unsigned T2CKPS :2;
[; ;pic18f45k80.h: 35214: unsigned TMR2ON :1;
[; ;pic18f45k80.h: 35215: unsigned T2OUTPS :4;
[; ;pic18f45k80.h: 35216: };
[; ;pic18f45k80.h: 35217: struct {
[; ;pic18f45k80.h: 35218: unsigned T2CKPS0 :1;
[; ;pic18f45k80.h: 35219: unsigned T2CKPS1 :1;
[; ;pic18f45k80.h: 35220: unsigned :1;
[; ;pic18f45k80.h: 35221: unsigned T2OUTPS0 :1;
[; ;pic18f45k80.h: 35222: unsigned T2OUTPS1 :1;
[; ;pic18f45k80.h: 35223: unsigned T2OUTPS2 :1;
[; ;pic18f45k80.h: 35224: unsigned T2OUTPS3 :1;
[; ;pic18f45k80.h: 35225: };
[; ;pic18f45k80.h: 35226: } T2CONbits_t;
[; ;pic18f45k80.h: 35227: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f45k80.h: 35276: extern volatile unsigned char PR2 @ 0xFCB;
"35278
[; ;pic18f45k80.h: 35278: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f45k80.h: 35281: extern volatile unsigned char MEMCON @ 0xFCB;
"35283
[; ;pic18f45k80.h: 35283: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f45k80.h: 35286: typedef union {
[; ;pic18f45k80.h: 35287: struct {
[; ;pic18f45k80.h: 35288: unsigned PR2 :8;
[; ;pic18f45k80.h: 35289: };
[; ;pic18f45k80.h: 35290: struct {
[; ;pic18f45k80.h: 35291: unsigned :7;
[; ;pic18f45k80.h: 35292: unsigned EBDIS :1;
[; ;pic18f45k80.h: 35293: };
[; ;pic18f45k80.h: 35294: struct {
[; ;pic18f45k80.h: 35295: unsigned :4;
[; ;pic18f45k80.h: 35296: unsigned WAIT0 :1;
[; ;pic18f45k80.h: 35297: };
[; ;pic18f45k80.h: 35298: struct {
[; ;pic18f45k80.h: 35299: unsigned :5;
[; ;pic18f45k80.h: 35300: unsigned WAIT1 :1;
[; ;pic18f45k80.h: 35301: };
[; ;pic18f45k80.h: 35302: struct {
[; ;pic18f45k80.h: 35303: unsigned WM0 :1;
[; ;pic18f45k80.h: 35304: };
[; ;pic18f45k80.h: 35305: struct {
[; ;pic18f45k80.h: 35306: unsigned :1;
[; ;pic18f45k80.h: 35307: unsigned WM1 :1;
[; ;pic18f45k80.h: 35308: };
[; ;pic18f45k80.h: 35309: } PR2bits_t;
[; ;pic18f45k80.h: 35310: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f45k80.h: 35343: typedef union {
[; ;pic18f45k80.h: 35344: struct {
[; ;pic18f45k80.h: 35345: unsigned PR2 :8;
[; ;pic18f45k80.h: 35346: };
[; ;pic18f45k80.h: 35347: struct {
[; ;pic18f45k80.h: 35348: unsigned :7;
[; ;pic18f45k80.h: 35349: unsigned EBDIS :1;
[; ;pic18f45k80.h: 35350: };
[; ;pic18f45k80.h: 35351: struct {
[; ;pic18f45k80.h: 35352: unsigned :4;
[; ;pic18f45k80.h: 35353: unsigned WAIT0 :1;
[; ;pic18f45k80.h: 35354: };
[; ;pic18f45k80.h: 35355: struct {
[; ;pic18f45k80.h: 35356: unsigned :5;
[; ;pic18f45k80.h: 35357: unsigned WAIT1 :1;
[; ;pic18f45k80.h: 35358: };
[; ;pic18f45k80.h: 35359: struct {
[; ;pic18f45k80.h: 35360: unsigned WM0 :1;
[; ;pic18f45k80.h: 35361: };
[; ;pic18f45k80.h: 35362: struct {
[; ;pic18f45k80.h: 35363: unsigned :1;
[; ;pic18f45k80.h: 35364: unsigned WM1 :1;
[; ;pic18f45k80.h: 35365: };
[; ;pic18f45k80.h: 35366: } MEMCONbits_t;
[; ;pic18f45k80.h: 35367: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f45k80.h: 35401: extern volatile unsigned char TMR2 @ 0xFCC;
"35403
[; ;pic18f45k80.h: 35403: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f45k80.h: 35406: typedef union {
[; ;pic18f45k80.h: 35407: struct {
[; ;pic18f45k80.h: 35408: unsigned TMR2 :8;
[; ;pic18f45k80.h: 35409: };
[; ;pic18f45k80.h: 35410: } TMR2bits_t;
[; ;pic18f45k80.h: 35411: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f45k80.h: 35420: extern volatile unsigned char T1CON @ 0xFCD;
"35422
[; ;pic18f45k80.h: 35422: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f45k80.h: 35425: typedef union {
[; ;pic18f45k80.h: 35426: struct {
[; ;pic18f45k80.h: 35427: unsigned :2;
[; ;pic18f45k80.h: 35428: unsigned NOT_T1SYNC :1;
[; ;pic18f45k80.h: 35429: };
[; ;pic18f45k80.h: 35430: struct {
[; ;pic18f45k80.h: 35431: unsigned TMR1ON :1;
[; ;pic18f45k80.h: 35432: unsigned RD16 :1;
[; ;pic18f45k80.h: 35433: unsigned nT1SYNC :1;
[; ;pic18f45k80.h: 35434: unsigned SOSCEN :1;
[; ;pic18f45k80.h: 35435: unsigned T1CKPS :2;
[; ;pic18f45k80.h: 35436: unsigned TMR1CS :2;
[; ;pic18f45k80.h: 35437: };
[; ;pic18f45k80.h: 35438: struct {
[; ;pic18f45k80.h: 35439: unsigned :4;
[; ;pic18f45k80.h: 35440: unsigned T1CKPS0 :1;
[; ;pic18f45k80.h: 35441: unsigned T1CKPS1 :1;
[; ;pic18f45k80.h: 35442: unsigned TMR1CS0 :1;
[; ;pic18f45k80.h: 35443: unsigned TMR1CS1 :1;
[; ;pic18f45k80.h: 35444: };
[; ;pic18f45k80.h: 35445: struct {
[; ;pic18f45k80.h: 35446: unsigned :3;
[; ;pic18f45k80.h: 35447: unsigned T1OSCEN :1;
[; ;pic18f45k80.h: 35448: unsigned :3;
[; ;pic18f45k80.h: 35449: unsigned T1RD16 :1;
[; ;pic18f45k80.h: 35450: };
[; ;pic18f45k80.h: 35451: } T1CONbits_t;
[; ;pic18f45k80.h: 35452: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f45k80.h: 35521: extern volatile unsigned short TMR1 @ 0xFCE;
"35523
[; ;pic18f45k80.h: 35523: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f45k80.h: 35527: extern volatile unsigned char TMR1L @ 0xFCE;
"35529
[; ;pic18f45k80.h: 35529: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f45k80.h: 35532: typedef union {
[; ;pic18f45k80.h: 35533: struct {
[; ;pic18f45k80.h: 35534: unsigned TMR1L :8;
[; ;pic18f45k80.h: 35535: };
[; ;pic18f45k80.h: 35536: } TMR1Lbits_t;
[; ;pic18f45k80.h: 35537: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f45k80.h: 35546: extern volatile unsigned char TMR1H @ 0xFCF;
"35548
[; ;pic18f45k80.h: 35548: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f45k80.h: 35551: typedef union {
[; ;pic18f45k80.h: 35552: struct {
[; ;pic18f45k80.h: 35553: unsigned TMR1H :8;
[; ;pic18f45k80.h: 35554: };
[; ;pic18f45k80.h: 35555: } TMR1Hbits_t;
[; ;pic18f45k80.h: 35556: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f45k80.h: 35565: extern volatile unsigned char RCON @ 0xFD0;
"35567
[; ;pic18f45k80.h: 35567: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f45k80.h: 35570: typedef union {
[; ;pic18f45k80.h: 35571: struct {
[; ;pic18f45k80.h: 35572: unsigned NOT_BOR :1;
[; ;pic18f45k80.h: 35573: };
[; ;pic18f45k80.h: 35574: struct {
[; ;pic18f45k80.h: 35575: unsigned :1;
[; ;pic18f45k80.h: 35576: unsigned NOT_POR :1;
[; ;pic18f45k80.h: 35577: };
[; ;pic18f45k80.h: 35578: struct {
[; ;pic18f45k80.h: 35579: unsigned :2;
[; ;pic18f45k80.h: 35580: unsigned NOT_PD :1;
[; ;pic18f45k80.h: 35581: };
[; ;pic18f45k80.h: 35582: struct {
[; ;pic18f45k80.h: 35583: unsigned :3;
[; ;pic18f45k80.h: 35584: unsigned NOT_TO :1;
[; ;pic18f45k80.h: 35585: };
[; ;pic18f45k80.h: 35586: struct {
[; ;pic18f45k80.h: 35587: unsigned :4;
[; ;pic18f45k80.h: 35588: unsigned NOT_RI :1;
[; ;pic18f45k80.h: 35589: };
[; ;pic18f45k80.h: 35590: struct {
[; ;pic18f45k80.h: 35591: unsigned :5;
[; ;pic18f45k80.h: 35592: unsigned NOT_CM :1;
[; ;pic18f45k80.h: 35593: };
[; ;pic18f45k80.h: 35594: struct {
[; ;pic18f45k80.h: 35595: unsigned nBOR :1;
[; ;pic18f45k80.h: 35596: unsigned nPOR :1;
[; ;pic18f45k80.h: 35597: unsigned nPD :1;
[; ;pic18f45k80.h: 35598: unsigned nTO :1;
[; ;pic18f45k80.h: 35599: unsigned nRI :1;
[; ;pic18f45k80.h: 35600: unsigned nCM :1;
[; ;pic18f45k80.h: 35601: unsigned SBOREN :1;
[; ;pic18f45k80.h: 35602: unsigned IPEN :1;
[; ;pic18f45k80.h: 35603: };
[; ;pic18f45k80.h: 35604: struct {
[; ;pic18f45k80.h: 35605: unsigned BOR :1;
[; ;pic18f45k80.h: 35606: unsigned POR :1;
[; ;pic18f45k80.h: 35607: unsigned PD :1;
[; ;pic18f45k80.h: 35608: unsigned TO :1;
[; ;pic18f45k80.h: 35609: unsigned RI :1;
[; ;pic18f45k80.h: 35610: unsigned CM :1;
[; ;pic18f45k80.h: 35611: };
[; ;pic18f45k80.h: 35612: } RCONbits_t;
[; ;pic18f45k80.h: 35613: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f45k80.h: 35717: extern volatile unsigned char WDTCON @ 0xFD1;
"35719
[; ;pic18f45k80.h: 35719: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f45k80.h: 35722: typedef union {
[; ;pic18f45k80.h: 35723: struct {
[; ;pic18f45k80.h: 35724: unsigned SWDTEN :1;
[; ;pic18f45k80.h: 35725: unsigned ULPSINK :1;
[; ;pic18f45k80.h: 35726: unsigned ULPEN :1;
[; ;pic18f45k80.h: 35727: unsigned :1;
[; ;pic18f45k80.h: 35728: unsigned SRETEN :1;
[; ;pic18f45k80.h: 35729: unsigned ULPLVL :1;
[; ;pic18f45k80.h: 35730: unsigned :1;
[; ;pic18f45k80.h: 35731: unsigned REGSLP :1;
[; ;pic18f45k80.h: 35732: };
[; ;pic18f45k80.h: 35733: struct {
[; ;pic18f45k80.h: 35734: unsigned SWDTE :1;
[; ;pic18f45k80.h: 35735: };
[; ;pic18f45k80.h: 35736: } WDTCONbits_t;
[; ;pic18f45k80.h: 35737: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f45k80.h: 35776: extern volatile unsigned char OSCCON2 @ 0xFD2;
"35778
[; ;pic18f45k80.h: 35778: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f45k80.h: 35781: typedef union {
[; ;pic18f45k80.h: 35782: struct {
[; ;pic18f45k80.h: 35783: unsigned MFIOSEL :1;
[; ;pic18f45k80.h: 35784: unsigned MFIOFS :1;
[; ;pic18f45k80.h: 35785: unsigned :1;
[; ;pic18f45k80.h: 35786: unsigned SOSCGO :1;
[; ;pic18f45k80.h: 35787: unsigned SOSCDRV :1;
[; ;pic18f45k80.h: 35788: unsigned :1;
[; ;pic18f45k80.h: 35789: unsigned SOSCRUN :1;
[; ;pic18f45k80.h: 35790: };
[; ;pic18f45k80.h: 35791: struct {
[; ;pic18f45k80.h: 35792: unsigned LVDL0 :1;
[; ;pic18f45k80.h: 35793: unsigned LVDL1 :1;
[; ;pic18f45k80.h: 35794: unsigned LVDL2 :1;
[; ;pic18f45k80.h: 35795: unsigned LVDL3 :1;
[; ;pic18f45k80.h: 35796: };
[; ;pic18f45k80.h: 35797: } OSCCON2bits_t;
[; ;pic18f45k80.h: 35798: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f45k80.h: 35847: extern volatile unsigned char OSCCON @ 0xFD3;
"35849
[; ;pic18f45k80.h: 35849: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f45k80.h: 35852: typedef union {
[; ;pic18f45k80.h: 35853: struct {
[; ;pic18f45k80.h: 35854: unsigned SCS :2;
[; ;pic18f45k80.h: 35855: unsigned HFIOFS :1;
[; ;pic18f45k80.h: 35856: unsigned OSTS :1;
[; ;pic18f45k80.h: 35857: unsigned IRCF :3;
[; ;pic18f45k80.h: 35858: unsigned IDLEN :1;
[; ;pic18f45k80.h: 35859: };
[; ;pic18f45k80.h: 35860: struct {
[; ;pic18f45k80.h: 35861: unsigned SCS0 :1;
[; ;pic18f45k80.h: 35862: unsigned SCS1 :1;
[; ;pic18f45k80.h: 35863: unsigned :2;
[; ;pic18f45k80.h: 35864: unsigned IRCF0 :1;
[; ;pic18f45k80.h: 35865: unsigned IRCF1 :1;
[; ;pic18f45k80.h: 35866: unsigned IRCF2 :1;
[; ;pic18f45k80.h: 35867: };
[; ;pic18f45k80.h: 35868: } OSCCONbits_t;
[; ;pic18f45k80.h: 35869: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f45k80.h: 35923: extern volatile unsigned char T0CON @ 0xFD5;
"35925
[; ;pic18f45k80.h: 35925: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f45k80.h: 35928: typedef union {
[; ;pic18f45k80.h: 35929: struct {
[; ;pic18f45k80.h: 35930: unsigned T0PS :3;
[; ;pic18f45k80.h: 35931: unsigned PSA :1;
[; ;pic18f45k80.h: 35932: unsigned T0SE :1;
[; ;pic18f45k80.h: 35933: unsigned T0CS :1;
[; ;pic18f45k80.h: 35934: unsigned T08BIT :1;
[; ;pic18f45k80.h: 35935: unsigned TMR0ON :1;
[; ;pic18f45k80.h: 35936: };
[; ;pic18f45k80.h: 35937: struct {
[; ;pic18f45k80.h: 35938: unsigned T0PS0 :1;
[; ;pic18f45k80.h: 35939: unsigned T0PS1 :1;
[; ;pic18f45k80.h: 35940: unsigned T0PS2 :1;
[; ;pic18f45k80.h: 35941: };
[; ;pic18f45k80.h: 35942: } T0CONbits_t;
[; ;pic18f45k80.h: 35943: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f45k80.h: 35992: extern volatile unsigned short TMR0 @ 0xFD6;
"35994
[; ;pic18f45k80.h: 35994: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f45k80.h: 35998: extern volatile unsigned char TMR0L @ 0xFD6;
"36000
[; ;pic18f45k80.h: 36000: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f45k80.h: 36003: typedef union {
[; ;pic18f45k80.h: 36004: struct {
[; ;pic18f45k80.h: 36005: unsigned TMR0L :8;
[; ;pic18f45k80.h: 36006: };
[; ;pic18f45k80.h: 36007: } TMR0Lbits_t;
[; ;pic18f45k80.h: 36008: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f45k80.h: 36017: extern volatile unsigned char TMR0H @ 0xFD7;
"36019
[; ;pic18f45k80.h: 36019: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f45k80.h: 36022: typedef union {
[; ;pic18f45k80.h: 36023: struct {
[; ;pic18f45k80.h: 36024: unsigned TMR0H :8;
[; ;pic18f45k80.h: 36025: };
[; ;pic18f45k80.h: 36026: } TMR0Hbits_t;
[; ;pic18f45k80.h: 36027: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f45k80.h: 36036: extern volatile unsigned char STATUS @ 0xFD8;
"36038
[; ;pic18f45k80.h: 36038: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f45k80.h: 36041: typedef union {
[; ;pic18f45k80.h: 36042: struct {
[; ;pic18f45k80.h: 36043: unsigned C :1;
[; ;pic18f45k80.h: 36044: unsigned DC :1;
[; ;pic18f45k80.h: 36045: unsigned Z :1;
[; ;pic18f45k80.h: 36046: unsigned OV :1;
[; ;pic18f45k80.h: 36047: unsigned N :1;
[; ;pic18f45k80.h: 36048: };
[; ;pic18f45k80.h: 36049: struct {
[; ;pic18f45k80.h: 36050: unsigned CARRY :1;
[; ;pic18f45k80.h: 36051: unsigned :1;
[; ;pic18f45k80.h: 36052: unsigned ZERO :1;
[; ;pic18f45k80.h: 36053: unsigned OVERFLOW :1;
[; ;pic18f45k80.h: 36054: unsigned NEGATIVE :1;
[; ;pic18f45k80.h: 36055: };
[; ;pic18f45k80.h: 36056: } STATUSbits_t;
[; ;pic18f45k80.h: 36057: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f45k80.h: 36106: extern volatile unsigned short FSR2 @ 0xFD9;
"36108
[; ;pic18f45k80.h: 36108: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f45k80.h: 36112: extern volatile unsigned char FSR2L @ 0xFD9;
"36114
[; ;pic18f45k80.h: 36114: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f45k80.h: 36117: typedef union {
[; ;pic18f45k80.h: 36118: struct {
[; ;pic18f45k80.h: 36119: unsigned FSR2L :8;
[; ;pic18f45k80.h: 36120: };
[; ;pic18f45k80.h: 36121: } FSR2Lbits_t;
[; ;pic18f45k80.h: 36122: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f45k80.h: 36131: extern volatile unsigned char FSR2H @ 0xFDA;
"36133
[; ;pic18f45k80.h: 36133: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f45k80.h: 36136: typedef union {
[; ;pic18f45k80.h: 36137: struct {
[; ;pic18f45k80.h: 36138: unsigned FSR2H :4;
[; ;pic18f45k80.h: 36139: };
[; ;pic18f45k80.h: 36140: } FSR2Hbits_t;
[; ;pic18f45k80.h: 36141: extern volatile FSR2Hbits_t FSR2Hbits @ 0xFDA;
[; ;pic18f45k80.h: 36150: extern volatile unsigned char PLUSW2 @ 0xFDB;
"36152
[; ;pic18f45k80.h: 36152: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f45k80.h: 36155: typedef union {
[; ;pic18f45k80.h: 36156: struct {
[; ;pic18f45k80.h: 36157: unsigned PLUSW2 :8;
[; ;pic18f45k80.h: 36158: };
[; ;pic18f45k80.h: 36159: } PLUSW2bits_t;
[; ;pic18f45k80.h: 36160: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f45k80.h: 36169: extern volatile unsigned char PREINC2 @ 0xFDC;
"36171
[; ;pic18f45k80.h: 36171: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f45k80.h: 36174: typedef union {
[; ;pic18f45k80.h: 36175: struct {
[; ;pic18f45k80.h: 36176: unsigned PREINC2 :8;
[; ;pic18f45k80.h: 36177: };
[; ;pic18f45k80.h: 36178: } PREINC2bits_t;
[; ;pic18f45k80.h: 36179: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f45k80.h: 36188: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"36190
[; ;pic18f45k80.h: 36190: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f45k80.h: 36193: typedef union {
[; ;pic18f45k80.h: 36194: struct {
[; ;pic18f45k80.h: 36195: unsigned POSTDEC2 :8;
[; ;pic18f45k80.h: 36196: };
[; ;pic18f45k80.h: 36197: } POSTDEC2bits_t;
[; ;pic18f45k80.h: 36198: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f45k80.h: 36207: extern volatile unsigned char POSTINC2 @ 0xFDE;
"36209
[; ;pic18f45k80.h: 36209: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f45k80.h: 36212: typedef union {
[; ;pic18f45k80.h: 36213: struct {
[; ;pic18f45k80.h: 36214: unsigned POSTINC2 :8;
[; ;pic18f45k80.h: 36215: };
[; ;pic18f45k80.h: 36216: } POSTINC2bits_t;
[; ;pic18f45k80.h: 36217: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f45k80.h: 36226: extern volatile unsigned char INDF2 @ 0xFDF;
"36228
[; ;pic18f45k80.h: 36228: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f45k80.h: 36231: typedef union {
[; ;pic18f45k80.h: 36232: struct {
[; ;pic18f45k80.h: 36233: unsigned INDF2 :8;
[; ;pic18f45k80.h: 36234: };
[; ;pic18f45k80.h: 36235: } INDF2bits_t;
[; ;pic18f45k80.h: 36236: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f45k80.h: 36245: extern volatile unsigned char BSR @ 0xFE0;
"36247
[; ;pic18f45k80.h: 36247: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f45k80.h: 36250: typedef union {
[; ;pic18f45k80.h: 36251: struct {
[; ;pic18f45k80.h: 36252: unsigned BSR :4;
[; ;pic18f45k80.h: 36253: };
[; ;pic18f45k80.h: 36254: } BSRbits_t;
[; ;pic18f45k80.h: 36255: extern volatile BSRbits_t BSRbits @ 0xFE0;
[; ;pic18f45k80.h: 36264: extern volatile unsigned short FSR1 @ 0xFE1;
"36266
[; ;pic18f45k80.h: 36266: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f45k80.h: 36270: extern volatile unsigned char FSR1L @ 0xFE1;
"36272
[; ;pic18f45k80.h: 36272: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f45k80.h: 36275: typedef union {
[; ;pic18f45k80.h: 36276: struct {
[; ;pic18f45k80.h: 36277: unsigned FSR1L :8;
[; ;pic18f45k80.h: 36278: };
[; ;pic18f45k80.h: 36279: } FSR1Lbits_t;
[; ;pic18f45k80.h: 36280: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f45k80.h: 36289: extern volatile unsigned char FSR1H @ 0xFE2;
"36291
[; ;pic18f45k80.h: 36291: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f45k80.h: 36294: typedef union {
[; ;pic18f45k80.h: 36295: struct {
[; ;pic18f45k80.h: 36296: unsigned FSR1H :4;
[; ;pic18f45k80.h: 36297: };
[; ;pic18f45k80.h: 36298: } FSR1Hbits_t;
[; ;pic18f45k80.h: 36299: extern volatile FSR1Hbits_t FSR1Hbits @ 0xFE2;
[; ;pic18f45k80.h: 36308: extern volatile unsigned char PLUSW1 @ 0xFE3;
"36310
[; ;pic18f45k80.h: 36310: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f45k80.h: 36313: typedef union {
[; ;pic18f45k80.h: 36314: struct {
[; ;pic18f45k80.h: 36315: unsigned PLUSW1 :8;
[; ;pic18f45k80.h: 36316: };
[; ;pic18f45k80.h: 36317: } PLUSW1bits_t;
[; ;pic18f45k80.h: 36318: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f45k80.h: 36327: extern volatile unsigned char PREINC1 @ 0xFE4;
"36329
[; ;pic18f45k80.h: 36329: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f45k80.h: 36332: typedef union {
[; ;pic18f45k80.h: 36333: struct {
[; ;pic18f45k80.h: 36334: unsigned PREINC1 :8;
[; ;pic18f45k80.h: 36335: };
[; ;pic18f45k80.h: 36336: } PREINC1bits_t;
[; ;pic18f45k80.h: 36337: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f45k80.h: 36346: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"36348
[; ;pic18f45k80.h: 36348: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f45k80.h: 36351: typedef union {
[; ;pic18f45k80.h: 36352: struct {
[; ;pic18f45k80.h: 36353: unsigned POSTDEC1 :8;
[; ;pic18f45k80.h: 36354: };
[; ;pic18f45k80.h: 36355: } POSTDEC1bits_t;
[; ;pic18f45k80.h: 36356: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f45k80.h: 36365: extern volatile unsigned char POSTINC1 @ 0xFE6;
"36367
[; ;pic18f45k80.h: 36367: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f45k80.h: 36370: typedef union {
[; ;pic18f45k80.h: 36371: struct {
[; ;pic18f45k80.h: 36372: unsigned POSTINC1 :8;
[; ;pic18f45k80.h: 36373: };
[; ;pic18f45k80.h: 36374: } POSTINC1bits_t;
[; ;pic18f45k80.h: 36375: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f45k80.h: 36384: extern volatile unsigned char INDF1 @ 0xFE7;
"36386
[; ;pic18f45k80.h: 36386: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f45k80.h: 36389: typedef union {
[; ;pic18f45k80.h: 36390: struct {
[; ;pic18f45k80.h: 36391: unsigned INDF1 :8;
[; ;pic18f45k80.h: 36392: };
[; ;pic18f45k80.h: 36393: } INDF1bits_t;
[; ;pic18f45k80.h: 36394: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f45k80.h: 36403: extern volatile unsigned char WREG @ 0xFE8;
"36405
[; ;pic18f45k80.h: 36405: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f45k80.h: 36408: typedef union {
[; ;pic18f45k80.h: 36409: struct {
[; ;pic18f45k80.h: 36410: unsigned WREG :8;
[; ;pic18f45k80.h: 36411: };
[; ;pic18f45k80.h: 36412: } WREGbits_t;
[; ;pic18f45k80.h: 36413: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f45k80.h: 36422: extern volatile unsigned short FSR0 @ 0xFE9;
"36424
[; ;pic18f45k80.h: 36424: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f45k80.h: 36428: extern volatile unsigned char FSR0L @ 0xFE9;
"36430
[; ;pic18f45k80.h: 36430: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f45k80.h: 36433: typedef union {
[; ;pic18f45k80.h: 36434: struct {
[; ;pic18f45k80.h: 36435: unsigned FSR0L :8;
[; ;pic18f45k80.h: 36436: };
[; ;pic18f45k80.h: 36437: } FSR0Lbits_t;
[; ;pic18f45k80.h: 36438: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f45k80.h: 36447: extern volatile unsigned char FSR0H @ 0xFEA;
"36449
[; ;pic18f45k80.h: 36449: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f45k80.h: 36452: typedef union {
[; ;pic18f45k80.h: 36453: struct {
[; ;pic18f45k80.h: 36454: unsigned FSR0H :4;
[; ;pic18f45k80.h: 36455: };
[; ;pic18f45k80.h: 36456: } FSR0Hbits_t;
[; ;pic18f45k80.h: 36457: extern volatile FSR0Hbits_t FSR0Hbits @ 0xFEA;
[; ;pic18f45k80.h: 36466: extern volatile unsigned char PLUSW0 @ 0xFEB;
"36468
[; ;pic18f45k80.h: 36468: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f45k80.h: 36471: typedef union {
[; ;pic18f45k80.h: 36472: struct {
[; ;pic18f45k80.h: 36473: unsigned PLUSW0 :8;
[; ;pic18f45k80.h: 36474: };
[; ;pic18f45k80.h: 36475: } PLUSW0bits_t;
[; ;pic18f45k80.h: 36476: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f45k80.h: 36485: extern volatile unsigned char PREINC0 @ 0xFEC;
"36487
[; ;pic18f45k80.h: 36487: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f45k80.h: 36490: typedef union {
[; ;pic18f45k80.h: 36491: struct {
[; ;pic18f45k80.h: 36492: unsigned PREINC0 :8;
[; ;pic18f45k80.h: 36493: };
[; ;pic18f45k80.h: 36494: } PREINC0bits_t;
[; ;pic18f45k80.h: 36495: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f45k80.h: 36504: extern volatile unsigned char POSTDEC0 @ 0xFED;
"36506
[; ;pic18f45k80.h: 36506: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f45k80.h: 36509: typedef union {
[; ;pic18f45k80.h: 36510: struct {
[; ;pic18f45k80.h: 36511: unsigned POSTDEC0 :8;
[; ;pic18f45k80.h: 36512: };
[; ;pic18f45k80.h: 36513: } POSTDEC0bits_t;
[; ;pic18f45k80.h: 36514: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f45k80.h: 36523: extern volatile unsigned char POSTINC0 @ 0xFEE;
"36525
[; ;pic18f45k80.h: 36525: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f45k80.h: 36528: typedef union {
[; ;pic18f45k80.h: 36529: struct {
[; ;pic18f45k80.h: 36530: unsigned POSTINC0 :8;
[; ;pic18f45k80.h: 36531: };
[; ;pic18f45k80.h: 36532: } POSTINC0bits_t;
[; ;pic18f45k80.h: 36533: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f45k80.h: 36542: extern volatile unsigned char INDF0 @ 0xFEF;
"36544
[; ;pic18f45k80.h: 36544: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f45k80.h: 36547: typedef union {
[; ;pic18f45k80.h: 36548: struct {
[; ;pic18f45k80.h: 36549: unsigned INDF0 :8;
[; ;pic18f45k80.h: 36550: };
[; ;pic18f45k80.h: 36551: } INDF0bits_t;
[; ;pic18f45k80.h: 36552: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f45k80.h: 36561: extern volatile unsigned char INTCON3 @ 0xFF0;
"36563
[; ;pic18f45k80.h: 36563: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f45k80.h: 36566: typedef union {
[; ;pic18f45k80.h: 36567: struct {
[; ;pic18f45k80.h: 36568: unsigned INT1IF :1;
[; ;pic18f45k80.h: 36569: unsigned INT2IF :1;
[; ;pic18f45k80.h: 36570: unsigned INT3IF :1;
[; ;pic18f45k80.h: 36571: unsigned INT1IE :1;
[; ;pic18f45k80.h: 36572: unsigned INT2IE :1;
[; ;pic18f45k80.h: 36573: unsigned INT3IE :1;
[; ;pic18f45k80.h: 36574: unsigned INT1IP :1;
[; ;pic18f45k80.h: 36575: unsigned INT2IP :1;
[; ;pic18f45k80.h: 36576: };
[; ;pic18f45k80.h: 36577: struct {
[; ;pic18f45k80.h: 36578: unsigned INT1F :1;
[; ;pic18f45k80.h: 36579: unsigned INT2F :1;
[; ;pic18f45k80.h: 36580: unsigned INT3F :1;
[; ;pic18f45k80.h: 36581: unsigned INT1E :1;
[; ;pic18f45k80.h: 36582: unsigned INT2E :1;
[; ;pic18f45k80.h: 36583: unsigned INT3E :1;
[; ;pic18f45k80.h: 36584: unsigned INT1P :1;
[; ;pic18f45k80.h: 36585: unsigned INT2P :1;
[; ;pic18f45k80.h: 36586: };
[; ;pic18f45k80.h: 36587: } INTCON3bits_t;
[; ;pic18f45k80.h: 36588: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f45k80.h: 36672: extern volatile unsigned char INTCON2 @ 0xFF1;
"36674
[; ;pic18f45k80.h: 36674: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f45k80.h: 36677: typedef union {
[; ;pic18f45k80.h: 36678: struct {
[; ;pic18f45k80.h: 36679: unsigned :7;
[; ;pic18f45k80.h: 36680: unsigned NOT_RBPU :1;
[; ;pic18f45k80.h: 36681: };
[; ;pic18f45k80.h: 36682: struct {
[; ;pic18f45k80.h: 36683: unsigned RBIP :1;
[; ;pic18f45k80.h: 36684: unsigned INT3IP :1;
[; ;pic18f45k80.h: 36685: unsigned TMR0IP :1;
[; ;pic18f45k80.h: 36686: unsigned INTEDG3 :1;
[; ;pic18f45k80.h: 36687: unsigned INTEDG2 :1;
[; ;pic18f45k80.h: 36688: unsigned INTEDG1 :1;
[; ;pic18f45k80.h: 36689: unsigned INTEDG0 :1;
[; ;pic18f45k80.h: 36690: unsigned nRBPU :1;
[; ;pic18f45k80.h: 36691: };
[; ;pic18f45k80.h: 36692: struct {
[; ;pic18f45k80.h: 36693: unsigned :1;
[; ;pic18f45k80.h: 36694: unsigned INT3P :1;
[; ;pic18f45k80.h: 36695: unsigned T0IP :1;
[; ;pic18f45k80.h: 36696: unsigned :4;
[; ;pic18f45k80.h: 36697: unsigned RBPU :1;
[; ;pic18f45k80.h: 36698: };
[; ;pic18f45k80.h: 36699: } INTCON2bits_t;
[; ;pic18f45k80.h: 36700: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f45k80.h: 36764: extern volatile unsigned char INTCON @ 0xFF2;
"36766
[; ;pic18f45k80.h: 36766: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f45k80.h: 36769: extern volatile unsigned char INTCON1 @ 0xFF2;
"36771
[; ;pic18f45k80.h: 36771: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f45k80.h: 36774: typedef union {
[; ;pic18f45k80.h: 36775: struct {
[; ;pic18f45k80.h: 36776: unsigned RBIF :1;
[; ;pic18f45k80.h: 36777: unsigned INT0IF :1;
[; ;pic18f45k80.h: 36778: unsigned TMR0IF :1;
[; ;pic18f45k80.h: 36779: unsigned RBIE :1;
[; ;pic18f45k80.h: 36780: unsigned INT0IE :1;
[; ;pic18f45k80.h: 36781: unsigned TMR0IE :1;
[; ;pic18f45k80.h: 36782: unsigned PEIE_GIEL :1;
[; ;pic18f45k80.h: 36783: unsigned GIE_GIEH :1;
[; ;pic18f45k80.h: 36784: };
[; ;pic18f45k80.h: 36785: struct {
[; ;pic18f45k80.h: 36786: unsigned :1;
[; ;pic18f45k80.h: 36787: unsigned INT0F :1;
[; ;pic18f45k80.h: 36788: unsigned T0IF :1;
[; ;pic18f45k80.h: 36789: unsigned :1;
[; ;pic18f45k80.h: 36790: unsigned INT0E :1;
[; ;pic18f45k80.h: 36791: unsigned T0IE :1;
[; ;pic18f45k80.h: 36792: unsigned PEIE :1;
[; ;pic18f45k80.h: 36793: unsigned GIE :1;
[; ;pic18f45k80.h: 36794: };
[; ;pic18f45k80.h: 36795: struct {
[; ;pic18f45k80.h: 36796: unsigned :6;
[; ;pic18f45k80.h: 36797: unsigned GIEL :1;
[; ;pic18f45k80.h: 36798: unsigned GIEH :1;
[; ;pic18f45k80.h: 36799: };
[; ;pic18f45k80.h: 36800: } INTCONbits_t;
[; ;pic18f45k80.h: 36801: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f45k80.h: 36884: typedef union {
[; ;pic18f45k80.h: 36885: struct {
[; ;pic18f45k80.h: 36886: unsigned RBIF :1;
[; ;pic18f45k80.h: 36887: unsigned INT0IF :1;
[; ;pic18f45k80.h: 36888: unsigned TMR0IF :1;
[; ;pic18f45k80.h: 36889: unsigned RBIE :1;
[; ;pic18f45k80.h: 36890: unsigned INT0IE :1;
[; ;pic18f45k80.h: 36891: unsigned TMR0IE :1;
[; ;pic18f45k80.h: 36892: unsigned PEIE_GIEL :1;
[; ;pic18f45k80.h: 36893: unsigned GIE_GIEH :1;
[; ;pic18f45k80.h: 36894: };
[; ;pic18f45k80.h: 36895: struct {
[; ;pic18f45k80.h: 36896: unsigned :1;
[; ;pic18f45k80.h: 36897: unsigned INT0F :1;
[; ;pic18f45k80.h: 36898: unsigned T0IF :1;
[; ;pic18f45k80.h: 36899: unsigned :1;
[; ;pic18f45k80.h: 36900: unsigned INT0E :1;
[; ;pic18f45k80.h: 36901: unsigned T0IE :1;
[; ;pic18f45k80.h: 36902: unsigned PEIE :1;
[; ;pic18f45k80.h: 36903: unsigned GIE :1;
[; ;pic18f45k80.h: 36904: };
[; ;pic18f45k80.h: 36905: struct {
[; ;pic18f45k80.h: 36906: unsigned :6;
[; ;pic18f45k80.h: 36907: unsigned GIEL :1;
[; ;pic18f45k80.h: 36908: unsigned GIEH :1;
[; ;pic18f45k80.h: 36909: };
[; ;pic18f45k80.h: 36910: } INTCON1bits_t;
[; ;pic18f45k80.h: 36911: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f45k80.h: 36995: extern volatile unsigned short PROD @ 0xFF3;
"36997
[; ;pic18f45k80.h: 36997: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f45k80.h: 37001: extern volatile unsigned char PRODL @ 0xFF3;
"37003
[; ;pic18f45k80.h: 37003: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f45k80.h: 37006: typedef union {
[; ;pic18f45k80.h: 37007: struct {
[; ;pic18f45k80.h: 37008: unsigned PRODL :8;
[; ;pic18f45k80.h: 37009: };
[; ;pic18f45k80.h: 37010: } PRODLbits_t;
[; ;pic18f45k80.h: 37011: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f45k80.h: 37020: extern volatile unsigned char PRODH @ 0xFF4;
"37022
[; ;pic18f45k80.h: 37022: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f45k80.h: 37025: typedef union {
[; ;pic18f45k80.h: 37026: struct {
[; ;pic18f45k80.h: 37027: unsigned PRODH :8;
[; ;pic18f45k80.h: 37028: };
[; ;pic18f45k80.h: 37029: } PRODHbits_t;
[; ;pic18f45k80.h: 37030: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f45k80.h: 37039: extern volatile unsigned char TABLAT @ 0xFF5;
"37041
[; ;pic18f45k80.h: 37041: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f45k80.h: 37044: typedef union {
[; ;pic18f45k80.h: 37045: struct {
[; ;pic18f45k80.h: 37046: unsigned TABLAT :8;
[; ;pic18f45k80.h: 37047: };
[; ;pic18f45k80.h: 37048: } TABLATbits_t;
[; ;pic18f45k80.h: 37049: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f45k80.h: 37059: extern volatile unsigned short long TBLPTR @ 0xFF6;
"37062
[; ;pic18f45k80.h: 37062: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f45k80.h: 37066: extern volatile unsigned char TBLPTRL @ 0xFF6;
"37068
[; ;pic18f45k80.h: 37068: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f45k80.h: 37071: typedef union {
[; ;pic18f45k80.h: 37072: struct {
[; ;pic18f45k80.h: 37073: unsigned TBLPTRL :8;
[; ;pic18f45k80.h: 37074: };
[; ;pic18f45k80.h: 37075: } TBLPTRLbits_t;
[; ;pic18f45k80.h: 37076: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f45k80.h: 37085: extern volatile unsigned char TBLPTRH @ 0xFF7;
"37087
[; ;pic18f45k80.h: 37087: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f45k80.h: 37090: typedef union {
[; ;pic18f45k80.h: 37091: struct {
[; ;pic18f45k80.h: 37092: unsigned TBLPTRH :8;
[; ;pic18f45k80.h: 37093: };
[; ;pic18f45k80.h: 37094: } TBLPTRHbits_t;
[; ;pic18f45k80.h: 37095: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f45k80.h: 37104: extern volatile unsigned char TBLPTRU @ 0xFF8;
"37106
[; ;pic18f45k80.h: 37106: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f45k80.h: 37109: typedef union {
[; ;pic18f45k80.h: 37110: struct {
[; ;pic18f45k80.h: 37111: unsigned TBLPTRU :5;
[; ;pic18f45k80.h: 37112: };
[; ;pic18f45k80.h: 37113: } TBLPTRUbits_t;
[; ;pic18f45k80.h: 37114: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f45k80.h: 37124: extern volatile unsigned short long PCLAT @ 0xFF9;
"37127
[; ;pic18f45k80.h: 37127: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f45k80.h: 37131: extern volatile unsigned short long PC @ 0xFF9;
"37134
[; ;pic18f45k80.h: 37134: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f45k80.h: 37138: extern volatile unsigned char PCL @ 0xFF9;
"37140
[; ;pic18f45k80.h: 37140: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f45k80.h: 37143: typedef union {
[; ;pic18f45k80.h: 37144: struct {
[; ;pic18f45k80.h: 37145: unsigned PCL :8;
[; ;pic18f45k80.h: 37146: };
[; ;pic18f45k80.h: 37147: } PCLbits_t;
[; ;pic18f45k80.h: 37148: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f45k80.h: 37157: extern volatile unsigned char PCLATH @ 0xFFA;
"37159
[; ;pic18f45k80.h: 37159: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f45k80.h: 37162: typedef union {
[; ;pic18f45k80.h: 37163: struct {
[; ;pic18f45k80.h: 37164: unsigned PCH :8;
[; ;pic18f45k80.h: 37165: };
[; ;pic18f45k80.h: 37166: } PCLATHbits_t;
[; ;pic18f45k80.h: 37167: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f45k80.h: 37176: extern volatile unsigned char PCLATU @ 0xFFB;
"37178
[; ;pic18f45k80.h: 37178: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f45k80.h: 37181: typedef union {
[; ;pic18f45k80.h: 37182: struct {
[; ;pic18f45k80.h: 37183: unsigned PCU :5;
[; ;pic18f45k80.h: 37184: };
[; ;pic18f45k80.h: 37185: } PCLATUbits_t;
[; ;pic18f45k80.h: 37186: extern volatile PCLATUbits_t PCLATUbits @ 0xFFB;
[; ;pic18f45k80.h: 37195: extern volatile unsigned char STKPTR @ 0xFFC;
"37197
[; ;pic18f45k80.h: 37197: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f45k80.h: 37200: typedef union {
[; ;pic18f45k80.h: 37201: struct {
[; ;pic18f45k80.h: 37202: unsigned STKPTR :5;
[; ;pic18f45k80.h: 37203: unsigned :1;
[; ;pic18f45k80.h: 37204: unsigned STKUNF :1;
[; ;pic18f45k80.h: 37205: unsigned STKFUL :1;
[; ;pic18f45k80.h: 37206: };
[; ;pic18f45k80.h: 37207: struct {
[; ;pic18f45k80.h: 37208: unsigned SP0 :1;
[; ;pic18f45k80.h: 37209: unsigned SP1 :1;
[; ;pic18f45k80.h: 37210: unsigned SP2 :1;
[; ;pic18f45k80.h: 37211: unsigned SP3 :1;
[; ;pic18f45k80.h: 37212: unsigned SP4 :1;
[; ;pic18f45k80.h: 37213: unsigned :2;
[; ;pic18f45k80.h: 37214: unsigned STKOVF :1;
[; ;pic18f45k80.h: 37215: };
[; ;pic18f45k80.h: 37216: } STKPTRbits_t;
[; ;pic18f45k80.h: 37217: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f45k80.h: 37267: extern volatile unsigned short long TOS @ 0xFFD;
"37270
[; ;pic18f45k80.h: 37270: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f45k80.h: 37274: extern volatile unsigned char TOSL @ 0xFFD;
"37276
[; ;pic18f45k80.h: 37276: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f45k80.h: 37279: typedef union {
[; ;pic18f45k80.h: 37280: struct {
[; ;pic18f45k80.h: 37281: unsigned TOSL :8;
[; ;pic18f45k80.h: 37282: };
[; ;pic18f45k80.h: 37283: } TOSLbits_t;
[; ;pic18f45k80.h: 37284: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f45k80.h: 37293: extern volatile unsigned char TOSH @ 0xFFE;
"37295
[; ;pic18f45k80.h: 37295: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f45k80.h: 37298: typedef union {
[; ;pic18f45k80.h: 37299: struct {
[; ;pic18f45k80.h: 37300: unsigned TOSH :8;
[; ;pic18f45k80.h: 37301: };
[; ;pic18f45k80.h: 37302: } TOSHbits_t;
[; ;pic18f45k80.h: 37303: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f45k80.h: 37312: extern volatile unsigned char TOSU @ 0xFFF;
"37314
[; ;pic18f45k80.h: 37314: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f45k80.h: 37317: typedef union {
[; ;pic18f45k80.h: 37318: struct {
[; ;pic18f45k80.h: 37319: unsigned TOSU :5;
[; ;pic18f45k80.h: 37320: };
[; ;pic18f45k80.h: 37321: } TOSUbits_t;
[; ;pic18f45k80.h: 37322: extern volatile TOSUbits_t TOSUbits @ 0xFFF;
[; ;pic18f45k80.h: 37337: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f45k80.h: 37339: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f45k80.h: 37341: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f45k80.h: 37343: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f45k80.h: 37345: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f45k80.h: 37347: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f45k80.h: 37349: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f45k80.h: 37351: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f45k80.h: 37353: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f45k80.h: 37355: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f45k80.h: 37357: extern volatile __bit ADCMD @ (((unsigned) &PMD1)*8) + 5;
[; ;pic18f45k80.h: 37359: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f45k80.h: 37361: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f45k80.h: 37363: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f45k80.h: 37365: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f45k80.h: 37367: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f45k80.h: 37369: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f45k80.h: 37371: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f45k80.h: 37373: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f45k80.h: 37375: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f45k80.h: 37377: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f45k80.h: 37379: extern volatile __bit ADMSK1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f45k80.h: 37381: extern volatile __bit ADMSK2 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f45k80.h: 37383: extern volatile __bit ADMSK3 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f45k80.h: 37385: extern volatile __bit ADMSK4 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f45k80.h: 37387: extern volatile __bit ADMSK5 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f45k80.h: 37389: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f45k80.h: 37391: extern volatile __bit ANSEL0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f45k80.h: 37393: extern volatile __bit ANSEL1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f45k80.h: 37395: extern volatile __bit ANSEL10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f45k80.h: 37397: extern volatile __bit ANSEL11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f45k80.h: 37399: extern volatile __bit ANSEL12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f45k80.h: 37401: extern volatile __bit ANSEL13 @ (((unsigned) &ANCON1)*8) + 5;
[; ;pic18f45k80.h: 37403: extern volatile __bit ANSEL14 @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f45k80.h: 37405: extern volatile __bit ANSEL2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f45k80.h: 37407: extern volatile __bit ANSEL3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f45k80.h: 37409: extern volatile __bit ANSEL4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f45k80.h: 37411: extern volatile __bit ANSEL5 @ (((unsigned) &ANCON0)*8) + 5;
[; ;pic18f45k80.h: 37413: extern volatile __bit ANSEL6 @ (((unsigned) &ANCON0)*8) + 6;
[; ;pic18f45k80.h: 37415: extern volatile __bit ANSEL7 @ (((unsigned) &ANCON0)*8) + 7;
[; ;pic18f45k80.h: 37417: extern volatile __bit ANSEL8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f45k80.h: 37419: extern volatile __bit ANSEL9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f45k80.h: 37421: extern volatile __bit B0D00 @ (((unsigned) &B0D0)*8) + 0;
[; ;pic18f45k80.h: 37423: extern volatile __bit B0D01 @ (((unsigned) &B0D0)*8) + 1;
[; ;pic18f45k80.h: 37425: extern volatile __bit B0D02 @ (((unsigned) &B0D0)*8) + 2;
[; ;pic18f45k80.h: 37427: extern volatile __bit B0D03 @ (((unsigned) &B0D0)*8) + 3;
[; ;pic18f45k80.h: 37429: extern volatile __bit B0D04 @ (((unsigned) &B0D0)*8) + 4;
[; ;pic18f45k80.h: 37431: extern volatile __bit B0D05 @ (((unsigned) &B0D0)*8) + 5;
[; ;pic18f45k80.h: 37433: extern volatile __bit B0D06 @ (((unsigned) &B0D0)*8) + 6;
[; ;pic18f45k80.h: 37435: extern volatile __bit B0D07 @ (((unsigned) &B0D0)*8) + 7;
[; ;pic18f45k80.h: 37437: extern volatile __bit B0D10 @ (((unsigned) &B0D1)*8) + 0;
[; ;pic18f45k80.h: 37439: extern volatile __bit B0D11 @ (((unsigned) &B0D1)*8) + 1;
[; ;pic18f45k80.h: 37441: extern volatile __bit B0D12 @ (((unsigned) &B0D1)*8) + 2;
[; ;pic18f45k80.h: 37443: extern volatile __bit B0D13 @ (((unsigned) &B0D1)*8) + 3;
[; ;pic18f45k80.h: 37445: extern volatile __bit B0D14 @ (((unsigned) &B0D1)*8) + 4;
[; ;pic18f45k80.h: 37447: extern volatile __bit B0D15 @ (((unsigned) &B0D1)*8) + 5;
[; ;pic18f45k80.h: 37449: extern volatile __bit B0D16 @ (((unsigned) &B0D1)*8) + 6;
[; ;pic18f45k80.h: 37451: extern volatile __bit B0D17 @ (((unsigned) &B0D1)*8) + 7;
[; ;pic18f45k80.h: 37453: extern volatile __bit B0D20 @ (((unsigned) &B0D2)*8) + 0;
[; ;pic18f45k80.h: 37455: extern volatile __bit B0D21 @ (((unsigned) &B0D2)*8) + 1;
[; ;pic18f45k80.h: 37457: extern volatile __bit B0D22 @ (((unsigned) &B0D2)*8) + 2;
[; ;pic18f45k80.h: 37459: extern volatile __bit B0D23 @ (((unsigned) &B0D2)*8) + 3;
[; ;pic18f45k80.h: 37461: extern volatile __bit B0D24 @ (((unsigned) &B0D2)*8) + 4;
[; ;pic18f45k80.h: 37463: extern volatile __bit B0D25 @ (((unsigned) &B0D2)*8) + 5;
[; ;pic18f45k80.h: 37465: extern volatile __bit B0D26 @ (((unsigned) &B0D2)*8) + 6;
[; ;pic18f45k80.h: 37467: extern volatile __bit B0D27 @ (((unsigned) &B0D2)*8) + 7;
[; ;pic18f45k80.h: 37469: extern volatile __bit B0D30 @ (((unsigned) &B0D3)*8) + 0;
[; ;pic18f45k80.h: 37471: extern volatile __bit B0D31 @ (((unsigned) &B0D3)*8) + 1;
[; ;pic18f45k80.h: 37473: extern volatile __bit B0D32 @ (((unsigned) &B0D3)*8) + 2;
[; ;pic18f45k80.h: 37475: extern volatile __bit B0D33 @ (((unsigned) &B0D3)*8) + 3;
[; ;pic18f45k80.h: 37477: extern volatile __bit B0D34 @ (((unsigned) &B0D3)*8) + 4;
[; ;pic18f45k80.h: 37479: extern volatile __bit B0D35 @ (((unsigned) &B0D3)*8) + 5;
[; ;pic18f45k80.h: 37481: extern volatile __bit B0D36 @ (((unsigned) &B0D3)*8) + 6;
[; ;pic18f45k80.h: 37483: extern volatile __bit B0D37 @ (((unsigned) &B0D3)*8) + 7;
[; ;pic18f45k80.h: 37485: extern volatile __bit B0D40 @ (((unsigned) &B0D4)*8) + 0;
[; ;pic18f45k80.h: 37487: extern volatile __bit B0D41 @ (((unsigned) &B0D4)*8) + 1;
[; ;pic18f45k80.h: 37489: extern volatile __bit B0D42 @ (((unsigned) &B0D4)*8) + 2;
[; ;pic18f45k80.h: 37491: extern volatile __bit B0D43 @ (((unsigned) &B0D4)*8) + 3;
[; ;pic18f45k80.h: 37493: extern volatile __bit B0D44 @ (((unsigned) &B0D4)*8) + 4;
[; ;pic18f45k80.h: 37495: extern volatile __bit B0D45 @ (((unsigned) &B0D4)*8) + 5;
[; ;pic18f45k80.h: 37497: extern volatile __bit B0D46 @ (((unsigned) &B0D4)*8) + 6;
[; ;pic18f45k80.h: 37499: extern volatile __bit B0D47 @ (((unsigned) &B0D4)*8) + 7;
[; ;pic18f45k80.h: 37501: extern volatile __bit B0D50 @ (((unsigned) &B0D5)*8) + 0;
[; ;pic18f45k80.h: 37503: extern volatile __bit B0D51 @ (((unsigned) &B0D5)*8) + 1;
[; ;pic18f45k80.h: 37505: extern volatile __bit B0D52 @ (((unsigned) &B0D5)*8) + 2;
[; ;pic18f45k80.h: 37507: extern volatile __bit B0D53 @ (((unsigned) &B0D5)*8) + 3;
[; ;pic18f45k80.h: 37509: extern volatile __bit B0D54 @ (((unsigned) &B0D5)*8) + 4;
[; ;pic18f45k80.h: 37511: extern volatile __bit B0D55 @ (((unsigned) &B0D5)*8) + 5;
[; ;pic18f45k80.h: 37513: extern volatile __bit B0D56 @ (((unsigned) &B0D5)*8) + 6;
[; ;pic18f45k80.h: 37515: extern volatile __bit B0D57 @ (((unsigned) &B0D5)*8) + 7;
[; ;pic18f45k80.h: 37517: extern volatile __bit B0D60 @ (((unsigned) &B0D6)*8) + 0;
[; ;pic18f45k80.h: 37519: extern volatile __bit B0D61 @ (((unsigned) &B0D6)*8) + 1;
[; ;pic18f45k80.h: 37521: extern volatile __bit B0D62 @ (((unsigned) &B0D6)*8) + 2;
[; ;pic18f45k80.h: 37523: extern volatile __bit B0D63 @ (((unsigned) &B0D6)*8) + 3;
[; ;pic18f45k80.h: 37525: extern volatile __bit B0D64 @ (((unsigned) &B0D6)*8) + 4;
[; ;pic18f45k80.h: 37527: extern volatile __bit B0D65 @ (((unsigned) &B0D6)*8) + 5;
[; ;pic18f45k80.h: 37529: extern volatile __bit B0D66 @ (((unsigned) &B0D6)*8) + 6;
[; ;pic18f45k80.h: 37531: extern volatile __bit B0D67 @ (((unsigned) &B0D6)*8) + 7;
[; ;pic18f45k80.h: 37533: extern volatile __bit B0D70 @ (((unsigned) &B0D7)*8) + 0;
[; ;pic18f45k80.h: 37535: extern volatile __bit B0D71 @ (((unsigned) &B0D7)*8) + 1;
[; ;pic18f45k80.h: 37537: extern volatile __bit B0D72 @ (((unsigned) &B0D7)*8) + 2;
[; ;pic18f45k80.h: 37539: extern volatile __bit B0D73 @ (((unsigned) &B0D7)*8) + 3;
[; ;pic18f45k80.h: 37541: extern volatile __bit B0D74 @ (((unsigned) &B0D7)*8) + 4;
[; ;pic18f45k80.h: 37543: extern volatile __bit B0D75 @ (((unsigned) &B0D7)*8) + 5;
[; ;pic18f45k80.h: 37545: extern volatile __bit B0D76 @ (((unsigned) &B0D7)*8) + 6;
[; ;pic18f45k80.h: 37547: extern volatile __bit B0D77 @ (((unsigned) &B0D7)*8) + 7;
[; ;pic18f45k80.h: 37549: extern volatile __bit B0DLC0 @ (((unsigned) &B0DLC)*8) + 0;
[; ;pic18f45k80.h: 37551: extern volatile __bit B0DLC1 @ (((unsigned) &B0DLC)*8) + 1;
[; ;pic18f45k80.h: 37553: extern volatile __bit B0DLC2 @ (((unsigned) &B0DLC)*8) + 2;
[; ;pic18f45k80.h: 37555: extern volatile __bit B0DLC3 @ (((unsigned) &B0DLC)*8) + 3;
[; ;pic18f45k80.h: 37557: extern volatile __bit B0EID0 @ (((unsigned) &B0EIDL)*8) + 0;
[; ;pic18f45k80.h: 37559: extern volatile __bit B0EID1 @ (((unsigned) &B0EIDL)*8) + 1;
[; ;pic18f45k80.h: 37561: extern volatile __bit B0EID10 @ (((unsigned) &B0EIDH)*8) + 2;
[; ;pic18f45k80.h: 37563: extern volatile __bit B0EID11 @ (((unsigned) &B0EIDH)*8) + 3;
[; ;pic18f45k80.h: 37565: extern volatile __bit B0EID12 @ (((unsigned) &B0EIDH)*8) + 4;
[; ;pic18f45k80.h: 37567: extern volatile __bit B0EID13 @ (((unsigned) &B0EIDH)*8) + 5;
[; ;pic18f45k80.h: 37569: extern volatile __bit B0EID14 @ (((unsigned) &B0EIDH)*8) + 6;
[; ;pic18f45k80.h: 37571: extern volatile __bit B0EID15 @ (((unsigned) &B0EIDH)*8) + 7;
[; ;pic18f45k80.h: 37573: extern volatile __bit B0EID16 @ (((unsigned) &B0SIDL)*8) + 0;
[; ;pic18f45k80.h: 37575: extern volatile __bit B0EID17 @ (((unsigned) &B0SIDL)*8) + 1;
[; ;pic18f45k80.h: 37577: extern volatile __bit B0EID2 @ (((unsigned) &B0EIDL)*8) + 2;
[; ;pic18f45k80.h: 37579: extern volatile __bit B0EID3 @ (((unsigned) &B0EIDL)*8) + 3;
[; ;pic18f45k80.h: 37581: extern volatile __bit B0EID4 @ (((unsigned) &B0EIDL)*8) + 4;
[; ;pic18f45k80.h: 37583: extern volatile __bit B0EID5 @ (((unsigned) &B0EIDL)*8) + 5;
[; ;pic18f45k80.h: 37585: extern volatile __bit B0EID6 @ (((unsigned) &B0EIDL)*8) + 6;
[; ;pic18f45k80.h: 37587: extern volatile __bit B0EID7 @ (((unsigned) &B0EIDL)*8) + 7;
[; ;pic18f45k80.h: 37589: extern volatile __bit B0EID8 @ (((unsigned) &B0EIDH)*8) + 0;
[; ;pic18f45k80.h: 37591: extern volatile __bit B0EID9 @ (((unsigned) &B0EIDH)*8) + 1;
[; ;pic18f45k80.h: 37593: extern volatile __bit B0EXID @ (((unsigned) &B0SIDL)*8) + 3;
[; ;pic18f45k80.h: 37595: extern volatile __bit B0FILHIT0 @ (((unsigned) &B0CON)*8) + 0;
[; ;pic18f45k80.h: 37597: extern volatile __bit B0FILHIT1 @ (((unsigned) &B0CON)*8) + 1;
[; ;pic18f45k80.h: 37599: extern volatile __bit B0FILHIT2 @ (((unsigned) &B0CON)*8) + 2;
[; ;pic18f45k80.h: 37601: extern volatile __bit B0FILHIT3 @ (((unsigned) &B0CON)*8) + 3;
[; ;pic18f45k80.h: 37603: extern volatile __bit B0FILHIT4 @ (((unsigned) &B0CON)*8) + 4;
[; ;pic18f45k80.h: 37605: extern volatile __bit B0IE @ (((unsigned) &BIE0)*8) + 2;
[; ;pic18f45k80.h: 37607: extern volatile __bit B0RB0 @ (((unsigned) &B0DLC)*8) + 4;
[; ;pic18f45k80.h: 37609: extern volatile __bit B0RB1 @ (((unsigned) &B0DLC)*8) + 5;
[; ;pic18f45k80.h: 37611: extern volatile __bit B0RTREN @ (((unsigned) &B0CON)*8) + 2;
[; ;pic18f45k80.h: 37613: extern volatile __bit B0RTRRO @ (((unsigned) &B0CON)*8) + 5;
[; ;pic18f45k80.h: 37615: extern volatile __bit B0RXFUL @ (((unsigned) &B0CON)*8) + 7;
[; ;pic18f45k80.h: 37617: extern volatile __bit B0RXM1 @ (((unsigned) &B0CON)*8) + 6;
[; ;pic18f45k80.h: 37619: extern volatile __bit B0RXRTR @ (((unsigned) &B0DLC)*8) + 6;
[; ;pic18f45k80.h: 37621: extern volatile __bit B0SID0 @ (((unsigned) &B0SIDL)*8) + 5;
[; ;pic18f45k80.h: 37623: extern volatile __bit B0SID1 @ (((unsigned) &B0SIDL)*8) + 6;
[; ;pic18f45k80.h: 37625: extern volatile __bit B0SID10 @ (((unsigned) &B0SIDH)*8) + 7;
[; ;pic18f45k80.h: 37627: extern volatile __bit B0SID2 @ (((unsigned) &B0SIDL)*8) + 7;
[; ;pic18f45k80.h: 37629: extern volatile __bit B0SID3 @ (((unsigned) &B0SIDH)*8) + 0;
[; ;pic18f45k80.h: 37631: extern volatile __bit B0SID4 @ (((unsigned) &B0SIDH)*8) + 1;
[; ;pic18f45k80.h: 37633: extern volatile __bit B0SID5 @ (((unsigned) &B0SIDH)*8) + 2;
[; ;pic18f45k80.h: 37635: extern volatile __bit B0SID6 @ (((unsigned) &B0SIDH)*8) + 3;
[; ;pic18f45k80.h: 37637: extern volatile __bit B0SID7 @ (((unsigned) &B0SIDH)*8) + 4;
[; ;pic18f45k80.h: 37639: extern volatile __bit B0SID8 @ (((unsigned) &B0SIDH)*8) + 5;
[; ;pic18f45k80.h: 37641: extern volatile __bit B0SID9 @ (((unsigned) &B0SIDH)*8) + 6;
[; ;pic18f45k80.h: 37643: extern volatile __bit B0SRR @ (((unsigned) &B0SIDL)*8) + 4;
[; ;pic18f45k80.h: 37645: extern volatile __bit B0TXABT @ (((unsigned) &B0CON)*8) + 6;
[; ;pic18f45k80.h: 37647: extern volatile __bit B0TXB3IF @ (((unsigned) &B0CON)*8) + 7;
[; ;pic18f45k80.h: 37649: extern volatile __bit B0TXEN @ (((unsigned) &BSEL0)*8) + 2;
[; ;pic18f45k80.h: 37651: extern volatile __bit B0TXERR @ (((unsigned) &B0CON)*8) + 4;
[; ;pic18f45k80.h: 37653: extern volatile __bit B0TXLARB @ (((unsigned) &B0CON)*8) + 5;
[; ;pic18f45k80.h: 37655: extern volatile __bit B0TXPRI0 @ (((unsigned) &B0CON)*8) + 0;
[; ;pic18f45k80.h: 37657: extern volatile __bit B0TXPRI1 @ (((unsigned) &B0CON)*8) + 1;
[; ;pic18f45k80.h: 37659: extern volatile __bit B0TXREQ @ (((unsigned) &B0CON)*8) + 3;
[; ;pic18f45k80.h: 37661: extern volatile __bit B1D00 @ (((unsigned) &B1D0)*8) + 0;
[; ;pic18f45k80.h: 37663: extern volatile __bit B1D01 @ (((unsigned) &B1D0)*8) + 1;
[; ;pic18f45k80.h: 37665: extern volatile __bit B1D02 @ (((unsigned) &B1D0)*8) + 2;
[; ;pic18f45k80.h: 37667: extern volatile __bit B1D03 @ (((unsigned) &B1D0)*8) + 3;
[; ;pic18f45k80.h: 37669: extern volatile __bit B1D04 @ (((unsigned) &B1D0)*8) + 4;
[; ;pic18f45k80.h: 37671: extern volatile __bit B1D05 @ (((unsigned) &B1D0)*8) + 5;
[; ;pic18f45k80.h: 37673: extern volatile __bit B1D06 @ (((unsigned) &B1D0)*8) + 6;
[; ;pic18f45k80.h: 37675: extern volatile __bit B1D07 @ (((unsigned) &B1D0)*8) + 7;
[; ;pic18f45k80.h: 37677: extern volatile __bit B1D10 @ (((unsigned) &B1D1)*8) + 0;
[; ;pic18f45k80.h: 37679: extern volatile __bit B1D11 @ (((unsigned) &B1D1)*8) + 1;
[; ;pic18f45k80.h: 37681: extern volatile __bit B1D12 @ (((unsigned) &B1D1)*8) + 2;
[; ;pic18f45k80.h: 37683: extern volatile __bit B1D13 @ (((unsigned) &B1D1)*8) + 3;
[; ;pic18f45k80.h: 37685: extern volatile __bit B1D14 @ (((unsigned) &B1D1)*8) + 4;
[; ;pic18f45k80.h: 37687: extern volatile __bit B1D15 @ (((unsigned) &B1D1)*8) + 5;
[; ;pic18f45k80.h: 37689: extern volatile __bit B1D16 @ (((unsigned) &B1D1)*8) + 6;
[; ;pic18f45k80.h: 37691: extern volatile __bit B1D17 @ (((unsigned) &B1D1)*8) + 7;
[; ;pic18f45k80.h: 37693: extern volatile __bit B1D20 @ (((unsigned) &B1D2)*8) + 0;
[; ;pic18f45k80.h: 37695: extern volatile __bit B1D21 @ (((unsigned) &B1D2)*8) + 1;
[; ;pic18f45k80.h: 37697: extern volatile __bit B1D22 @ (((unsigned) &B1D2)*8) + 2;
[; ;pic18f45k80.h: 37699: extern volatile __bit B1D23 @ (((unsigned) &B1D2)*8) + 3;
[; ;pic18f45k80.h: 37701: extern volatile __bit B1D24 @ (((unsigned) &B1D2)*8) + 4;
[; ;pic18f45k80.h: 37703: extern volatile __bit B1D25 @ (((unsigned) &B1D2)*8) + 5;
[; ;pic18f45k80.h: 37705: extern volatile __bit B1D26 @ (((unsigned) &B1D2)*8) + 6;
[; ;pic18f45k80.h: 37707: extern volatile __bit B1D27 @ (((unsigned) &B1D2)*8) + 7;
[; ;pic18f45k80.h: 37709: extern volatile __bit B1D30 @ (((unsigned) &B1D3)*8) + 0;
[; ;pic18f45k80.h: 37711: extern volatile __bit B1D31 @ (((unsigned) &B1D3)*8) + 1;
[; ;pic18f45k80.h: 37713: extern volatile __bit B1D32 @ (((unsigned) &B1D3)*8) + 2;
[; ;pic18f45k80.h: 37715: extern volatile __bit B1D33 @ (((unsigned) &B1D3)*8) + 3;
[; ;pic18f45k80.h: 37717: extern volatile __bit B1D34 @ (((unsigned) &B1D3)*8) + 4;
[; ;pic18f45k80.h: 37719: extern volatile __bit B1D35 @ (((unsigned) &B1D3)*8) + 5;
[; ;pic18f45k80.h: 37721: extern volatile __bit B1D36 @ (((unsigned) &B1D3)*8) + 6;
[; ;pic18f45k80.h: 37723: extern volatile __bit B1D37 @ (((unsigned) &B1D3)*8) + 7;
[; ;pic18f45k80.h: 37725: extern volatile __bit B1D40 @ (((unsigned) &B1D4)*8) + 0;
[; ;pic18f45k80.h: 37727: extern volatile __bit B1D41 @ (((unsigned) &B1D4)*8) + 1;
[; ;pic18f45k80.h: 37729: extern volatile __bit B1D42 @ (((unsigned) &B1D4)*8) + 2;
[; ;pic18f45k80.h: 37731: extern volatile __bit B1D43 @ (((unsigned) &B1D4)*8) + 3;
[; ;pic18f45k80.h: 37733: extern volatile __bit B1D44 @ (((unsigned) &B1D4)*8) + 4;
[; ;pic18f45k80.h: 37735: extern volatile __bit B1D45 @ (((unsigned) &B1D4)*8) + 5;
[; ;pic18f45k80.h: 37737: extern volatile __bit B1D46 @ (((unsigned) &B1D4)*8) + 6;
[; ;pic18f45k80.h: 37739: extern volatile __bit B1D47 @ (((unsigned) &B1D4)*8) + 7;
[; ;pic18f45k80.h: 37741: extern volatile __bit B1D50 @ (((unsigned) &B1D5)*8) + 0;
[; ;pic18f45k80.h: 37743: extern volatile __bit B1D51 @ (((unsigned) &B1D5)*8) + 1;
[; ;pic18f45k80.h: 37745: extern volatile __bit B1D52 @ (((unsigned) &B1D5)*8) + 2;
[; ;pic18f45k80.h: 37747: extern volatile __bit B1D53 @ (((unsigned) &B1D5)*8) + 3;
[; ;pic18f45k80.h: 37749: extern volatile __bit B1D54 @ (((unsigned) &B1D5)*8) + 4;
[; ;pic18f45k80.h: 37751: extern volatile __bit B1D55 @ (((unsigned) &B1D5)*8) + 5;
[; ;pic18f45k80.h: 37753: extern volatile __bit B1D56 @ (((unsigned) &B1D5)*8) + 6;
[; ;pic18f45k80.h: 37755: extern volatile __bit B1D57 @ (((unsigned) &B1D5)*8) + 7;
[; ;pic18f45k80.h: 37757: extern volatile __bit B1D60 @ (((unsigned) &B1D6)*8) + 0;
[; ;pic18f45k80.h: 37759: extern volatile __bit B1D61 @ (((unsigned) &B1D6)*8) + 1;
[; ;pic18f45k80.h: 37761: extern volatile __bit B1D62 @ (((unsigned) &B1D6)*8) + 2;
[; ;pic18f45k80.h: 37763: extern volatile __bit B1D63 @ (((unsigned) &B1D6)*8) + 3;
[; ;pic18f45k80.h: 37765: extern volatile __bit B1D64 @ (((unsigned) &B1D6)*8) + 4;
[; ;pic18f45k80.h: 37767: extern volatile __bit B1D65 @ (((unsigned) &B1D6)*8) + 5;
[; ;pic18f45k80.h: 37769: extern volatile __bit B1D66 @ (((unsigned) &B1D6)*8) + 6;
[; ;pic18f45k80.h: 37771: extern volatile __bit B1D67 @ (((unsigned) &B1D6)*8) + 7;
[; ;pic18f45k80.h: 37773: extern volatile __bit B1D70 @ (((unsigned) &B1D7)*8) + 0;
[; ;pic18f45k80.h: 37775: extern volatile __bit B1D71 @ (((unsigned) &B1D7)*8) + 1;
[; ;pic18f45k80.h: 37777: extern volatile __bit B1D72 @ (((unsigned) &B1D7)*8) + 2;
[; ;pic18f45k80.h: 37779: extern volatile __bit B1D73 @ (((unsigned) &B1D7)*8) + 3;
[; ;pic18f45k80.h: 37781: extern volatile __bit B1D74 @ (((unsigned) &B1D7)*8) + 4;
[; ;pic18f45k80.h: 37783: extern volatile __bit B1D75 @ (((unsigned) &B1D7)*8) + 5;
[; ;pic18f45k80.h: 37785: extern volatile __bit B1D76 @ (((unsigned) &B1D7)*8) + 6;
[; ;pic18f45k80.h: 37787: extern volatile __bit B1D77 @ (((unsigned) &B1D7)*8) + 7;
[; ;pic18f45k80.h: 37789: extern volatile __bit B1DLC0 @ (((unsigned) &B1DLC)*8) + 0;
[; ;pic18f45k80.h: 37791: extern volatile __bit B1DLC1 @ (((unsigned) &B1DLC)*8) + 1;
[; ;pic18f45k80.h: 37793: extern volatile __bit B1DLC2 @ (((unsigned) &B1DLC)*8) + 2;
[; ;pic18f45k80.h: 37795: extern volatile __bit B1DLC3 @ (((unsigned) &B1DLC)*8) + 3;
[; ;pic18f45k80.h: 37797: extern volatile __bit B1EID0 @ (((unsigned) &B1EIDL)*8) + 0;
[; ;pic18f45k80.h: 37799: extern volatile __bit B1EID1 @ (((unsigned) &B1EIDL)*8) + 1;
[; ;pic18f45k80.h: 37801: extern volatile __bit B1EID10 @ (((unsigned) &B1EIDH)*8) + 2;
[; ;pic18f45k80.h: 37803: extern volatile __bit B1EID11 @ (((unsigned) &B1EIDH)*8) + 3;
[; ;pic18f45k80.h: 37805: extern volatile __bit B1EID12 @ (((unsigned) &B1EIDH)*8) + 4;
[; ;pic18f45k80.h: 37807: extern volatile __bit B1EID13 @ (((unsigned) &B1EIDH)*8) + 5;
[; ;pic18f45k80.h: 37809: extern volatile __bit B1EID14 @ (((unsigned) &B1EIDH)*8) + 6;
[; ;pic18f45k80.h: 37811: extern volatile __bit B1EID15 @ (((unsigned) &B1EIDH)*8) + 7;
[; ;pic18f45k80.h: 37813: extern volatile __bit B1EID16 @ (((unsigned) &B1SIDL)*8) + 0;
[; ;pic18f45k80.h: 37815: extern volatile __bit B1EID17 @ (((unsigned) &B1SIDL)*8) + 1;
[; ;pic18f45k80.h: 37817: extern volatile __bit B1EID2 @ (((unsigned) &B1EIDL)*8) + 2;
[; ;pic18f45k80.h: 37819: extern volatile __bit B1EID3 @ (((unsigned) &B1EIDL)*8) + 3;
[; ;pic18f45k80.h: 37821: extern volatile __bit B1EID4 @ (((unsigned) &B1EIDL)*8) + 4;
[; ;pic18f45k80.h: 37823: extern volatile __bit B1EID5 @ (((unsigned) &B1EIDL)*8) + 5;
[; ;pic18f45k80.h: 37825: extern volatile __bit B1EID6 @ (((unsigned) &B1EIDL)*8) + 6;
[; ;pic18f45k80.h: 37827: extern volatile __bit B1EID7 @ (((unsigned) &B1EIDL)*8) + 7;
[; ;pic18f45k80.h: 37829: extern volatile __bit B1EID8 @ (((unsigned) &B1EIDH)*8) + 0;
[; ;pic18f45k80.h: 37831: extern volatile __bit B1EID9 @ (((unsigned) &B1EIDH)*8) + 1;
[; ;pic18f45k80.h: 37833: extern volatile __bit B1EXID @ (((unsigned) &B1SIDL)*8) + 3;
[; ;pic18f45k80.h: 37835: extern volatile __bit B1FILHIT0 @ (((unsigned) &B1CON)*8) + 0;
[; ;pic18f45k80.h: 37837: extern volatile __bit B1FILHIT1 @ (((unsigned) &B1CON)*8) + 1;
[; ;pic18f45k80.h: 37839: extern volatile __bit B1FILHIT2 @ (((unsigned) &B1CON)*8) + 2;
[; ;pic18f45k80.h: 37841: extern volatile __bit B1FILHIT3 @ (((unsigned) &B1CON)*8) + 3;
[; ;pic18f45k80.h: 37843: extern volatile __bit B1FILHIT4 @ (((unsigned) &B1CON)*8) + 4;
[; ;pic18f45k80.h: 37845: extern volatile __bit B1IE @ (((unsigned) &BIE0)*8) + 3;
[; ;pic18f45k80.h: 37847: extern volatile __bit B1RB0 @ (((unsigned) &B1DLC)*8) + 4;
[; ;pic18f45k80.h: 37849: extern volatile __bit B1RB1 @ (((unsigned) &B1DLC)*8) + 5;
[; ;pic18f45k80.h: 37851: extern volatile __bit B1RTREN @ (((unsigned) &B1CON)*8) + 2;
[; ;pic18f45k80.h: 37853: extern volatile __bit B1RTRRO @ (((unsigned) &B1CON)*8) + 5;
[; ;pic18f45k80.h: 37855: extern volatile __bit B1RXFUL @ (((unsigned) &B1CON)*8) + 7;
[; ;pic18f45k80.h: 37857: extern volatile __bit B1RXM1 @ (((unsigned) &B1CON)*8) + 6;
[; ;pic18f45k80.h: 37859: extern volatile __bit B1RXRTR @ (((unsigned) &B1DLC)*8) + 6;
[; ;pic18f45k80.h: 37861: extern volatile __bit B1SID0 @ (((unsigned) &B1SIDL)*8) + 5;
[; ;pic18f45k80.h: 37863: extern volatile __bit B1SID1 @ (((unsigned) &B1SIDL)*8) + 6;
[; ;pic18f45k80.h: 37865: extern volatile __bit B1SID10 @ (((unsigned) &B1SIDH)*8) + 7;
[; ;pic18f45k80.h: 37867: extern volatile __bit B1SID2 @ (((unsigned) &B1SIDL)*8) + 7;
[; ;pic18f45k80.h: 37869: extern volatile __bit B1SID3 @ (((unsigned) &B1SIDH)*8) + 0;
[; ;pic18f45k80.h: 37871: extern volatile __bit B1SID4 @ (((unsigned) &B1SIDH)*8) + 1;
[; ;pic18f45k80.h: 37873: extern volatile __bit B1SID5 @ (((unsigned) &B1SIDH)*8) + 2;
[; ;pic18f45k80.h: 37875: extern volatile __bit B1SID6 @ (((unsigned) &B1SIDH)*8) + 3;
[; ;pic18f45k80.h: 37877: extern volatile __bit B1SID7 @ (((unsigned) &B1SIDH)*8) + 4;
[; ;pic18f45k80.h: 37879: extern volatile __bit B1SID8 @ (((unsigned) &B1SIDH)*8) + 5;
[; ;pic18f45k80.h: 37881: extern volatile __bit B1SID9 @ (((unsigned) &B1SIDH)*8) + 6;
[; ;pic18f45k80.h: 37883: extern volatile __bit B1SRR @ (((unsigned) &B1SIDL)*8) + 4;
[; ;pic18f45k80.h: 37885: extern volatile __bit B1TXABT @ (((unsigned) &B1CON)*8) + 6;
[; ;pic18f45k80.h: 37887: extern volatile __bit B1TXB3IF @ (((unsigned) &B1CON)*8) + 7;
[; ;pic18f45k80.h: 37889: extern volatile __bit B1TXEN @ (((unsigned) &BSEL0)*8) + 3;
[; ;pic18f45k80.h: 37891: extern volatile __bit B1TXERR @ (((unsigned) &B1CON)*8) + 4;
[; ;pic18f45k80.h: 37893: extern volatile __bit B1TXLARB @ (((unsigned) &B1CON)*8) + 5;
[; ;pic18f45k80.h: 37895: extern volatile __bit B1TXPRI0 @ (((unsigned) &B1CON)*8) + 0;
[; ;pic18f45k80.h: 37897: extern volatile __bit B1TXPRI1 @ (((unsigned) &B1CON)*8) + 1;
[; ;pic18f45k80.h: 37899: extern volatile __bit B1TXREQ @ (((unsigned) &B1CON)*8) + 3;
[; ;pic18f45k80.h: 37901: extern volatile __bit B2D00 @ (((unsigned) &B2D0)*8) + 0;
[; ;pic18f45k80.h: 37903: extern volatile __bit B2D01 @ (((unsigned) &B2D0)*8) + 1;
[; ;pic18f45k80.h: 37905: extern volatile __bit B2D02 @ (((unsigned) &B2D0)*8) + 2;
[; ;pic18f45k80.h: 37907: extern volatile __bit B2D03 @ (((unsigned) &B2D0)*8) + 3;
[; ;pic18f45k80.h: 37909: extern volatile __bit B2D04 @ (((unsigned) &B2D0)*8) + 4;
[; ;pic18f45k80.h: 37911: extern volatile __bit B2D05 @ (((unsigned) &B2D0)*8) + 5;
[; ;pic18f45k80.h: 37913: extern volatile __bit B2D06 @ (((unsigned) &B2D0)*8) + 6;
[; ;pic18f45k80.h: 37915: extern volatile __bit B2D07 @ (((unsigned) &B2D0)*8) + 7;
[; ;pic18f45k80.h: 37917: extern volatile __bit B2D10 @ (((unsigned) &B2D1)*8) + 0;
[; ;pic18f45k80.h: 37919: extern volatile __bit B2D11 @ (((unsigned) &B2D1)*8) + 1;
[; ;pic18f45k80.h: 37921: extern volatile __bit B2D12 @ (((unsigned) &B2D1)*8) + 2;
[; ;pic18f45k80.h: 37923: extern volatile __bit B2D13 @ (((unsigned) &B2D1)*8) + 3;
[; ;pic18f45k80.h: 37925: extern volatile __bit B2D14 @ (((unsigned) &B2D1)*8) + 4;
[; ;pic18f45k80.h: 37927: extern volatile __bit B2D15 @ (((unsigned) &B2D1)*8) + 5;
[; ;pic18f45k80.h: 37929: extern volatile __bit B2D16 @ (((unsigned) &B2D1)*8) + 6;
[; ;pic18f45k80.h: 37931: extern volatile __bit B2D17 @ (((unsigned) &B2D1)*8) + 7;
[; ;pic18f45k80.h: 37933: extern volatile __bit B2D20 @ (((unsigned) &B2D2)*8) + 0;
[; ;pic18f45k80.h: 37935: extern volatile __bit B2D21 @ (((unsigned) &B2D2)*8) + 1;
[; ;pic18f45k80.h: 37937: extern volatile __bit B2D22 @ (((unsigned) &B2D2)*8) + 2;
[; ;pic18f45k80.h: 37939: extern volatile __bit B2D23 @ (((unsigned) &B2D2)*8) + 3;
[; ;pic18f45k80.h: 37941: extern volatile __bit B2D24 @ (((unsigned) &B2D2)*8) + 4;
[; ;pic18f45k80.h: 37943: extern volatile __bit B2D25 @ (((unsigned) &B2D2)*8) + 5;
[; ;pic18f45k80.h: 37945: extern volatile __bit B2D26 @ (((unsigned) &B2D2)*8) + 6;
[; ;pic18f45k80.h: 37947: extern volatile __bit B2D27 @ (((unsigned) &B2D2)*8) + 7;
[; ;pic18f45k80.h: 37949: extern volatile __bit B2D30 @ (((unsigned) &B2D3)*8) + 0;
[; ;pic18f45k80.h: 37951: extern volatile __bit B2D31 @ (((unsigned) &B2D3)*8) + 1;
[; ;pic18f45k80.h: 37953: extern volatile __bit B2D32 @ (((unsigned) &B2D3)*8) + 2;
[; ;pic18f45k80.h: 37955: extern volatile __bit B2D33 @ (((unsigned) &B2D3)*8) + 3;
[; ;pic18f45k80.h: 37957: extern volatile __bit B2D34 @ (((unsigned) &B2D3)*8) + 4;
[; ;pic18f45k80.h: 37959: extern volatile __bit B2D35 @ (((unsigned) &B2D3)*8) + 5;
[; ;pic18f45k80.h: 37961: extern volatile __bit B2D36 @ (((unsigned) &B2D3)*8) + 6;
[; ;pic18f45k80.h: 37963: extern volatile __bit B2D37 @ (((unsigned) &B2D3)*8) + 7;
[; ;pic18f45k80.h: 37965: extern volatile __bit B2D40 @ (((unsigned) &B2D4)*8) + 0;
[; ;pic18f45k80.h: 37967: extern volatile __bit B2D41 @ (((unsigned) &B2D4)*8) + 1;
[; ;pic18f45k80.h: 37969: extern volatile __bit B2D42 @ (((unsigned) &B2D4)*8) + 2;
[; ;pic18f45k80.h: 37971: extern volatile __bit B2D43 @ (((unsigned) &B2D4)*8) + 3;
[; ;pic18f45k80.h: 37973: extern volatile __bit B2D44 @ (((unsigned) &B2D4)*8) + 4;
[; ;pic18f45k80.h: 37975: extern volatile __bit B2D45 @ (((unsigned) &B2D4)*8) + 5;
[; ;pic18f45k80.h: 37977: extern volatile __bit B2D46 @ (((unsigned) &B2D4)*8) + 6;
[; ;pic18f45k80.h: 37979: extern volatile __bit B2D47 @ (((unsigned) &B2D4)*8) + 7;
[; ;pic18f45k80.h: 37981: extern volatile __bit B2D50 @ (((unsigned) &B2D5)*8) + 0;
[; ;pic18f45k80.h: 37983: extern volatile __bit B2D51 @ (((unsigned) &B2D5)*8) + 1;
[; ;pic18f45k80.h: 37985: extern volatile __bit B2D52 @ (((unsigned) &B2D5)*8) + 2;
[; ;pic18f45k80.h: 37987: extern volatile __bit B2D53 @ (((unsigned) &B2D5)*8) + 3;
[; ;pic18f45k80.h: 37989: extern volatile __bit B2D54 @ (((unsigned) &B2D5)*8) + 4;
[; ;pic18f45k80.h: 37991: extern volatile __bit B2D55 @ (((unsigned) &B2D5)*8) + 5;
[; ;pic18f45k80.h: 37993: extern volatile __bit B2D56 @ (((unsigned) &B2D5)*8) + 6;
[; ;pic18f45k80.h: 37995: extern volatile __bit B2D57 @ (((unsigned) &B2D5)*8) + 7;
[; ;pic18f45k80.h: 37997: extern volatile __bit B2D60 @ (((unsigned) &B2D6)*8) + 0;
[; ;pic18f45k80.h: 37999: extern volatile __bit B2D61 @ (((unsigned) &B2D6)*8) + 1;
[; ;pic18f45k80.h: 38001: extern volatile __bit B2D62 @ (((unsigned) &B2D6)*8) + 2;
[; ;pic18f45k80.h: 38003: extern volatile __bit B2D63 @ (((unsigned) &B2D6)*8) + 3;
[; ;pic18f45k80.h: 38005: extern volatile __bit B2D64 @ (((unsigned) &B2D6)*8) + 4;
[; ;pic18f45k80.h: 38007: extern volatile __bit B2D65 @ (((unsigned) &B2D6)*8) + 5;
[; ;pic18f45k80.h: 38009: extern volatile __bit B2D66 @ (((unsigned) &B2D6)*8) + 6;
[; ;pic18f45k80.h: 38011: extern volatile __bit B2D67 @ (((unsigned) &B2D6)*8) + 7;
[; ;pic18f45k80.h: 38013: extern volatile __bit B2D70 @ (((unsigned) &B2D7)*8) + 0;
[; ;pic18f45k80.h: 38015: extern volatile __bit B2D71 @ (((unsigned) &B2D7)*8) + 1;
[; ;pic18f45k80.h: 38017: extern volatile __bit B2D72 @ (((unsigned) &B2D7)*8) + 2;
[; ;pic18f45k80.h: 38019: extern volatile __bit B2D73 @ (((unsigned) &B2D7)*8) + 3;
[; ;pic18f45k80.h: 38021: extern volatile __bit B2D74 @ (((unsigned) &B2D7)*8) + 4;
[; ;pic18f45k80.h: 38023: extern volatile __bit B2D75 @ (((unsigned) &B2D7)*8) + 5;
[; ;pic18f45k80.h: 38025: extern volatile __bit B2D76 @ (((unsigned) &B2D7)*8) + 6;
[; ;pic18f45k80.h: 38027: extern volatile __bit B2D77 @ (((unsigned) &B2D7)*8) + 7;
[; ;pic18f45k80.h: 38029: extern volatile __bit B2DLC0 @ (((unsigned) &B2DLC)*8) + 0;
[; ;pic18f45k80.h: 38031: extern volatile __bit B2DLC1 @ (((unsigned) &B2DLC)*8) + 1;
[; ;pic18f45k80.h: 38033: extern volatile __bit B2DLC2 @ (((unsigned) &B2DLC)*8) + 2;
[; ;pic18f45k80.h: 38035: extern volatile __bit B2DLC3 @ (((unsigned) &B2DLC)*8) + 3;
[; ;pic18f45k80.h: 38037: extern volatile __bit B2EID0 @ (((unsigned) &B2EIDL)*8) + 0;
[; ;pic18f45k80.h: 38039: extern volatile __bit B2EID1 @ (((unsigned) &B2EIDL)*8) + 1;
[; ;pic18f45k80.h: 38041: extern volatile __bit B2EID10 @ (((unsigned) &B2EIDH)*8) + 2;
[; ;pic18f45k80.h: 38043: extern volatile __bit B2EID11 @ (((unsigned) &B2EIDH)*8) + 3;
[; ;pic18f45k80.h: 38045: extern volatile __bit B2EID12 @ (((unsigned) &B2EIDH)*8) + 4;
[; ;pic18f45k80.h: 38047: extern volatile __bit B2EID13 @ (((unsigned) &B2EIDH)*8) + 5;
[; ;pic18f45k80.h: 38049: extern volatile __bit B2EID14 @ (((unsigned) &B2EIDH)*8) + 6;
[; ;pic18f45k80.h: 38051: extern volatile __bit B2EID15 @ (((unsigned) &B2EIDH)*8) + 7;
[; ;pic18f45k80.h: 38053: extern volatile __bit B2EID16 @ (((unsigned) &B2SIDL)*8) + 0;
[; ;pic18f45k80.h: 38055: extern volatile __bit B2EID17 @ (((unsigned) &B2SIDL)*8) + 1;
[; ;pic18f45k80.h: 38057: extern volatile __bit B2EID2 @ (((unsigned) &B2EIDL)*8) + 2;
[; ;pic18f45k80.h: 38059: extern volatile __bit B2EID3 @ (((unsigned) &B2EIDL)*8) + 3;
[; ;pic18f45k80.h: 38061: extern volatile __bit B2EID4 @ (((unsigned) &B2EIDL)*8) + 4;
[; ;pic18f45k80.h: 38063: extern volatile __bit B2EID5 @ (((unsigned) &B2EIDL)*8) + 5;
[; ;pic18f45k80.h: 38065: extern volatile __bit B2EID6 @ (((unsigned) &B2EIDL)*8) + 6;
[; ;pic18f45k80.h: 38067: extern volatile __bit B2EID7 @ (((unsigned) &B2EIDL)*8) + 7;
[; ;pic18f45k80.h: 38069: extern volatile __bit B2EID8 @ (((unsigned) &B2EIDH)*8) + 0;
[; ;pic18f45k80.h: 38071: extern volatile __bit B2EID9 @ (((unsigned) &B2EIDH)*8) + 1;
[; ;pic18f45k80.h: 38073: extern volatile __bit B2EXID @ (((unsigned) &B2SIDL)*8) + 3;
[; ;pic18f45k80.h: 38075: extern volatile __bit B2EXIDE @ (((unsigned) &B2SIDL)*8) + 3;
[; ;pic18f45k80.h: 38077: extern volatile __bit B2FILHIT0 @ (((unsigned) &B2CON)*8) + 0;
[; ;pic18f45k80.h: 38079: extern volatile __bit B2FILHIT1 @ (((unsigned) &B2CON)*8) + 1;
[; ;pic18f45k80.h: 38081: extern volatile __bit B2FILHIT2 @ (((unsigned) &B2CON)*8) + 2;
[; ;pic18f45k80.h: 38083: extern volatile __bit B2FILHIT3 @ (((unsigned) &B2CON)*8) + 3;
[; ;pic18f45k80.h: 38085: extern volatile __bit B2FILHIT4 @ (((unsigned) &B2CON)*8) + 4;
[; ;pic18f45k80.h: 38087: extern volatile __bit B2IE @ (((unsigned) &BIE0)*8) + 4;
[; ;pic18f45k80.h: 38089: extern volatile __bit B2RB0 @ (((unsigned) &B2DLC)*8) + 4;
[; ;pic18f45k80.h: 38091: extern volatile __bit B2RB1 @ (((unsigned) &B2DLC)*8) + 5;
[; ;pic18f45k80.h: 38093: extern volatile __bit B2RTREN @ (((unsigned) &B2CON)*8) + 2;
[; ;pic18f45k80.h: 38095: extern volatile __bit B2RTRRO @ (((unsigned) &B2CON)*8) + 5;
[; ;pic18f45k80.h: 38097: extern volatile __bit B2RXFUL @ (((unsigned) &B2CON)*8) + 7;
[; ;pic18f45k80.h: 38099: extern volatile __bit B2RXM1 @ (((unsigned) &B2CON)*8) + 6;
[; ;pic18f45k80.h: 38101: extern volatile __bit B2RXRTR @ (((unsigned) &B2DLC)*8) + 6;
[; ;pic18f45k80.h: 38103: extern volatile __bit B2SID0 @ (((unsigned) &B2SIDL)*8) + 5;
[; ;pic18f45k80.h: 38105: extern volatile __bit B2SID1 @ (((unsigned) &B2SIDL)*8) + 6;
[; ;pic18f45k80.h: 38107: extern volatile __bit B2SID10 @ (((unsigned) &B2SIDH)*8) + 7;
[; ;pic18f45k80.h: 38109: extern volatile __bit B2SID2 @ (((unsigned) &B2SIDL)*8) + 7;
[; ;pic18f45k80.h: 38111: extern volatile __bit B2SID3 @ (((unsigned) &B2SIDH)*8) + 0;
[; ;pic18f45k80.h: 38113: extern volatile __bit B2SID4 @ (((unsigned) &B2SIDH)*8) + 1;
[; ;pic18f45k80.h: 38115: extern volatile __bit B2SID5 @ (((unsigned) &B2SIDH)*8) + 2;
[; ;pic18f45k80.h: 38117: extern volatile __bit B2SID6 @ (((unsigned) &B2SIDH)*8) + 3;
[; ;pic18f45k80.h: 38119: extern volatile __bit B2SID7 @ (((unsigned) &B2SIDH)*8) + 4;
[; ;pic18f45k80.h: 38121: extern volatile __bit B2SID8 @ (((unsigned) &B2SIDH)*8) + 5;
[; ;pic18f45k80.h: 38123: extern volatile __bit B2SID9 @ (((unsigned) &B2SIDH)*8) + 6;
[; ;pic18f45k80.h: 38125: extern volatile __bit B2SRR @ (((unsigned) &B2SIDL)*8) + 4;
[; ;pic18f45k80.h: 38127: extern volatile __bit B2TXABT @ (((unsigned) &B2CON)*8) + 6;
[; ;pic18f45k80.h: 38129: extern volatile __bit B2TXB3IF @ (((unsigned) &B2CON)*8) + 7;
[; ;pic18f45k80.h: 38131: extern volatile __bit B2TXEN @ (((unsigned) &BSEL0)*8) + 4;
[; ;pic18f45k80.h: 38133: extern volatile __bit B2TXERR @ (((unsigned) &B2CON)*8) + 4;
[; ;pic18f45k80.h: 38135: extern volatile __bit B2TXLARB @ (((unsigned) &B2CON)*8) + 5;
[; ;pic18f45k80.h: 38137: extern volatile __bit B2TXPRI0 @ (((unsigned) &B2CON)*8) + 0;
[; ;pic18f45k80.h: 38139: extern volatile __bit B2TXPRI1 @ (((unsigned) &B2CON)*8) + 1;
[; ;pic18f45k80.h: 38141: extern volatile __bit B2TXREQ @ (((unsigned) &B2CON)*8) + 3;
[; ;pic18f45k80.h: 38143: extern volatile __bit B3D00 @ (((unsigned) &B3D0)*8) + 0;
[; ;pic18f45k80.h: 38145: extern volatile __bit B3D01 @ (((unsigned) &B3D0)*8) + 1;
[; ;pic18f45k80.h: 38147: extern volatile __bit B3D02 @ (((unsigned) &B3D0)*8) + 2;
[; ;pic18f45k80.h: 38149: extern volatile __bit B3D03 @ (((unsigned) &B3D0)*8) + 3;
[; ;pic18f45k80.h: 38151: extern volatile __bit B3D04 @ (((unsigned) &B3D0)*8) + 4;
[; ;pic18f45k80.h: 38153: extern volatile __bit B3D05 @ (((unsigned) &B3D0)*8) + 5;
[; ;pic18f45k80.h: 38155: extern volatile __bit B3D06 @ (((unsigned) &B3D0)*8) + 6;
[; ;pic18f45k80.h: 38157: extern volatile __bit B3D07 @ (((unsigned) &B3D0)*8) + 7;
[; ;pic18f45k80.h: 38159: extern volatile __bit B3D10 @ (((unsigned) &B3D1)*8) + 0;
[; ;pic18f45k80.h: 38161: extern volatile __bit B3D11 @ (((unsigned) &B3D1)*8) + 1;
[; ;pic18f45k80.h: 38163: extern volatile __bit B3D12 @ (((unsigned) &B3D1)*8) + 2;
[; ;pic18f45k80.h: 38165: extern volatile __bit B3D13 @ (((unsigned) &B3D1)*8) + 3;
[; ;pic18f45k80.h: 38167: extern volatile __bit B3D14 @ (((unsigned) &B3D1)*8) + 4;
[; ;pic18f45k80.h: 38169: extern volatile __bit B3D15 @ (((unsigned) &B3D1)*8) + 5;
[; ;pic18f45k80.h: 38171: extern volatile __bit B3D16 @ (((unsigned) &B3D1)*8) + 6;
[; ;pic18f45k80.h: 38173: extern volatile __bit B3D17 @ (((unsigned) &B3D1)*8) + 7;
[; ;pic18f45k80.h: 38175: extern volatile __bit B3D20 @ (((unsigned) &B3D2)*8) + 0;
[; ;pic18f45k80.h: 38177: extern volatile __bit B3D21 @ (((unsigned) &B3D2)*8) + 1;
[; ;pic18f45k80.h: 38179: extern volatile __bit B3D22 @ (((unsigned) &B3D2)*8) + 2;
[; ;pic18f45k80.h: 38181: extern volatile __bit B3D23 @ (((unsigned) &B3D2)*8) + 3;
[; ;pic18f45k80.h: 38183: extern volatile __bit B3D24 @ (((unsigned) &B3D2)*8) + 4;
[; ;pic18f45k80.h: 38185: extern volatile __bit B3D25 @ (((unsigned) &B3D2)*8) + 5;
[; ;pic18f45k80.h: 38187: extern volatile __bit B3D26 @ (((unsigned) &B3D2)*8) + 6;
[; ;pic18f45k80.h: 38189: extern volatile __bit B3D27 @ (((unsigned) &B3D2)*8) + 7;
[; ;pic18f45k80.h: 38191: extern volatile __bit B3D30 @ (((unsigned) &B3D3)*8) + 0;
[; ;pic18f45k80.h: 38193: extern volatile __bit B3D31 @ (((unsigned) &B3D3)*8) + 1;
[; ;pic18f45k80.h: 38195: extern volatile __bit B3D32 @ (((unsigned) &B3D3)*8) + 2;
[; ;pic18f45k80.h: 38197: extern volatile __bit B3D33 @ (((unsigned) &B3D3)*8) + 3;
[; ;pic18f45k80.h: 38199: extern volatile __bit B3D34 @ (((unsigned) &B3D3)*8) + 4;
[; ;pic18f45k80.h: 38201: extern volatile __bit B3D35 @ (((unsigned) &B3D3)*8) + 5;
[; ;pic18f45k80.h: 38203: extern volatile __bit B3D36 @ (((unsigned) &B3D3)*8) + 6;
[; ;pic18f45k80.h: 38205: extern volatile __bit B3D37 @ (((unsigned) &B3D3)*8) + 7;
[; ;pic18f45k80.h: 38207: extern volatile __bit B3D40 @ (((unsigned) &B3D4)*8) + 0;
[; ;pic18f45k80.h: 38209: extern volatile __bit B3D41 @ (((unsigned) &B3D4)*8) + 1;
[; ;pic18f45k80.h: 38211: extern volatile __bit B3D42 @ (((unsigned) &B3D4)*8) + 2;
[; ;pic18f45k80.h: 38213: extern volatile __bit B3D43 @ (((unsigned) &B3D4)*8) + 3;
[; ;pic18f45k80.h: 38215: extern volatile __bit B3D44 @ (((unsigned) &B3D4)*8) + 4;
[; ;pic18f45k80.h: 38217: extern volatile __bit B3D45 @ (((unsigned) &B3D4)*8) + 5;
[; ;pic18f45k80.h: 38219: extern volatile __bit B3D46 @ (((unsigned) &B3D4)*8) + 6;
[; ;pic18f45k80.h: 38221: extern volatile __bit B3D47 @ (((unsigned) &B3D4)*8) + 7;
[; ;pic18f45k80.h: 38223: extern volatile __bit B3D50 @ (((unsigned) &B3D5)*8) + 0;
[; ;pic18f45k80.h: 38225: extern volatile __bit B3D51 @ (((unsigned) &B3D5)*8) + 1;
[; ;pic18f45k80.h: 38227: extern volatile __bit B3D52 @ (((unsigned) &B3D5)*8) + 2;
[; ;pic18f45k80.h: 38229: extern volatile __bit B3D53 @ (((unsigned) &B3D5)*8) + 3;
[; ;pic18f45k80.h: 38231: extern volatile __bit B3D54 @ (((unsigned) &B3D5)*8) + 4;
[; ;pic18f45k80.h: 38233: extern volatile __bit B3D55 @ (((unsigned) &B3D5)*8) + 5;
[; ;pic18f45k80.h: 38235: extern volatile __bit B3D56 @ (((unsigned) &B3D5)*8) + 6;
[; ;pic18f45k80.h: 38237: extern volatile __bit B3D57 @ (((unsigned) &B3D5)*8) + 7;
[; ;pic18f45k80.h: 38239: extern volatile __bit B3D60 @ (((unsigned) &B3D6)*8) + 0;
[; ;pic18f45k80.h: 38241: extern volatile __bit B3D61 @ (((unsigned) &B3D6)*8) + 1;
[; ;pic18f45k80.h: 38243: extern volatile __bit B3D62 @ (((unsigned) &B3D6)*8) + 2;
[; ;pic18f45k80.h: 38245: extern volatile __bit B3D63 @ (((unsigned) &B3D6)*8) + 3;
[; ;pic18f45k80.h: 38247: extern volatile __bit B3D64 @ (((unsigned) &B3D6)*8) + 4;
[; ;pic18f45k80.h: 38249: extern volatile __bit B3D65 @ (((unsigned) &B3D6)*8) + 5;
[; ;pic18f45k80.h: 38251: extern volatile __bit B3D66 @ (((unsigned) &B3D6)*8) + 6;
[; ;pic18f45k80.h: 38253: extern volatile __bit B3D67 @ (((unsigned) &B3D6)*8) + 7;
[; ;pic18f45k80.h: 38255: extern volatile __bit B3D70 @ (((unsigned) &B3D7)*8) + 0;
[; ;pic18f45k80.h: 38257: extern volatile __bit B3D71 @ (((unsigned) &B3D7)*8) + 1;
[; ;pic18f45k80.h: 38259: extern volatile __bit B3D72 @ (((unsigned) &B3D7)*8) + 2;
[; ;pic18f45k80.h: 38261: extern volatile __bit B3D73 @ (((unsigned) &B3D7)*8) + 3;
[; ;pic18f45k80.h: 38263: extern volatile __bit B3D74 @ (((unsigned) &B3D7)*8) + 4;
[; ;pic18f45k80.h: 38265: extern volatile __bit B3D75 @ (((unsigned) &B3D7)*8) + 5;
[; ;pic18f45k80.h: 38267: extern volatile __bit B3D76 @ (((unsigned) &B3D7)*8) + 6;
[; ;pic18f45k80.h: 38269: extern volatile __bit B3D77 @ (((unsigned) &B3D7)*8) + 7;
[; ;pic18f45k80.h: 38271: extern volatile __bit B3DLC0 @ (((unsigned) &B3DLC)*8) + 0;
[; ;pic18f45k80.h: 38273: extern volatile __bit B3DLC1 @ (((unsigned) &B3DLC)*8) + 1;
[; ;pic18f45k80.h: 38275: extern volatile __bit B3DLC2 @ (((unsigned) &B3DLC)*8) + 2;
[; ;pic18f45k80.h: 38277: extern volatile __bit B3DLC3 @ (((unsigned) &B3DLC)*8) + 3;
[; ;pic18f45k80.h: 38279: extern volatile __bit B3EID0 @ (((unsigned) &B3EIDL)*8) + 0;
[; ;pic18f45k80.h: 38281: extern volatile __bit B3EID1 @ (((unsigned) &B3EIDL)*8) + 1;
[; ;pic18f45k80.h: 38283: extern volatile __bit B3EID10 @ (((unsigned) &B3EIDH)*8) + 2;
[; ;pic18f45k80.h: 38285: extern volatile __bit B3EID11 @ (((unsigned) &B3EIDH)*8) + 3;
[; ;pic18f45k80.h: 38287: extern volatile __bit B3EID12 @ (((unsigned) &B3EIDH)*8) + 4;
[; ;pic18f45k80.h: 38289: extern volatile __bit B3EID13 @ (((unsigned) &B3EIDH)*8) + 5;
[; ;pic18f45k80.h: 38291: extern volatile __bit B3EID14 @ (((unsigned) &B3EIDH)*8) + 6;
[; ;pic18f45k80.h: 38293: extern volatile __bit B3EID15 @ (((unsigned) &B3EIDH)*8) + 7;
[; ;pic18f45k80.h: 38295: extern volatile __bit B3EID16 @ (((unsigned) &B3SIDL)*8) + 0;
[; ;pic18f45k80.h: 38297: extern volatile __bit B3EID17 @ (((unsigned) &B3SIDL)*8) + 1;
[; ;pic18f45k80.h: 38299: extern volatile __bit B3EID2 @ (((unsigned) &B3EIDL)*8) + 2;
[; ;pic18f45k80.h: 38301: extern volatile __bit B3EID3 @ (((unsigned) &B3EIDL)*8) + 3;
[; ;pic18f45k80.h: 38303: extern volatile __bit B3EID4 @ (((unsigned) &B3EIDL)*8) + 4;
[; ;pic18f45k80.h: 38305: extern volatile __bit B3EID5 @ (((unsigned) &B3EIDL)*8) + 5;
[; ;pic18f45k80.h: 38307: extern volatile __bit B3EID6 @ (((unsigned) &B3EIDL)*8) + 6;
[; ;pic18f45k80.h: 38309: extern volatile __bit B3EID7 @ (((unsigned) &B3EIDL)*8) + 7;
[; ;pic18f45k80.h: 38311: extern volatile __bit B3EID8 @ (((unsigned) &B3EIDH)*8) + 0;
[; ;pic18f45k80.h: 38313: extern volatile __bit B3EID9 @ (((unsigned) &B3EIDH)*8) + 1;
[; ;pic18f45k80.h: 38315: extern volatile __bit B3EXID @ (((unsigned) &B3SIDL)*8) + 3;
[; ;pic18f45k80.h: 38317: extern volatile __bit B3EXIDE @ (((unsigned) &B3SIDL)*8) + 3;
[; ;pic18f45k80.h: 38319: extern volatile __bit B3FILHIT0 @ (((unsigned) &B3CON)*8) + 0;
[; ;pic18f45k80.h: 38321: extern volatile __bit B3FILHIT1 @ (((unsigned) &B3CON)*8) + 1;
[; ;pic18f45k80.h: 38323: extern volatile __bit B3FILHIT2 @ (((unsigned) &B3CON)*8) + 2;
[; ;pic18f45k80.h: 38325: extern volatile __bit B3FILHIT3 @ (((unsigned) &B3CON)*8) + 3;
[; ;pic18f45k80.h: 38327: extern volatile __bit B3FILHIT4 @ (((unsigned) &B3CON)*8) + 4;
[; ;pic18f45k80.h: 38329: extern volatile __bit B3IE @ (((unsigned) &BIE0)*8) + 5;
[; ;pic18f45k80.h: 38331: extern volatile __bit B3RB0 @ (((unsigned) &B3DLC)*8) + 4;
[; ;pic18f45k80.h: 38333: extern volatile __bit B3RB1 @ (((unsigned) &B3DLC)*8) + 5;
[; ;pic18f45k80.h: 38335: extern volatile __bit B3RTREN @ (((unsigned) &B3CON)*8) + 2;
[; ;pic18f45k80.h: 38337: extern volatile __bit B3RTRRO @ (((unsigned) &B3CON)*8) + 5;
[; ;pic18f45k80.h: 38339: extern volatile __bit B3RXFUL @ (((unsigned) &B3CON)*8) + 7;
[; ;pic18f45k80.h: 38341: extern volatile __bit B3RXM1 @ (((unsigned) &B3CON)*8) + 6;
[; ;pic18f45k80.h: 38343: extern volatile __bit B3RXRTR @ (((unsigned) &B3DLC)*8) + 6;
[; ;pic18f45k80.h: 38345: extern volatile __bit B3SID0 @ (((unsigned) &B3SIDL)*8) + 5;
[; ;pic18f45k80.h: 38347: extern volatile __bit B3SID1 @ (((unsigned) &B3SIDL)*8) + 6;
[; ;pic18f45k80.h: 38349: extern volatile __bit B3SID10 @ (((unsigned) &B3SIDH)*8) + 7;
[; ;pic18f45k80.h: 38351: extern volatile __bit B3SID2 @ (((unsigned) &B3SIDL)*8) + 7;
[; ;pic18f45k80.h: 38353: extern volatile __bit B3SID3 @ (((unsigned) &B3SIDH)*8) + 0;
[; ;pic18f45k80.h: 38355: extern volatile __bit B3SID4 @ (((unsigned) &B3SIDH)*8) + 1;
[; ;pic18f45k80.h: 38357: extern volatile __bit B3SID5 @ (((unsigned) &B3SIDH)*8) + 2;
[; ;pic18f45k80.h: 38359: extern volatile __bit B3SID6 @ (((unsigned) &B3SIDH)*8) + 3;
[; ;pic18f45k80.h: 38361: extern volatile __bit B3SID7 @ (((unsigned) &B3SIDH)*8) + 4;
[; ;pic18f45k80.h: 38363: extern volatile __bit B3SID8 @ (((unsigned) &B3SIDH)*8) + 5;
[; ;pic18f45k80.h: 38365: extern volatile __bit B3SID9 @ (((unsigned) &B3SIDH)*8) + 6;
[; ;pic18f45k80.h: 38367: extern volatile __bit B3SRR @ (((unsigned) &B3SIDL)*8) + 4;
[; ;pic18f45k80.h: 38369: extern volatile __bit B3TXABT @ (((unsigned) &B3CON)*8) + 6;
[; ;pic18f45k80.h: 38371: extern volatile __bit B3TXB3IF @ (((unsigned) &B3CON)*8) + 7;
[; ;pic18f45k80.h: 38373: extern volatile __bit B3TXEN @ (((unsigned) &BSEL0)*8) + 5;
[; ;pic18f45k80.h: 38375: extern volatile __bit B3TXERR @ (((unsigned) &B3CON)*8) + 4;
[; ;pic18f45k80.h: 38377: extern volatile __bit B3TXLARB @ (((unsigned) &B3CON)*8) + 5;
[; ;pic18f45k80.h: 38379: extern volatile __bit B3TXPRI0 @ (((unsigned) &B3CON)*8) + 0;
[; ;pic18f45k80.h: 38381: extern volatile __bit B3TXPRI1 @ (((unsigned) &B3CON)*8) + 1;
[; ;pic18f45k80.h: 38383: extern volatile __bit B3TXREQ @ (((unsigned) &B3CON)*8) + 3;
[; ;pic18f45k80.h: 38385: extern volatile __bit B4D00 @ (((unsigned) &B4D0)*8) + 0;
[; ;pic18f45k80.h: 38387: extern volatile __bit B4D01 @ (((unsigned) &B4D0)*8) + 1;
[; ;pic18f45k80.h: 38389: extern volatile __bit B4D02 @ (((unsigned) &B4D0)*8) + 2;
[; ;pic18f45k80.h: 38391: extern volatile __bit B4D03 @ (((unsigned) &B4D0)*8) + 3;
[; ;pic18f45k80.h: 38393: extern volatile __bit B4D04 @ (((unsigned) &B4D0)*8) + 4;
[; ;pic18f45k80.h: 38395: extern volatile __bit B4D05 @ (((unsigned) &B4D0)*8) + 5;
[; ;pic18f45k80.h: 38397: extern volatile __bit B4D06 @ (((unsigned) &B4D0)*8) + 6;
[; ;pic18f45k80.h: 38399: extern volatile __bit B4D07 @ (((unsigned) &B4D0)*8) + 7;
[; ;pic18f45k80.h: 38401: extern volatile __bit B4D10 @ (((unsigned) &B4D1)*8) + 0;
[; ;pic18f45k80.h: 38403: extern volatile __bit B4D11 @ (((unsigned) &B4D1)*8) + 1;
[; ;pic18f45k80.h: 38405: extern volatile __bit B4D12 @ (((unsigned) &B4D1)*8) + 2;
[; ;pic18f45k80.h: 38407: extern volatile __bit B4D13 @ (((unsigned) &B4D1)*8) + 3;
[; ;pic18f45k80.h: 38409: extern volatile __bit B4D14 @ (((unsigned) &B4D1)*8) + 4;
[; ;pic18f45k80.h: 38411: extern volatile __bit B4D15 @ (((unsigned) &B4D1)*8) + 5;
[; ;pic18f45k80.h: 38413: extern volatile __bit B4D16 @ (((unsigned) &B4D1)*8) + 6;
[; ;pic18f45k80.h: 38415: extern volatile __bit B4D17 @ (((unsigned) &B4D1)*8) + 7;
[; ;pic18f45k80.h: 38417: extern volatile __bit B4D20 @ (((unsigned) &B4D2)*8) + 0;
[; ;pic18f45k80.h: 38419: extern volatile __bit B4D21 @ (((unsigned) &B4D2)*8) + 1;
[; ;pic18f45k80.h: 38421: extern volatile __bit B4D22 @ (((unsigned) &B4D2)*8) + 2;
[; ;pic18f45k80.h: 38423: extern volatile __bit B4D23 @ (((unsigned) &B4D2)*8) + 3;
[; ;pic18f45k80.h: 38425: extern volatile __bit B4D24 @ (((unsigned) &B4D2)*8) + 4;
[; ;pic18f45k80.h: 38427: extern volatile __bit B4D25 @ (((unsigned) &B4D2)*8) + 5;
[; ;pic18f45k80.h: 38429: extern volatile __bit B4D26 @ (((unsigned) &B4D2)*8) + 6;
[; ;pic18f45k80.h: 38431: extern volatile __bit B4D27 @ (((unsigned) &B4D2)*8) + 7;
[; ;pic18f45k80.h: 38433: extern volatile __bit B4D30 @ (((unsigned) &B4D3)*8) + 0;
[; ;pic18f45k80.h: 38435: extern volatile __bit B4D31 @ (((unsigned) &B4D3)*8) + 1;
[; ;pic18f45k80.h: 38437: extern volatile __bit B4D32 @ (((unsigned) &B4D3)*8) + 2;
[; ;pic18f45k80.h: 38439: extern volatile __bit B4D33 @ (((unsigned) &B4D3)*8) + 3;
[; ;pic18f45k80.h: 38441: extern volatile __bit B4D34 @ (((unsigned) &B4D3)*8) + 4;
[; ;pic18f45k80.h: 38443: extern volatile __bit B4D35 @ (((unsigned) &B4D3)*8) + 5;
[; ;pic18f45k80.h: 38445: extern volatile __bit B4D36 @ (((unsigned) &B4D3)*8) + 6;
[; ;pic18f45k80.h: 38447: extern volatile __bit B4D37 @ (((unsigned) &B4D3)*8) + 7;
[; ;pic18f45k80.h: 38449: extern volatile __bit B4D40 @ (((unsigned) &B4D4)*8) + 0;
[; ;pic18f45k80.h: 38451: extern volatile __bit B4D41 @ (((unsigned) &B4D4)*8) + 1;
[; ;pic18f45k80.h: 38453: extern volatile __bit B4D42 @ (((unsigned) &B4D4)*8) + 2;
[; ;pic18f45k80.h: 38455: extern volatile __bit B4D43 @ (((unsigned) &B4D4)*8) + 3;
[; ;pic18f45k80.h: 38457: extern volatile __bit B4D44 @ (((unsigned) &B4D4)*8) + 4;
[; ;pic18f45k80.h: 38459: extern volatile __bit B4D45 @ (((unsigned) &B4D4)*8) + 5;
[; ;pic18f45k80.h: 38461: extern volatile __bit B4D46 @ (((unsigned) &B4D4)*8) + 6;
[; ;pic18f45k80.h: 38463: extern volatile __bit B4D47 @ (((unsigned) &B4D4)*8) + 7;
[; ;pic18f45k80.h: 38465: extern volatile __bit B4D50 @ (((unsigned) &B4D5)*8) + 0;
[; ;pic18f45k80.h: 38467: extern volatile __bit B4D51 @ (((unsigned) &B4D5)*8) + 1;
[; ;pic18f45k80.h: 38469: extern volatile __bit B4D52 @ (((unsigned) &B4D5)*8) + 2;
[; ;pic18f45k80.h: 38471: extern volatile __bit B4D53 @ (((unsigned) &B4D5)*8) + 3;
[; ;pic18f45k80.h: 38473: extern volatile __bit B4D54 @ (((unsigned) &B4D5)*8) + 4;
[; ;pic18f45k80.h: 38475: extern volatile __bit B4D55 @ (((unsigned) &B4D5)*8) + 5;
[; ;pic18f45k80.h: 38477: extern volatile __bit B4D56 @ (((unsigned) &B4D5)*8) + 6;
[; ;pic18f45k80.h: 38479: extern volatile __bit B4D57 @ (((unsigned) &B4D5)*8) + 7;
[; ;pic18f45k80.h: 38481: extern volatile __bit B4D60 @ (((unsigned) &B4D6)*8) + 0;
[; ;pic18f45k80.h: 38483: extern volatile __bit B4D61 @ (((unsigned) &B4D6)*8) + 1;
[; ;pic18f45k80.h: 38485: extern volatile __bit B4D62 @ (((unsigned) &B4D6)*8) + 2;
[; ;pic18f45k80.h: 38487: extern volatile __bit B4D63 @ (((unsigned) &B4D6)*8) + 3;
[; ;pic18f45k80.h: 38489: extern volatile __bit B4D64 @ (((unsigned) &B4D6)*8) + 4;
[; ;pic18f45k80.h: 38491: extern volatile __bit B4D65 @ (((unsigned) &B4D6)*8) + 5;
[; ;pic18f45k80.h: 38493: extern volatile __bit B4D66 @ (((unsigned) &B4D6)*8) + 6;
[; ;pic18f45k80.h: 38495: extern volatile __bit B4D67 @ (((unsigned) &B4D6)*8) + 7;
[; ;pic18f45k80.h: 38497: extern volatile __bit B4D70 @ (((unsigned) &B4D7)*8) + 0;
[; ;pic18f45k80.h: 38499: extern volatile __bit B4D71 @ (((unsigned) &B4D7)*8) + 1;
[; ;pic18f45k80.h: 38501: extern volatile __bit B4D72 @ (((unsigned) &B4D7)*8) + 2;
[; ;pic18f45k80.h: 38503: extern volatile __bit B4D73 @ (((unsigned) &B4D7)*8) + 3;
[; ;pic18f45k80.h: 38505: extern volatile __bit B4D74 @ (((unsigned) &B4D7)*8) + 4;
[; ;pic18f45k80.h: 38507: extern volatile __bit B4D75 @ (((unsigned) &B4D7)*8) + 5;
[; ;pic18f45k80.h: 38509: extern volatile __bit B4D76 @ (((unsigned) &B4D7)*8) + 6;
[; ;pic18f45k80.h: 38511: extern volatile __bit B4D77 @ (((unsigned) &B4D7)*8) + 7;
[; ;pic18f45k80.h: 38513: extern volatile __bit B4DLC0 @ (((unsigned) &B4DLC)*8) + 0;
[; ;pic18f45k80.h: 38515: extern volatile __bit B4DLC1 @ (((unsigned) &B4DLC)*8) + 1;
[; ;pic18f45k80.h: 38517: extern volatile __bit B4DLC2 @ (((unsigned) &B4DLC)*8) + 2;
[; ;pic18f45k80.h: 38519: extern volatile __bit B4DLC3 @ (((unsigned) &B4DLC)*8) + 3;
[; ;pic18f45k80.h: 38521: extern volatile __bit B4EID0 @ (((unsigned) &B4EIDL)*8) + 0;
[; ;pic18f45k80.h: 38523: extern volatile __bit B4EID1 @ (((unsigned) &B4EIDL)*8) + 1;
[; ;pic18f45k80.h: 38525: extern volatile __bit B4EID10 @ (((unsigned) &B4EIDH)*8) + 2;
[; ;pic18f45k80.h: 38527: extern volatile __bit B4EID11 @ (((unsigned) &B4EIDH)*8) + 3;
[; ;pic18f45k80.h: 38529: extern volatile __bit B4EID12 @ (((unsigned) &B4EIDH)*8) + 4;
[; ;pic18f45k80.h: 38531: extern volatile __bit B4EID13 @ (((unsigned) &B4EIDH)*8) + 5;
[; ;pic18f45k80.h: 38533: extern volatile __bit B4EID14 @ (((unsigned) &B4EIDH)*8) + 6;
[; ;pic18f45k80.h: 38535: extern volatile __bit B4EID15 @ (((unsigned) &B4EIDH)*8) + 7;
[; ;pic18f45k80.h: 38537: extern volatile __bit B4EID16 @ (((unsigned) &B4SIDL)*8) + 0;
[; ;pic18f45k80.h: 38539: extern volatile __bit B4EID17 @ (((unsigned) &B4SIDL)*8) + 1;
[; ;pic18f45k80.h: 38541: extern volatile __bit B4EID2 @ (((unsigned) &B4EIDL)*8) + 2;
[; ;pic18f45k80.h: 38543: extern volatile __bit B4EID3 @ (((unsigned) &B4EIDL)*8) + 3;
[; ;pic18f45k80.h: 38545: extern volatile __bit B4EID4 @ (((unsigned) &B4EIDL)*8) + 4;
[; ;pic18f45k80.h: 38547: extern volatile __bit B4EID5 @ (((unsigned) &B4EIDL)*8) + 5;
[; ;pic18f45k80.h: 38549: extern volatile __bit B4EID6 @ (((unsigned) &B4EIDL)*8) + 6;
[; ;pic18f45k80.h: 38551: extern volatile __bit B4EID7 @ (((unsigned) &B4EIDL)*8) + 7;
[; ;pic18f45k80.h: 38553: extern volatile __bit B4EID8 @ (((unsigned) &B4EIDH)*8) + 0;
[; ;pic18f45k80.h: 38555: extern volatile __bit B4EID9 @ (((unsigned) &B4EIDH)*8) + 1;
[; ;pic18f45k80.h: 38557: extern volatile __bit B4EXID @ (((unsigned) &B4SIDL)*8) + 3;
[; ;pic18f45k80.h: 38559: extern volatile __bit B4EXIDE @ (((unsigned) &B4SIDL)*8) + 3;
[; ;pic18f45k80.h: 38561: extern volatile __bit B4FILHIT0 @ (((unsigned) &B4CON)*8) + 0;
[; ;pic18f45k80.h: 38563: extern volatile __bit B4FILHIT1 @ (((unsigned) &B4CON)*8) + 1;
[; ;pic18f45k80.h: 38565: extern volatile __bit B4FILHIT2 @ (((unsigned) &B4CON)*8) + 2;
[; ;pic18f45k80.h: 38567: extern volatile __bit B4FILHIT3 @ (((unsigned) &B4CON)*8) + 3;
[; ;pic18f45k80.h: 38569: extern volatile __bit B4FILHIT4 @ (((unsigned) &B4CON)*8) + 4;
[; ;pic18f45k80.h: 38571: extern volatile __bit B4IE @ (((unsigned) &BIE0)*8) + 6;
[; ;pic18f45k80.h: 38573: extern volatile __bit B4RB0 @ (((unsigned) &B4DLC)*8) + 4;
[; ;pic18f45k80.h: 38575: extern volatile __bit B4RB1 @ (((unsigned) &B4DLC)*8) + 5;
[; ;pic18f45k80.h: 38577: extern volatile __bit B4RTREN @ (((unsigned) &B4CON)*8) + 2;
[; ;pic18f45k80.h: 38579: extern volatile __bit B4RTRRO @ (((unsigned) &B4CON)*8) + 5;
[; ;pic18f45k80.h: 38581: extern volatile __bit B4RXFUL @ (((unsigned) &B4CON)*8) + 7;
[; ;pic18f45k80.h: 38583: extern volatile __bit B4RXM1 @ (((unsigned) &B4CON)*8) + 6;
[; ;pic18f45k80.h: 38585: extern volatile __bit B4RXRTR @ (((unsigned) &B4DLC)*8) + 6;
[; ;pic18f45k80.h: 38587: extern volatile __bit B4SID0 @ (((unsigned) &B4SIDL)*8) + 5;
[; ;pic18f45k80.h: 38589: extern volatile __bit B4SID1 @ (((unsigned) &B4SIDL)*8) + 6;
[; ;pic18f45k80.h: 38591: extern volatile __bit B4SID10 @ (((unsigned) &B4SIDH)*8) + 7;
[; ;pic18f45k80.h: 38593: extern volatile __bit B4SID2 @ (((unsigned) &B4SIDL)*8) + 7;
[; ;pic18f45k80.h: 38595: extern volatile __bit B4SID3 @ (((unsigned) &B4SIDH)*8) + 0;
[; ;pic18f45k80.h: 38597: extern volatile __bit B4SID4 @ (((unsigned) &B4SIDH)*8) + 1;
[; ;pic18f45k80.h: 38599: extern volatile __bit B4SID5 @ (((unsigned) &B4SIDH)*8) + 2;
[; ;pic18f45k80.h: 38601: extern volatile __bit B4SID6 @ (((unsigned) &B4SIDH)*8) + 3;
[; ;pic18f45k80.h: 38603: extern volatile __bit B4SID7 @ (((unsigned) &B4SIDH)*8) + 4;
[; ;pic18f45k80.h: 38605: extern volatile __bit B4SID8 @ (((unsigned) &B4SIDH)*8) + 5;
[; ;pic18f45k80.h: 38607: extern volatile __bit B4SID9 @ (((unsigned) &B4SIDH)*8) + 6;
[; ;pic18f45k80.h: 38609: extern volatile __bit B4SRR @ (((unsigned) &B4SIDL)*8) + 4;
[; ;pic18f45k80.h: 38611: extern volatile __bit B4TXABT @ (((unsigned) &B4CON)*8) + 6;
[; ;pic18f45k80.h: 38613: extern volatile __bit B4TXB3IF @ (((unsigned) &B4CON)*8) + 7;
[; ;pic18f45k80.h: 38615: extern volatile __bit B4TXEN @ (((unsigned) &BSEL0)*8) + 6;
[; ;pic18f45k80.h: 38617: extern volatile __bit B4TXERR @ (((unsigned) &B4CON)*8) + 4;
[; ;pic18f45k80.h: 38619: extern volatile __bit B4TXLARB @ (((unsigned) &B4CON)*8) + 5;
[; ;pic18f45k80.h: 38621: extern volatile __bit B4TXPRI0 @ (((unsigned) &B4CON)*8) + 0;
[; ;pic18f45k80.h: 38623: extern volatile __bit B4TXPRI1 @ (((unsigned) &B4CON)*8) + 1;
[; ;pic18f45k80.h: 38625: extern volatile __bit B4TXREQ @ (((unsigned) &B4CON)*8) + 3;
[; ;pic18f45k80.h: 38627: extern volatile __bit B5D00 @ (((unsigned) &B5D0)*8) + 0;
[; ;pic18f45k80.h: 38629: extern volatile __bit B5D01 @ (((unsigned) &B5D0)*8) + 1;
[; ;pic18f45k80.h: 38631: extern volatile __bit B5D02 @ (((unsigned) &B5D0)*8) + 2;
[; ;pic18f45k80.h: 38633: extern volatile __bit B5D03 @ (((unsigned) &B5D0)*8) + 3;
[; ;pic18f45k80.h: 38635: extern volatile __bit B5D04 @ (((unsigned) &B5D0)*8) + 4;
[; ;pic18f45k80.h: 38637: extern volatile __bit B5D05 @ (((unsigned) &B5D0)*8) + 5;
[; ;pic18f45k80.h: 38639: extern volatile __bit B5D06 @ (((unsigned) &B5D0)*8) + 6;
[; ;pic18f45k80.h: 38641: extern volatile __bit B5D07 @ (((unsigned) &B5D0)*8) + 7;
[; ;pic18f45k80.h: 38643: extern volatile __bit B5D10 @ (((unsigned) &B5D1)*8) + 0;
[; ;pic18f45k80.h: 38645: extern volatile __bit B5D11 @ (((unsigned) &B5D1)*8) + 1;
[; ;pic18f45k80.h: 38647: extern volatile __bit B5D12 @ (((unsigned) &B5D1)*8) + 2;
[; ;pic18f45k80.h: 38649: extern volatile __bit B5D13 @ (((unsigned) &B5D1)*8) + 3;
[; ;pic18f45k80.h: 38651: extern volatile __bit B5D14 @ (((unsigned) &B5D1)*8) + 4;
[; ;pic18f45k80.h: 38653: extern volatile __bit B5D15 @ (((unsigned) &B5D1)*8) + 5;
[; ;pic18f45k80.h: 38655: extern volatile __bit B5D16 @ (((unsigned) &B5D1)*8) + 6;
[; ;pic18f45k80.h: 38657: extern volatile __bit B5D17 @ (((unsigned) &B5D1)*8) + 7;
[; ;pic18f45k80.h: 38659: extern volatile __bit B5D20 @ (((unsigned) &B5D2)*8) + 0;
[; ;pic18f45k80.h: 38661: extern volatile __bit B5D21 @ (((unsigned) &B5D2)*8) + 1;
[; ;pic18f45k80.h: 38663: extern volatile __bit B5D22 @ (((unsigned) &B5D2)*8) + 2;
[; ;pic18f45k80.h: 38665: extern volatile __bit B5D23 @ (((unsigned) &B5D2)*8) + 3;
[; ;pic18f45k80.h: 38667: extern volatile __bit B5D24 @ (((unsigned) &B5D2)*8) + 4;
[; ;pic18f45k80.h: 38669: extern volatile __bit B5D25 @ (((unsigned) &B5D2)*8) + 5;
[; ;pic18f45k80.h: 38671: extern volatile __bit B5D26 @ (((unsigned) &B5D2)*8) + 6;
[; ;pic18f45k80.h: 38673: extern volatile __bit B5D27 @ (((unsigned) &B5D2)*8) + 7;
[; ;pic18f45k80.h: 38675: extern volatile __bit B5D30 @ (((unsigned) &B5D3)*8) + 0;
[; ;pic18f45k80.h: 38677: extern volatile __bit B5D31 @ (((unsigned) &B5D3)*8) + 1;
[; ;pic18f45k80.h: 38679: extern volatile __bit B5D32 @ (((unsigned) &B5D3)*8) + 2;
[; ;pic18f45k80.h: 38681: extern volatile __bit B5D33 @ (((unsigned) &B5D3)*8) + 3;
[; ;pic18f45k80.h: 38683: extern volatile __bit B5D34 @ (((unsigned) &B5D3)*8) + 4;
[; ;pic18f45k80.h: 38685: extern volatile __bit B5D35 @ (((unsigned) &B5D3)*8) + 5;
[; ;pic18f45k80.h: 38687: extern volatile __bit B5D36 @ (((unsigned) &B5D3)*8) + 6;
[; ;pic18f45k80.h: 38689: extern volatile __bit B5D37 @ (((unsigned) &B5D3)*8) + 7;
[; ;pic18f45k80.h: 38691: extern volatile __bit B5D40 @ (((unsigned) &B5D4)*8) + 0;
[; ;pic18f45k80.h: 38693: extern volatile __bit B5D41 @ (((unsigned) &B5D4)*8) + 1;
[; ;pic18f45k80.h: 38695: extern volatile __bit B5D42 @ (((unsigned) &B5D4)*8) + 2;
[; ;pic18f45k80.h: 38697: extern volatile __bit B5D43 @ (((unsigned) &B5D4)*8) + 3;
[; ;pic18f45k80.h: 38699: extern volatile __bit B5D44 @ (((unsigned) &B5D4)*8) + 4;
[; ;pic18f45k80.h: 38701: extern volatile __bit B5D45 @ (((unsigned) &B5D4)*8) + 5;
[; ;pic18f45k80.h: 38703: extern volatile __bit B5D46 @ (((unsigned) &B5D4)*8) + 6;
[; ;pic18f45k80.h: 38705: extern volatile __bit B5D47 @ (((unsigned) &B5D4)*8) + 7;
[; ;pic18f45k80.h: 38707: extern volatile __bit B5D50 @ (((unsigned) &B5D5)*8) + 0;
[; ;pic18f45k80.h: 38709: extern volatile __bit B5D51 @ (((unsigned) &B5D5)*8) + 1;
[; ;pic18f45k80.h: 38711: extern volatile __bit B5D52 @ (((unsigned) &B5D5)*8) + 2;
[; ;pic18f45k80.h: 38713: extern volatile __bit B5D53 @ (((unsigned) &B5D5)*8) + 3;
[; ;pic18f45k80.h: 38715: extern volatile __bit B5D54 @ (((unsigned) &B5D5)*8) + 4;
[; ;pic18f45k80.h: 38717: extern volatile __bit B5D55 @ (((unsigned) &B5D5)*8) + 5;
[; ;pic18f45k80.h: 38719: extern volatile __bit B5D56 @ (((unsigned) &B5D5)*8) + 6;
[; ;pic18f45k80.h: 38721: extern volatile __bit B5D57 @ (((unsigned) &B5D5)*8) + 7;
[; ;pic18f45k80.h: 38723: extern volatile __bit B5D60 @ (((unsigned) &B5D6)*8) + 0;
[; ;pic18f45k80.h: 38725: extern volatile __bit B5D61 @ (((unsigned) &B5D6)*8) + 1;
[; ;pic18f45k80.h: 38727: extern volatile __bit B5D62 @ (((unsigned) &B5D6)*8) + 2;
[; ;pic18f45k80.h: 38729: extern volatile __bit B5D63 @ (((unsigned) &B5D6)*8) + 3;
[; ;pic18f45k80.h: 38731: extern volatile __bit B5D64 @ (((unsigned) &B5D6)*8) + 4;
[; ;pic18f45k80.h: 38733: extern volatile __bit B5D65 @ (((unsigned) &B5D6)*8) + 5;
[; ;pic18f45k80.h: 38735: extern volatile __bit B5D66 @ (((unsigned) &B5D6)*8) + 6;
[; ;pic18f45k80.h: 38737: extern volatile __bit B5D67 @ (((unsigned) &B5D6)*8) + 7;
[; ;pic18f45k80.h: 38739: extern volatile __bit B5D70 @ (((unsigned) &B5D7)*8) + 0;
[; ;pic18f45k80.h: 38741: extern volatile __bit B5D71 @ (((unsigned) &B5D7)*8) + 1;
[; ;pic18f45k80.h: 38743: extern volatile __bit B5D72 @ (((unsigned) &B5D7)*8) + 2;
[; ;pic18f45k80.h: 38745: extern volatile __bit B5D73 @ (((unsigned) &B5D7)*8) + 3;
[; ;pic18f45k80.h: 38747: extern volatile __bit B5D74 @ (((unsigned) &B5D7)*8) + 4;
[; ;pic18f45k80.h: 38749: extern volatile __bit B5D75 @ (((unsigned) &B5D7)*8) + 5;
[; ;pic18f45k80.h: 38751: extern volatile __bit B5D76 @ (((unsigned) &B5D7)*8) + 6;
[; ;pic18f45k80.h: 38753: extern volatile __bit B5D77 @ (((unsigned) &B5D7)*8) + 7;
[; ;pic18f45k80.h: 38755: extern volatile __bit B5DLC0 @ (((unsigned) &B5DLC)*8) + 0;
[; ;pic18f45k80.h: 38757: extern volatile __bit B5DLC1 @ (((unsigned) &B5DLC)*8) + 1;
[; ;pic18f45k80.h: 38759: extern volatile __bit B5DLC2 @ (((unsigned) &B5DLC)*8) + 2;
[; ;pic18f45k80.h: 38761: extern volatile __bit B5DLC3 @ (((unsigned) &B5DLC)*8) + 3;
[; ;pic18f45k80.h: 38763: extern volatile __bit B5EID0 @ (((unsigned) &B5EIDL)*8) + 0;
[; ;pic18f45k80.h: 38765: extern volatile __bit B5EID1 @ (((unsigned) &B5EIDL)*8) + 1;
[; ;pic18f45k80.h: 38767: extern volatile __bit B5EID10 @ (((unsigned) &B5EIDH)*8) + 2;
[; ;pic18f45k80.h: 38769: extern volatile __bit B5EID11 @ (((unsigned) &B5EIDH)*8) + 3;
[; ;pic18f45k80.h: 38771: extern volatile __bit B5EID12 @ (((unsigned) &B5EIDH)*8) + 4;
[; ;pic18f45k80.h: 38773: extern volatile __bit B5EID13 @ (((unsigned) &B5EIDH)*8) + 5;
[; ;pic18f45k80.h: 38775: extern volatile __bit B5EID14 @ (((unsigned) &B5EIDH)*8) + 6;
[; ;pic18f45k80.h: 38777: extern volatile __bit B5EID15 @ (((unsigned) &B5EIDH)*8) + 7;
[; ;pic18f45k80.h: 38779: extern volatile __bit B5EID16 @ (((unsigned) &B5SIDL)*8) + 0;
[; ;pic18f45k80.h: 38781: extern volatile __bit B5EID17 @ (((unsigned) &B5SIDL)*8) + 1;
[; ;pic18f45k80.h: 38783: extern volatile __bit B5EID2 @ (((unsigned) &B5EIDL)*8) + 2;
[; ;pic18f45k80.h: 38785: extern volatile __bit B5EID3 @ (((unsigned) &B5EIDL)*8) + 3;
[; ;pic18f45k80.h: 38787: extern volatile __bit B5EID4 @ (((unsigned) &B5EIDL)*8) + 4;
[; ;pic18f45k80.h: 38789: extern volatile __bit B5EID5 @ (((unsigned) &B5EIDL)*8) + 5;
[; ;pic18f45k80.h: 38791: extern volatile __bit B5EID6 @ (((unsigned) &B5EIDL)*8) + 6;
[; ;pic18f45k80.h: 38793: extern volatile __bit B5EID7 @ (((unsigned) &B5EIDL)*8) + 7;
[; ;pic18f45k80.h: 38795: extern volatile __bit B5EID8 @ (((unsigned) &B5EIDH)*8) + 0;
[; ;pic18f45k80.h: 38797: extern volatile __bit B5EID9 @ (((unsigned) &B5EIDH)*8) + 1;
[; ;pic18f45k80.h: 38799: extern volatile __bit B5EXID @ (((unsigned) &B5SIDL)*8) + 3;
[; ;pic18f45k80.h: 38801: extern volatile __bit B5EXIDE @ (((unsigned) &B5SIDL)*8) + 3;
[; ;pic18f45k80.h: 38803: extern volatile __bit B5FILHIT0 @ (((unsigned) &B5CON)*8) + 0;
[; ;pic18f45k80.h: 38805: extern volatile __bit B5FILHIT1 @ (((unsigned) &B5CON)*8) + 1;
[; ;pic18f45k80.h: 38807: extern volatile __bit B5FILHIT2 @ (((unsigned) &B5CON)*8) + 2;
[; ;pic18f45k80.h: 38809: extern volatile __bit B5FILHIT3 @ (((unsigned) &B5CON)*8) + 3;
[; ;pic18f45k80.h: 38811: extern volatile __bit B5FILHIT4 @ (((unsigned) &B5CON)*8) + 4;
[; ;pic18f45k80.h: 38813: extern volatile __bit B5IE @ (((unsigned) &BIE0)*8) + 7;
[; ;pic18f45k80.h: 38815: extern volatile __bit B5RB0 @ (((unsigned) &B5DLC)*8) + 4;
[; ;pic18f45k80.h: 38817: extern volatile __bit B5RB1 @ (((unsigned) &B5DLC)*8) + 5;
[; ;pic18f45k80.h: 38819: extern volatile __bit B5RTREN @ (((unsigned) &B5CON)*8) + 2;
[; ;pic18f45k80.h: 38821: extern volatile __bit B5RTRRO @ (((unsigned) &B5CON)*8) + 5;
[; ;pic18f45k80.h: 38823: extern volatile __bit B5RXFUL @ (((unsigned) &B5CON)*8) + 7;
[; ;pic18f45k80.h: 38825: extern volatile __bit B5RXM1 @ (((unsigned) &B5CON)*8) + 6;
[; ;pic18f45k80.h: 38827: extern volatile __bit B5RXRTR @ (((unsigned) &B5DLC)*8) + 6;
[; ;pic18f45k80.h: 38829: extern volatile __bit B5SID0 @ (((unsigned) &B5SIDL)*8) + 5;
[; ;pic18f45k80.h: 38831: extern volatile __bit B5SID1 @ (((unsigned) &B5SIDL)*8) + 6;
[; ;pic18f45k80.h: 38833: extern volatile __bit B5SID10 @ (((unsigned) &B5SIDH)*8) + 7;
[; ;pic18f45k80.h: 38835: extern volatile __bit B5SID2 @ (((unsigned) &B5SIDL)*8) + 7;
[; ;pic18f45k80.h: 38837: extern volatile __bit B5SID3 @ (((unsigned) &B5SIDH)*8) + 0;
[; ;pic18f45k80.h: 38839: extern volatile __bit B5SID4 @ (((unsigned) &B5SIDH)*8) + 1;
[; ;pic18f45k80.h: 38841: extern volatile __bit B5SID5 @ (((unsigned) &B5SIDH)*8) + 2;
[; ;pic18f45k80.h: 38843: extern volatile __bit B5SID6 @ (((unsigned) &B5SIDH)*8) + 3;
[; ;pic18f45k80.h: 38845: extern volatile __bit B5SID7 @ (((unsigned) &B5SIDH)*8) + 4;
[; ;pic18f45k80.h: 38847: extern volatile __bit B5SID8 @ (((unsigned) &B5SIDH)*8) + 5;
[; ;pic18f45k80.h: 38849: extern volatile __bit B5SID9 @ (((unsigned) &B5SIDH)*8) + 6;
[; ;pic18f45k80.h: 38851: extern volatile __bit B5SRR @ (((unsigned) &B5SIDL)*8) + 4;
[; ;pic18f45k80.h: 38853: extern volatile __bit B5TXABT @ (((unsigned) &B5CON)*8) + 6;
[; ;pic18f45k80.h: 38855: extern volatile __bit B5TXBIF @ (((unsigned) &B5CON)*8) + 7;
[; ;pic18f45k80.h: 38857: extern volatile __bit B5TXEN @ (((unsigned) &BSEL0)*8) + 7;
[; ;pic18f45k80.h: 38859: extern volatile __bit B5TXERR @ (((unsigned) &B5CON)*8) + 4;
[; ;pic18f45k80.h: 38861: extern volatile __bit B5TXLARB @ (((unsigned) &B5CON)*8) + 5;
[; ;pic18f45k80.h: 38863: extern volatile __bit B5TXPRI0 @ (((unsigned) &B5CON)*8) + 0;
[; ;pic18f45k80.h: 38865: extern volatile __bit B5TXPRI1 @ (((unsigned) &B5CON)*8) + 1;
[; ;pic18f45k80.h: 38867: extern volatile __bit B5TXREQ @ (((unsigned) &B5CON)*8) + 3;
[; ;pic18f45k80.h: 38869: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f45k80.h: 38871: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f45k80.h: 38873: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f45k80.h: 38875: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f45k80.h: 38877: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f45k80.h: 38879: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k80.h: 38881: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f45k80.h: 38883: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f45k80.h: 38885: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f45k80.h: 38887: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f45k80.h: 38889: extern volatile __bit BRP0 @ (((unsigned) &BRGCON1)*8) + 0;
[; ;pic18f45k80.h: 38891: extern volatile __bit BRP1 @ (((unsigned) &BRGCON1)*8) + 1;
[; ;pic18f45k80.h: 38893: extern volatile __bit BRP2 @ (((unsigned) &BRGCON1)*8) + 2;
[; ;pic18f45k80.h: 38895: extern volatile __bit BRP3 @ (((unsigned) &BRGCON1)*8) + 3;
[; ;pic18f45k80.h: 38897: extern volatile __bit BRP4 @ (((unsigned) &BRGCON1)*8) + 4;
[; ;pic18f45k80.h: 38899: extern volatile __bit BRP5 @ (((unsigned) &BRGCON1)*8) + 5;
[; ;pic18f45k80.h: 38901: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f45k80.h: 38903: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f45k80.h: 38905: extern volatile __bit C1TSEL @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic18f45k80.h: 38907: extern volatile __bit C2OUT @ (((unsigned) &CMSTAT)*8) + 6;
[; ;pic18f45k80.h: 38909: extern volatile __bit C2TSEL @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic18f45k80.h: 38911: extern volatile __bit C3OUT @ (((unsigned) &CMSTAT)*8) + 7;
[; ;pic18f45k80.h: 38913: extern volatile __bit C3TSEL @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic18f45k80.h: 38915: extern volatile __bit C4TSEL @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic18f45k80.h: 38917: extern volatile __bit C5TSEL @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic18f45k80.h: 38919: extern volatile __bit CANCAP @ (((unsigned) &CIOCON)*8) + 4;
[; ;pic18f45k80.h: 38921: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f45k80.h: 38923: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f45k80.h: 38925: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f45k80.h: 38927: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k80.h: 38929: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f45k80.h: 38931: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f45k80.h: 38933: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k80.h: 38935: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k80.h: 38937: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k80.h: 38939: extern volatile __bit CCP1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k80.h: 38941: extern volatile __bit CCP1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k80.h: 38943: extern volatile __bit CCP1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k80.h: 38945: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f45k80.h: 38947: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f45k80.h: 38949: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f45k80.h: 38951: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f45k80.h: 38953: extern volatile __bit CCP1MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f45k80.h: 38955: extern volatile __bit CCP1OD @ (((unsigned) &ODCON)*8) + 2;
[; ;pic18f45k80.h: 38957: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f45k80.h: 38959: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f45k80.h: 38961: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k80.h: 38963: extern volatile __bit CCP2IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f45k80.h: 38965: extern volatile __bit CCP2IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f45k80.h: 38967: extern volatile __bit CCP2IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f45k80.h: 38969: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f45k80.h: 38971: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f45k80.h: 38973: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f45k80.h: 38975: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f45k80.h: 38977: extern volatile __bit CCP2MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f45k80.h: 38979: extern volatile __bit CCP2OD @ (((unsigned) &ODCON)*8) + 3;
[; ;pic18f45k80.h: 38981: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f45k80.h: 38983: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f45k80.h: 38985: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k80.h: 38987: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f45k80.h: 38989: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f45k80.h: 38991: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k80.h: 38993: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f45k80.h: 38995: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f45k80.h: 38997: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f45k80.h: 38999: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f45k80.h: 39001: extern volatile __bit CCP3MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f45k80.h: 39003: extern volatile __bit CCP3OD @ (((unsigned) &ODCON)*8) + 4;
[; ;pic18f45k80.h: 39005: extern volatile __bit CCP3X @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f45k80.h: 39007: extern volatile __bit CCP3Y @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f45k80.h: 39009: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f45k80.h: 39011: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f45k80.h: 39013: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f45k80.h: 39015: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f45k80.h: 39017: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f45k80.h: 39019: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f45k80.h: 39021: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f45k80.h: 39023: extern volatile __bit CCP4MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f45k80.h: 39025: extern volatile __bit CCP4OD @ (((unsigned) &ODCON)*8) + 5;
[; ;pic18f45k80.h: 39027: extern volatile __bit CCP4X @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f45k80.h: 39029: extern volatile __bit CCP4Y @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f45k80.h: 39031: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f45k80.h: 39033: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f45k80.h: 39035: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f45k80.h: 39037: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f45k80.h: 39039: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f45k80.h: 39041: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f45k80.h: 39043: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f45k80.h: 39045: extern volatile __bit CCP5MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f45k80.h: 39047: extern volatile __bit CCP5OD @ (((unsigned) &ODCON)*8) + 6;
[; ;pic18f45k80.h: 39049: extern volatile __bit CCP5X @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f45k80.h: 39051: extern volatile __bit CCP5Y @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f45k80.h: 39053: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k80.h: 39055: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k80.h: 39057: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f45k80.h: 39059: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f45k80.h: 39061: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f45k80.h: 39063: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f45k80.h: 39065: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f45k80.h: 39067: extern volatile __bit CHSN0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f45k80.h: 39069: extern volatile __bit CHSN1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f45k80.h: 39071: extern volatile __bit CHSN2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f45k80.h: 39073: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k80.h: 39075: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f45k80.h: 39077: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f45k80.h: 39079: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k80.h: 39081: extern volatile __bit CLKSEL @ (((unsigned) &CIOCON)*8) + 0;
[; ;pic18f45k80.h: 39083: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f45k80.h: 39085: extern volatile __bit CMP1IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f45k80.h: 39087: extern volatile __bit CMP1IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f45k80.h: 39089: extern volatile __bit CMP1IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f45k80.h: 39091: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f45k80.h: 39093: extern volatile __bit CMP1OUT @ (((unsigned) &CMSTAT)*8) + 6;
[; ;pic18f45k80.h: 39095: extern volatile __bit CMP2IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f45k80.h: 39097: extern volatile __bit CMP2IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f45k80.h: 39099: extern volatile __bit CMP2IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f45k80.h: 39101: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f45k80.h: 39103: extern volatile __bit CMP2OUT @ (((unsigned) &CMSTAT)*8) + 7;
[; ;pic18f45k80.h: 39105: extern volatile __bit CMPL0 @ (((unsigned) &PSTR1CON)*8) + 6;
[; ;pic18f45k80.h: 39107: extern volatile __bit CMPL1 @ (((unsigned) &PSTR1CON)*8) + 7;
[; ;pic18f45k80.h: 39109: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f45k80.h: 39111: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f45k80.h: 39113: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f45k80.h: 39115: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f45k80.h: 39117: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f45k80.h: 39119: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f45k80.h: 39121: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f45k80.h: 39123: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f45k80.h: 39125: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f45k80.h: 39127: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f45k80.h: 39129: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k80.h: 39131: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f45k80.h: 39133: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f45k80.h: 39135: extern volatile __bit CTMUDS @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f45k80.h: 39137: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f45k80.h: 39139: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f45k80.h: 39141: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f45k80.h: 39143: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f45k80.h: 39145: extern volatile __bit CTMUMD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f45k80.h: 39147: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f45k80.h: 39149: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f45k80.h: 39151: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f45k80.h: 39153: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f45k80.h: 39155: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f45k80.h: 39157: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f45k80.h: 39159: extern volatile __bit CVR4 @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f45k80.h: 39161: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f45k80.h: 39163: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f45k80.h: 39165: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f45k80.h: 39167: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f45k80.h: 39169: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f45k80.h: 39171: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39173: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39175: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f45k80.h: 39177: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f45k80.h: 39179: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f45k80.h: 39181: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f45k80.h: 39183: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f45k80.h: 39185: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f45k80.h: 39187: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f45k80.h: 39189: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f45k80.h: 39191: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f45k80.h: 39193: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f45k80.h: 39195: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f45k80.h: 39197: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 39199: extern volatile __bit DRXB0IE @ (((unsigned) &BIE0)*8) + 0;
[; ;pic18f45k80.h: 39201: extern volatile __bit DRXB1IE @ (((unsigned) &BIE0)*8) + 1;
[; ;pic18f45k80.h: 39203: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k80.h: 39205: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k80.h: 39207: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k80.h: 39209: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39211: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39213: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39215: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f45k80.h: 39217: extern volatile __bit ECANMD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f45k80.h: 39219: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f45k80.h: 39221: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f45k80.h: 39223: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f45k80.h: 39225: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f45k80.h: 39227: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f45k80.h: 39229: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f45k80.h: 39231: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f45k80.h: 39233: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f45k80.h: 39235: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f45k80.h: 39237: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f45k80.h: 39239: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f45k80.h: 39241: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f45k80.h: 39243: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f45k80.h: 39245: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f45k80.h: 39247: extern volatile __bit EDI16 @ (((unsigned) &RXB1SIDL)*8) + 0;
[; ;pic18f45k80.h: 39249: extern volatile __bit EDI17 @ (((unsigned) &RXB1SIDL)*8) + 1;
[; ;pic18f45k80.h: 39251: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k80.h: 39253: extern volatile __bit EEIE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f45k80.h: 39255: extern volatile __bit EEIF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f45k80.h: 39257: extern volatile __bit EEIP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f45k80.h: 39259: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f45k80.h: 39261: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k80.h: 39263: extern volatile __bit ENDRHI @ (((unsigned) &CIOCON)*8) + 5;
[; ;pic18f45k80.h: 39265: extern volatile __bit ERRIE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f45k80.h: 39267: extern volatile __bit ERRIF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f45k80.h: 39269: extern volatile __bit ERRIP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f45k80.h: 39271: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f45k80.h: 39273: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f45k80.h: 39275: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f45k80.h: 39277: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f45k80.h: 39279: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f45k80.h: 39281: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f45k80.h: 39283: extern volatile __bit EWARN @ (((unsigned) &COMSTAT)*8) + 0;
[; ;pic18f45k80.h: 39285: extern volatile __bit EWIN0 @ (((unsigned) &ECANCON)*8) + 0;
[; ;pic18f45k80.h: 39287: extern volatile __bit EWIN1 @ (((unsigned) &ECANCON)*8) + 1;
[; ;pic18f45k80.h: 39289: extern volatile __bit EWIN2 @ (((unsigned) &ECANCON)*8) + 2;
[; ;pic18f45k80.h: 39291: extern volatile __bit EWIN3 @ (((unsigned) &ECANCON)*8) + 3;
[; ;pic18f45k80.h: 39293: extern volatile __bit EWIN4 @ (((unsigned) &ECANCON)*8) + 4;
[; ;pic18f45k80.h: 39295: extern volatile __bit F0BP_0 @ (((unsigned) &RXFBCON0)*8) + 0;
[; ;pic18f45k80.h: 39297: extern volatile __bit F0BP_01 @ (((unsigned) &RXFBCON0)*8) + 0;
[; ;pic18f45k80.h: 39299: extern volatile __bit F0BP_1 @ (((unsigned) &RXFBCON0)*8) + 1;
[; ;pic18f45k80.h: 39301: extern volatile __bit F0BP_2 @ (((unsigned) &RXFBCON0)*8) + 2;
[; ;pic18f45k80.h: 39303: extern volatile __bit F0BP_3 @ (((unsigned) &RXFBCON0)*8) + 3;
[; ;pic18f45k80.h: 39305: extern volatile __bit F10BP_0 @ (((unsigned) &RXFBCON5)*8) + 0;
[; ;pic18f45k80.h: 39307: extern volatile __bit F10BP_01 @ (((unsigned) &RXFBCON5)*8) + 0;
[; ;pic18f45k80.h: 39309: extern volatile __bit F10BP_1 @ (((unsigned) &RXFBCON5)*8) + 1;
[; ;pic18f45k80.h: 39311: extern volatile __bit F10BP_2 @ (((unsigned) &RXFBCON5)*8) + 2;
[; ;pic18f45k80.h: 39313: extern volatile __bit F10BP_3 @ (((unsigned) &RXFBCON5)*8) + 3;
[; ;pic18f45k80.h: 39315: extern volatile __bit F11BP_0 @ (((unsigned) &RXFBCON5)*8) + 4;
[; ;pic18f45k80.h: 39317: extern volatile __bit F11BP_1 @ (((unsigned) &RXFBCON5)*8) + 5;
[; ;pic18f45k80.h: 39319: extern volatile __bit F11BP_2 @ (((unsigned) &RXFBCON5)*8) + 6;
[; ;pic18f45k80.h: 39321: extern volatile __bit F11BP_3 @ (((unsigned) &RXFBCON5)*8) + 7;
[; ;pic18f45k80.h: 39323: extern volatile __bit F12BP_0 @ (((unsigned) &RXFBCON6)*8) + 0;
[; ;pic18f45k80.h: 39325: extern volatile __bit F12BP_01 @ (((unsigned) &RXFBCON6)*8) + 0;
[; ;pic18f45k80.h: 39327: extern volatile __bit F12BP_1 @ (((unsigned) &RXFBCON6)*8) + 1;
[; ;pic18f45k80.h: 39329: extern volatile __bit F12BP_2 @ (((unsigned) &RXFBCON6)*8) + 2;
[; ;pic18f45k80.h: 39331: extern volatile __bit F12BP_3 @ (((unsigned) &RXFBCON6)*8) + 3;
[; ;pic18f45k80.h: 39333: extern volatile __bit F13BP_0 @ (((unsigned) &RXFBCON6)*8) + 4;
[; ;pic18f45k80.h: 39335: extern volatile __bit F13BP_1 @ (((unsigned) &RXFBCON6)*8) + 5;
[; ;pic18f45k80.h: 39337: extern volatile __bit F13BP_2 @ (((unsigned) &RXFBCON6)*8) + 6;
[; ;pic18f45k80.h: 39339: extern volatile __bit F13BP_3 @ (((unsigned) &RXFBCON6)*8) + 7;
[; ;pic18f45k80.h: 39341: extern volatile __bit F14BP_0 @ (((unsigned) &RXFBCON7)*8) + 0;
[; ;pic18f45k80.h: 39343: extern volatile __bit F14BP_01 @ (((unsigned) &RXFBCON7)*8) + 0;
[; ;pic18f45k80.h: 39345: extern volatile __bit F14BP_1 @ (((unsigned) &RXFBCON7)*8) + 1;
[; ;pic18f45k80.h: 39347: extern volatile __bit F14BP_2 @ (((unsigned) &RXFBCON7)*8) + 2;
[; ;pic18f45k80.h: 39349: extern volatile __bit F14BP_3 @ (((unsigned) &RXFBCON7)*8) + 3;
[; ;pic18f45k80.h: 39351: extern volatile __bit F15BP_0 @ (((unsigned) &RXFBCON7)*8) + 4;
[; ;pic18f45k80.h: 39353: extern volatile __bit F15BP_1 @ (((unsigned) &RXFBCON7)*8) + 5;
[; ;pic18f45k80.h: 39355: extern volatile __bit F15BP_2 @ (((unsigned) &RXFBCON7)*8) + 6;
[; ;pic18f45k80.h: 39357: extern volatile __bit F15BP_3 @ (((unsigned) &RXFBCON7)*8) + 7;
[; ;pic18f45k80.h: 39359: extern volatile __bit F1BP_0 @ (((unsigned) &RXFBCON0)*8) + 4;
[; ;pic18f45k80.h: 39361: extern volatile __bit F1BP_1 @ (((unsigned) &RXFBCON0)*8) + 5;
[; ;pic18f45k80.h: 39363: extern volatile __bit F1BP_2 @ (((unsigned) &RXFBCON0)*8) + 6;
[; ;pic18f45k80.h: 39365: extern volatile __bit F1BP_3 @ (((unsigned) &RXFBCON0)*8) + 7;
[; ;pic18f45k80.h: 39367: extern volatile __bit F2BP_0 @ (((unsigned) &RXFBCON1)*8) + 0;
[; ;pic18f45k80.h: 39369: extern volatile __bit F2BP_01 @ (((unsigned) &RXFBCON1)*8) + 0;
[; ;pic18f45k80.h: 39371: extern volatile __bit F2BP_1 @ (((unsigned) &RXFBCON1)*8) + 1;
[; ;pic18f45k80.h: 39373: extern volatile __bit F2BP_2 @ (((unsigned) &RXFBCON1)*8) + 2;
[; ;pic18f45k80.h: 39375: extern volatile __bit F2BP_3 @ (((unsigned) &RXFBCON1)*8) + 3;
[; ;pic18f45k80.h: 39377: extern volatile __bit F3BP_0 @ (((unsigned) &RXFBCON1)*8) + 4;
[; ;pic18f45k80.h: 39379: extern volatile __bit F3BP_1 @ (((unsigned) &RXFBCON1)*8) + 5;
[; ;pic18f45k80.h: 39381: extern volatile __bit F3BP_2 @ (((unsigned) &RXFBCON1)*8) + 6;
[; ;pic18f45k80.h: 39383: extern volatile __bit F3BP_3 @ (((unsigned) &RXFBCON1)*8) + 7;
[; ;pic18f45k80.h: 39385: extern volatile __bit F4BP_0 @ (((unsigned) &RXFBCON2)*8) + 0;
[; ;pic18f45k80.h: 39387: extern volatile __bit F4BP_01 @ (((unsigned) &RXFBCON2)*8) + 0;
[; ;pic18f45k80.h: 39389: extern volatile __bit F4BP_1 @ (((unsigned) &RXFBCON2)*8) + 1;
[; ;pic18f45k80.h: 39391: extern volatile __bit F4BP_2 @ (((unsigned) &RXFBCON2)*8) + 2;
[; ;pic18f45k80.h: 39393: extern volatile __bit F4BP_3 @ (((unsigned) &RXFBCON2)*8) + 3;
[; ;pic18f45k80.h: 39395: extern volatile __bit F5BP_0 @ (((unsigned) &RXFBCON2)*8) + 4;
[; ;pic18f45k80.h: 39397: extern volatile __bit F5BP_1 @ (((unsigned) &RXFBCON2)*8) + 5;
[; ;pic18f45k80.h: 39399: extern volatile __bit F5BP_2 @ (((unsigned) &RXFBCON2)*8) + 6;
[; ;pic18f45k80.h: 39401: extern volatile __bit F5BP_3 @ (((unsigned) &RXFBCON2)*8) + 7;
[; ;pic18f45k80.h: 39403: extern volatile __bit F6BP_0 @ (((unsigned) &RXFBCON3)*8) + 0;
[; ;pic18f45k80.h: 39405: extern volatile __bit F6BP_01 @ (((unsigned) &RXFBCON3)*8) + 0;
[; ;pic18f45k80.h: 39407: extern volatile __bit F6BP_1 @ (((unsigned) &RXFBCON3)*8) + 1;
[; ;pic18f45k80.h: 39409: extern volatile __bit F6BP_2 @ (((unsigned) &RXFBCON3)*8) + 2;
[; ;pic18f45k80.h: 39411: extern volatile __bit F6BP_3 @ (((unsigned) &RXFBCON3)*8) + 3;
[; ;pic18f45k80.h: 39413: extern volatile __bit F7BP_0 @ (((unsigned) &RXFBCON3)*8) + 4;
[; ;pic18f45k80.h: 39415: extern volatile __bit F7BP_1 @ (((unsigned) &RXFBCON3)*8) + 5;
[; ;pic18f45k80.h: 39417: extern volatile __bit F7BP_2 @ (((unsigned) &RXFBCON3)*8) + 6;
[; ;pic18f45k80.h: 39419: extern volatile __bit F7BP_3 @ (((unsigned) &RXFBCON3)*8) + 7;
[; ;pic18f45k80.h: 39421: extern volatile __bit F8BP_0 @ (((unsigned) &RXFBCON4)*8) + 0;
[; ;pic18f45k80.h: 39423: extern volatile __bit F8BP_01 @ (((unsigned) &RXFBCON4)*8) + 0;
[; ;pic18f45k80.h: 39425: extern volatile __bit F8BP_1 @ (((unsigned) &RXFBCON4)*8) + 1;
[; ;pic18f45k80.h: 39427: extern volatile __bit F8BP_2 @ (((unsigned) &RXFBCON4)*8) + 2;
[; ;pic18f45k80.h: 39429: extern volatile __bit F8BP_3 @ (((unsigned) &RXFBCON4)*8) + 3;
[; ;pic18f45k80.h: 39431: extern volatile __bit F9BP_0 @ (((unsigned) &RXFBCON4)*8) + 4;
[; ;pic18f45k80.h: 39433: extern volatile __bit F9BP_1 @ (((unsigned) &RXFBCON4)*8) + 5;
[; ;pic18f45k80.h: 39435: extern volatile __bit F9BP_2 @ (((unsigned) &RXFBCON4)*8) + 6;
[; ;pic18f45k80.h: 39437: extern volatile __bit F9BP_3 @ (((unsigned) &RXFBCON4)*8) + 7;
[; ;pic18f45k80.h: 39439: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f45k80.h: 39441: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f45k80.h: 39443: extern volatile __bit FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f45k80.h: 39445: extern volatile __bit FIFOWM @ (((unsigned) &ECANCON)*8) + 5;
[; ;pic18f45k80.h: 39447: extern volatile __bit FIFOWMIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f45k80.h: 39449: extern volatile __bit FIFOWMIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f45k80.h: 39451: extern volatile __bit FIFOWMIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k80.h: 39453: extern volatile __bit FIL0_0 @ (((unsigned) &MSEL0)*8) + 0;
[; ;pic18f45k80.h: 39455: extern volatile __bit FIL0_1 @ (((unsigned) &MSEL0)*8) + 1;
[; ;pic18f45k80.h: 39457: extern volatile __bit FIL10_0 @ (((unsigned) &MSEL2)*8) + 4;
[; ;pic18f45k80.h: 39459: extern volatile __bit FIL10_1 @ (((unsigned) &MSEL2)*8) + 5;
[; ;pic18f45k80.h: 39461: extern volatile __bit FIL11_0 @ (((unsigned) &MSEL2)*8) + 6;
[; ;pic18f45k80.h: 39463: extern volatile __bit FIL11_1 @ (((unsigned) &MSEL2)*8) + 7;
[; ;pic18f45k80.h: 39465: extern volatile __bit FIL12_0 @ (((unsigned) &MSEL3)*8) + 0;
[; ;pic18f45k80.h: 39467: extern volatile __bit FIL12_1 @ (((unsigned) &MSEL3)*8) + 1;
[; ;pic18f45k80.h: 39469: extern volatile __bit FIL13_0 @ (((unsigned) &MSEL3)*8) + 2;
[; ;pic18f45k80.h: 39471: extern volatile __bit FIL13_1 @ (((unsigned) &MSEL3)*8) + 3;
[; ;pic18f45k80.h: 39473: extern volatile __bit FIL14_0 @ (((unsigned) &MSEL3)*8) + 4;
[; ;pic18f45k80.h: 39475: extern volatile __bit FIL14_1 @ (((unsigned) &MSEL3)*8) + 5;
[; ;pic18f45k80.h: 39477: extern volatile __bit FIL15_0 @ (((unsigned) &MSEL3)*8) + 6;
[; ;pic18f45k80.h: 39479: extern volatile __bit FIL15_1 @ (((unsigned) &MSEL3)*8) + 7;
[; ;pic18f45k80.h: 39481: extern volatile __bit FIL1_0 @ (((unsigned) &MSEL0)*8) + 2;
[; ;pic18f45k80.h: 39483: extern volatile __bit FIL1_1 @ (((unsigned) &MSEL0)*8) + 3;
[; ;pic18f45k80.h: 39485: extern volatile __bit FIL2_0 @ (((unsigned) &MSEL0)*8) + 4;
[; ;pic18f45k80.h: 39487: extern volatile __bit FIL2_1 @ (((unsigned) &MSEL0)*8) + 5;
[; ;pic18f45k80.h: 39489: extern volatile __bit FIL3_0 @ (((unsigned) &MSEL0)*8) + 6;
[; ;pic18f45k80.h: 39491: extern volatile __bit FIL3_1 @ (((unsigned) &MSEL0)*8) + 7;
[; ;pic18f45k80.h: 39493: extern volatile __bit FIL4_0 @ (((unsigned) &MSEL1)*8) + 0;
[; ;pic18f45k80.h: 39495: extern volatile __bit FIL4_1 @ (((unsigned) &MSEL1)*8) + 1;
[; ;pic18f45k80.h: 39497: extern volatile __bit FIL5_0 @ (((unsigned) &MSEL1)*8) + 2;
[; ;pic18f45k80.h: 39499: extern volatile __bit FIL5_1 @ (((unsigned) &MSEL1)*8) + 3;
[; ;pic18f45k80.h: 39501: extern volatile __bit FIL6_0 @ (((unsigned) &MSEL1)*8) + 4;
[; ;pic18f45k80.h: 39503: extern volatile __bit FIL6_1 @ (((unsigned) &MSEL1)*8) + 5;
[; ;pic18f45k80.h: 39505: extern volatile __bit FIL7_0 @ (((unsigned) &MSEL1)*8) + 6;
[; ;pic18f45k80.h: 39507: extern volatile __bit FIL7_1 @ (((unsigned) &MSEL1)*8) + 7;
[; ;pic18f45k80.h: 39509: extern volatile __bit FIL8_0 @ (((unsigned) &MSEL2)*8) + 0;
[; ;pic18f45k80.h: 39511: extern volatile __bit FIL8_1 @ (((unsigned) &MSEL2)*8) + 1;
[; ;pic18f45k80.h: 39513: extern volatile __bit FIL9_0 @ (((unsigned) &MSEL2)*8) + 2;
[; ;pic18f45k80.h: 39515: extern volatile __bit FIL9_1 @ (((unsigned) &MSEL2)*8) + 3;
[; ;pic18f45k80.h: 39517: extern volatile __bit FLC0 @ (((unsigned) &SDFLC)*8) + 0;
[; ;pic18f45k80.h: 39519: extern volatile __bit FLC1 @ (((unsigned) &SDFLC)*8) + 1;
[; ;pic18f45k80.h: 39521: extern volatile __bit FLC2 @ (((unsigned) &SDFLC)*8) + 2;
[; ;pic18f45k80.h: 39523: extern volatile __bit FLC3 @ (((unsigned) &SDFLC)*8) + 3;
[; ;pic18f45k80.h: 39525: extern volatile __bit FLC4 @ (((unsigned) &SDFLC)*8) + 4;
[; ;pic18f45k80.h: 39527: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f45k80.h: 39529: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f45k80.h: 39531: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k80.h: 39533: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k80.h: 39535: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k80.h: 39537: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k80.h: 39539: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 39541: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 39543: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 39545: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 39547: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 39549: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f45k80.h: 39551: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f45k80.h: 39553: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k80.h: 39555: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k80.h: 39557: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k80.h: 39559: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k80.h: 39561: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k80.h: 39563: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k80.h: 39565: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k80.h: 39567: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39569: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 39571: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f45k80.h: 39573: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f45k80.h: 39575: extern volatile __bit IBF @ (((unsigned) &PSPCON)*8) + 7;
[; ;pic18f45k80.h: 39577: extern volatile __bit IBOV @ (((unsigned) &PSPCON)*8) + 5;
[; ;pic18f45k80.h: 39579: extern volatile __bit ICODE20 @ (((unsigned) &CANSTAT_RO2)*8) + 1;
[; ;pic18f45k80.h: 39581: extern volatile __bit ICODE21 @ (((unsigned) &CANSTAT_RO2)*8) + 2;
[; ;pic18f45k80.h: 39583: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f45k80.h: 39585: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f45k80.h: 39587: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k80.h: 39589: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k80.h: 39591: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k80.h: 39593: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k80.h: 39595: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k80.h: 39597: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k80.h: 39599: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k80.h: 39601: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k80.h: 39603: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k80.h: 39605: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k80.h: 39607: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k80.h: 39609: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k80.h: 39611: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k80.h: 39613: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k80.h: 39615: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k80.h: 39617: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k80.h: 39619: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f45k80.h: 39621: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f45k80.h: 39623: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f45k80.h: 39625: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f45k80.h: 39627: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f45k80.h: 39629: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f45k80.h: 39631: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f45k80.h: 39633: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f45k80.h: 39635: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f45k80.h: 39637: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f45k80.h: 39639: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f45k80.h: 39641: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f45k80.h: 39643: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f45k80.h: 39645: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f45k80.h: 39647: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f45k80.h: 39649: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f45k80.h: 39651: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f45k80.h: 39653: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f45k80.h: 39655: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f45k80.h: 39657: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f45k80.h: 39659: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f45k80.h: 39661: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k80.h: 39663: extern volatile __bit IRXIE @ (((unsigned) &PIE5)*8) + 7;
[; ;pic18f45k80.h: 39665: extern volatile __bit IRXIF @ (((unsigned) &PIR5)*8) + 7;
[; ;pic18f45k80.h: 39667: extern volatile __bit IRXIP @ (((unsigned) &IPR5)*8) + 7;
[; ;pic18f45k80.h: 39669: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f45k80.h: 39671: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f45k80.h: 39673: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f45k80.h: 39675: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f45k80.h: 39677: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f45k80.h: 39679: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f45k80.h: 39681: extern volatile __bit JTOFF @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f45k80.h: 39683: extern volatile __bit JTOFF_FILHIT1 @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f45k80.h: 39685: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k80.h: 39687: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k80.h: 39689: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k80.h: 39691: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k80.h: 39693: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k80.h: 39695: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k80.h: 39697: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k80.h: 39699: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k80.h: 39701: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k80.h: 39703: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k80.h: 39705: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k80.h: 39707: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k80.h: 39709: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k80.h: 39711: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k80.h: 39713: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k80.h: 39715: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k80.h: 39717: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k80.h: 39719: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k80.h: 39721: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k80.h: 39723: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k80.h: 39725: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k80.h: 39727: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k80.h: 39729: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k80.h: 39731: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k80.h: 39733: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k80.h: 39735: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k80.h: 39737: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k80.h: 39739: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k80.h: 39741: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k80.h: 39743: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k80.h: 39745: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k80.h: 39747: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k80.h: 39749: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k80.h: 39751: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k80.h: 39753: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k80.h: 39755: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k80.h: 39757: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k80.h: 39759: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k80.h: 39761: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k80.h: 39763: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k80.h: 39765: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k80.h: 39767: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k80.h: 39769: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k80.h: 39771: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k80.h: 39773: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k80.h: 39775: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k80.h: 39777: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k80.h: 39779: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k80.h: 39781: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k80.h: 39783: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k80.h: 39785: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k80.h: 39787: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k80.h: 39789: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k80.h: 39791: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k80.h: 39793: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k80.h: 39795: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k80.h: 39797: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k80.h: 39799: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k80.h: 39801: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k80.h: 39803: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k80.h: 39805: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k80.h: 39807: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k80.h: 39809: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k80.h: 39811: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k80.h: 39813: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k80.h: 39815: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k80.h: 39817: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k80.h: 39819: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k80.h: 39821: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k80.h: 39823: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k80.h: 39825: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k80.h: 39827: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k80.h: 39829: extern volatile __bit LVDL0 @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f45k80.h: 39831: extern volatile __bit LVDL1 @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f45k80.h: 39833: extern volatile __bit LVDL2 @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f45k80.h: 39835: extern volatile __bit LVDL3 @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f45k80.h: 39837: extern volatile __bit MDSEL0 @ (((unsigned) &ECANCON)*8) + 6;
[; ;pic18f45k80.h: 39839: extern volatile __bit MDSEL1 @ (((unsigned) &ECANCON)*8) + 7;
[; ;pic18f45k80.h: 39841: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f45k80.h: 39843: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f45k80.h: 39845: extern volatile __bit MSK0 @ (((unsigned) &SSPADD)*8) + 0;
[; ;pic18f45k80.h: 39847: extern volatile __bit MSK1 @ (((unsigned) &SSPADD)*8) + 1;
[; ;pic18f45k80.h: 39849: extern volatile __bit MSK2 @ (((unsigned) &SSPADD)*8) + 2;
[; ;pic18f45k80.h: 39851: extern volatile __bit MSK3 @ (((unsigned) &SSPADD)*8) + 3;
[; ;pic18f45k80.h: 39853: extern volatile __bit MSK4 @ (((unsigned) &SSPADD)*8) + 4;
[; ;pic18f45k80.h: 39855: extern volatile __bit MSK5 @ (((unsigned) &SSPADD)*8) + 5;
[; ;pic18f45k80.h: 39857: extern volatile __bit MSK6 @ (((unsigned) &SSPADD)*8) + 6;
[; ;pic18f45k80.h: 39859: extern volatile __bit MSK7 @ (((unsigned) &SSPADD)*8) + 7;
[; ;pic18f45k80.h: 39861: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f45k80.h: 39863: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39865: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 39867: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k80.h: 39869: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f45k80.h: 39871: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 39873: extern volatile __bit NOT_FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f45k80.h: 39875: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k80.h: 39877: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k80.h: 39879: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k80.h: 39881: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k80.h: 39883: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k80.h: 39885: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k80.h: 39887: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k80.h: 39889: extern volatile __bit NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k80.h: 39891: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k80.h: 39893: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k80.h: 39895: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k80.h: 39897: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 39899: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 39901: extern volatile __bit OBF @ (((unsigned) &PSPCON)*8) + 6;
[; ;pic18f45k80.h: 39903: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f45k80.h: 39905: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f45k80.h: 39907: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f45k80.h: 39909: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f45k80.h: 39911: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f45k80.h: 39913: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f45k80.h: 39915: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k80.h: 39917: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k80.h: 39919: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f45k80.h: 39921: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f45k80.h: 39923: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f45k80.h: 39925: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f45k80.h: 39927: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f45k80.h: 39929: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f45k80.h: 39931: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f45k80.h: 39933: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f45k80.h: 39935: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f45k80.h: 39937: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f45k80.h: 39939: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k80.h: 39941: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k80.h: 39943: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k80.h: 39945: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k80.h: 39947: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k80.h: 39949: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f45k80.h: 39951: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f45k80.h: 39953: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f45k80.h: 39955: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f45k80.h: 39957: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f45k80.h: 39959: extern volatile __bit PCFG13 @ (((unsigned) &ANCON1)*8) + 5;
[; ;pic18f45k80.h: 39961: extern volatile __bit PCFG14 @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f45k80.h: 39963: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f45k80.h: 39965: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f45k80.h: 39967: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f45k80.h: 39969: extern volatile __bit PCFG5 @ (((unsigned) &ANCON0)*8) + 5;
[; ;pic18f45k80.h: 39971: extern volatile __bit PCFG6 @ (((unsigned) &ANCON0)*8) + 6;
[; ;pic18f45k80.h: 39973: extern volatile __bit PCFG7 @ (((unsigned) &ANCON0)*8) + 7;
[; ;pic18f45k80.h: 39975: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f45k80.h: 39977: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f45k80.h: 39979: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k80.h: 39981: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k80.h: 39983: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k80.h: 39985: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k80.h: 39987: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f45k80.h: 39989: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f45k80.h: 39991: extern volatile __bit PMPTTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f45k80.h: 39993: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k80.h: 39995: extern volatile __bit PRSEG0 @ (((unsigned) &BRGCON2)*8) + 0;
[; ;pic18f45k80.h: 39997: extern volatile __bit PRSEG1 @ (((unsigned) &BRGCON2)*8) + 1;
[; ;pic18f45k80.h: 39999: extern volatile __bit PRSEG2 @ (((unsigned) &BRGCON2)*8) + 2;
[; ;pic18f45k80.h: 40001: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f45k80.h: 40003: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f45k80.h: 40005: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f45k80.h: 40007: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f45k80.h: 40009: extern volatile __bit PSPMD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f45k80.h: 40011: extern volatile __bit PSPMODE @ (((unsigned) &PSPCON)*8) + 4;
[; ;pic18f45k80.h: 40013: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k80.h: 40015: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k80.h: 40017: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k80.h: 40019: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k80.h: 40021: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k80.h: 40023: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k80.h: 40025: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k80.h: 40027: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k80.h: 40029: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k80.h: 40031: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f45k80.h: 40033: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f45k80.h: 40035: extern volatile __bit RB0DBEN @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f45k80.h: 40037: extern volatile __bit RB0DBEN_FILHIT2 @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f45k80.h: 40039: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k80.h: 40041: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k80.h: 40043: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k80.h: 40045: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k80.h: 40047: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f45k80.h: 40049: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f45k80.h: 40051: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f45k80.h: 40053: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f45k80.h: 40055: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f45k80.h: 40057: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k80.h: 40059: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k80.h: 40061: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k80.h: 40063: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k80.h: 40065: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k80.h: 40067: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k80.h: 40069: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k80.h: 40071: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f45k80.h: 40073: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f45k80.h: 40075: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f45k80.h: 40077: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k80.h: 40079: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k80.h: 40081: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k80.h: 40083: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k80.h: 40085: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k80.h: 40087: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k80.h: 40089: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k80.h: 40091: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k80.h: 40093: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k80.h: 40095: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k80.h: 40097: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k80.h: 40099: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f45k80.h: 40101: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k80.h: 40103: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k80.h: 40105: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k80.h: 40107: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k80.h: 40109: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k80.h: 40111: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k80.h: 40113: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k80.h: 40115: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f45k80.h: 40117: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k80.h: 40119: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k80.h: 40121: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k80.h: 40123: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f45k80.h: 40125: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k80.h: 40127: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k80.h: 40129: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f45k80.h: 40131: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k80.h: 40133: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k80.h: 40135: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k80.h: 40137: extern volatile __bit RDPU @ (((unsigned) &PADCFG1)*8) + 7;
[; ;pic18f45k80.h: 40139: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k80.h: 40141: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k80.h: 40143: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k80.h: 40145: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k80.h: 40147: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 40149: extern volatile __bit REC0 @ (((unsigned) &RXERRCNT)*8) + 0;
[; ;pic18f45k80.h: 40151: extern volatile __bit REC1 @ (((unsigned) &RXERRCNT)*8) + 1;
[; ;pic18f45k80.h: 40153: extern volatile __bit REC2 @ (((unsigned) &RXERRCNT)*8) + 2;
[; ;pic18f45k80.h: 40155: extern volatile __bit REC3 @ (((unsigned) &RXERRCNT)*8) + 3;
[; ;pic18f45k80.h: 40157: extern volatile __bit REC4 @ (((unsigned) &RXERRCNT)*8) + 4;
[; ;pic18f45k80.h: 40159: extern volatile __bit REC5 @ (((unsigned) &RXERRCNT)*8) + 5;
[; ;pic18f45k80.h: 40161: extern volatile __bit REC6 @ (((unsigned) &RXERRCNT)*8) + 6;
[; ;pic18f45k80.h: 40163: extern volatile __bit REC7 @ (((unsigned) &RXERRCNT)*8) + 7;
[; ;pic18f45k80.h: 40165: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f45k80.h: 40167: extern volatile __bit REPU @ (((unsigned) &PADCFG1)*8) + 6;
[; ;pic18f45k80.h: 40169: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k80.h: 40171: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f45k80.h: 40173: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f45k80.h: 40175: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f45k80.h: 40177: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f45k80.h: 40179: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f45k80.h: 40181: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f45k80.h: 40183: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f45k80.h: 40185: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f45k80.h: 40187: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f45k80.h: 40189: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 40191: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k80.h: 40193: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k80.h: 40195: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k80.h: 40197: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k80.h: 40199: extern volatile __bit RXB0D00 @ (((unsigned) &RXB0D0)*8) + 0;
[; ;pic18f45k80.h: 40201: extern volatile __bit RXB0D01 @ (((unsigned) &RXB0D0)*8) + 1;
[; ;pic18f45k80.h: 40203: extern volatile __bit RXB0D02 @ (((unsigned) &RXB0D0)*8) + 2;
[; ;pic18f45k80.h: 40205: extern volatile __bit RXB0D03 @ (((unsigned) &RXB0D0)*8) + 3;
[; ;pic18f45k80.h: 40207: extern volatile __bit RXB0D04 @ (((unsigned) &RXB0D0)*8) + 4;
[; ;pic18f45k80.h: 40209: extern volatile __bit RXB0D05 @ (((unsigned) &RXB0D0)*8) + 5;
[; ;pic18f45k80.h: 40211: extern volatile __bit RXB0D06 @ (((unsigned) &RXB0D0)*8) + 6;
[; ;pic18f45k80.h: 40213: extern volatile __bit RXB0D07 @ (((unsigned) &RXB0D0)*8) + 7;
[; ;pic18f45k80.h: 40215: extern volatile __bit RXB0D10 @ (((unsigned) &RXB0D1)*8) + 0;
[; ;pic18f45k80.h: 40217: extern volatile __bit RXB0D11 @ (((unsigned) &RXB0D1)*8) + 1;
[; ;pic18f45k80.h: 40219: extern volatile __bit RXB0D12 @ (((unsigned) &RXB0D1)*8) + 2;
[; ;pic18f45k80.h: 40221: extern volatile __bit RXB0D13 @ (((unsigned) &RXB0D1)*8) + 3;
[; ;pic18f45k80.h: 40223: extern volatile __bit RXB0D14 @ (((unsigned) &RXB0D1)*8) + 4;
[; ;pic18f45k80.h: 40225: extern volatile __bit RXB0D15 @ (((unsigned) &RXB0D1)*8) + 5;
[; ;pic18f45k80.h: 40227: extern volatile __bit RXB0D16 @ (((unsigned) &RXB0D1)*8) + 6;
[; ;pic18f45k80.h: 40229: extern volatile __bit RXB0D17 @ (((unsigned) &RXB0D1)*8) + 7;
[; ;pic18f45k80.h: 40231: extern volatile __bit RXB0D20 @ (((unsigned) &RXB0D2)*8) + 0;
[; ;pic18f45k80.h: 40233: extern volatile __bit RXB0D21 @ (((unsigned) &RXB0D2)*8) + 1;
[; ;pic18f45k80.h: 40235: extern volatile __bit RXB0D22 @ (((unsigned) &RXB0D2)*8) + 2;
[; ;pic18f45k80.h: 40237: extern volatile __bit RXB0D23 @ (((unsigned) &RXB0D2)*8) + 3;
[; ;pic18f45k80.h: 40239: extern volatile __bit RXB0D24 @ (((unsigned) &RXB0D2)*8) + 4;
[; ;pic18f45k80.h: 40241: extern volatile __bit RXB0D25 @ (((unsigned) &RXB0D2)*8) + 5;
[; ;pic18f45k80.h: 40243: extern volatile __bit RXB0D26 @ (((unsigned) &RXB0D2)*8) + 6;
[; ;pic18f45k80.h: 40245: extern volatile __bit RXB0D27 @ (((unsigned) &RXB0D2)*8) + 7;
[; ;pic18f45k80.h: 40247: extern volatile __bit RXB0D30 @ (((unsigned) &RXB0D3)*8) + 0;
[; ;pic18f45k80.h: 40249: extern volatile __bit RXB0D31 @ (((unsigned) &RXB0D3)*8) + 1;
[; ;pic18f45k80.h: 40251: extern volatile __bit RXB0D32 @ (((unsigned) &RXB0D3)*8) + 2;
[; ;pic18f45k80.h: 40253: extern volatile __bit RXB0D33 @ (((unsigned) &RXB0D3)*8) + 3;
[; ;pic18f45k80.h: 40255: extern volatile __bit RXB0D34 @ (((unsigned) &RXB0D3)*8) + 4;
[; ;pic18f45k80.h: 40257: extern volatile __bit RXB0D35 @ (((unsigned) &RXB0D3)*8) + 5;
[; ;pic18f45k80.h: 40259: extern volatile __bit RXB0D36 @ (((unsigned) &RXB0D3)*8) + 6;
[; ;pic18f45k80.h: 40261: extern volatile __bit RXB0D37 @ (((unsigned) &RXB0D3)*8) + 7;
[; ;pic18f45k80.h: 40263: extern volatile __bit RXB0D40 @ (((unsigned) &RXB0D4)*8) + 0;
[; ;pic18f45k80.h: 40265: extern volatile __bit RXB0D41 @ (((unsigned) &RXB0D4)*8) + 1;
[; ;pic18f45k80.h: 40267: extern volatile __bit RXB0D42 @ (((unsigned) &RXB0D4)*8) + 2;
[; ;pic18f45k80.h: 40269: extern volatile __bit RXB0D43 @ (((unsigned) &RXB0D4)*8) + 3;
[; ;pic18f45k80.h: 40271: extern volatile __bit RXB0D44 @ (((unsigned) &RXB0D4)*8) + 4;
[; ;pic18f45k80.h: 40273: extern volatile __bit RXB0D45 @ (((unsigned) &RXB0D4)*8) + 5;
[; ;pic18f45k80.h: 40275: extern volatile __bit RXB0D46 @ (((unsigned) &RXB0D4)*8) + 6;
[; ;pic18f45k80.h: 40277: extern volatile __bit RXB0D47 @ (((unsigned) &RXB0D4)*8) + 7;
[; ;pic18f45k80.h: 40279: extern volatile __bit RXB0D50 @ (((unsigned) &RXB0D5)*8) + 0;
[; ;pic18f45k80.h: 40281: extern volatile __bit RXB0D51 @ (((unsigned) &RXB0D5)*8) + 1;
[; ;pic18f45k80.h: 40283: extern volatile __bit RXB0D52 @ (((unsigned) &RXB0D5)*8) + 2;
[; ;pic18f45k80.h: 40285: extern volatile __bit RXB0D53 @ (((unsigned) &RXB0D5)*8) + 3;
[; ;pic18f45k80.h: 40287: extern volatile __bit RXB0D54 @ (((unsigned) &RXB0D5)*8) + 4;
[; ;pic18f45k80.h: 40289: extern volatile __bit RXB0D55 @ (((unsigned) &RXB0D5)*8) + 5;
[; ;pic18f45k80.h: 40291: extern volatile __bit RXB0D56 @ (((unsigned) &RXB0D5)*8) + 6;
[; ;pic18f45k80.h: 40293: extern volatile __bit RXB0D57 @ (((unsigned) &RXB0D5)*8) + 7;
[; ;pic18f45k80.h: 40295: extern volatile __bit RXB0D60 @ (((unsigned) &RXB0D6)*8) + 0;
[; ;pic18f45k80.h: 40297: extern volatile __bit RXB0D61 @ (((unsigned) &RXB0D6)*8) + 1;
[; ;pic18f45k80.h: 40299: extern volatile __bit RXB0D62 @ (((unsigned) &RXB0D6)*8) + 2;
[; ;pic18f45k80.h: 40301: extern volatile __bit RXB0D63 @ (((unsigned) &RXB0D6)*8) + 3;
[; ;pic18f45k80.h: 40303: extern volatile __bit RXB0D64 @ (((unsigned) &RXB0D6)*8) + 4;
[; ;pic18f45k80.h: 40305: extern volatile __bit RXB0D65 @ (((unsigned) &RXB0D6)*8) + 5;
[; ;pic18f45k80.h: 40307: extern volatile __bit RXB0D66 @ (((unsigned) &RXB0D6)*8) + 6;
[; ;pic18f45k80.h: 40309: extern volatile __bit RXB0D67 @ (((unsigned) &RXB0D6)*8) + 7;
[; ;pic18f45k80.h: 40311: extern volatile __bit RXB0D70 @ (((unsigned) &RXB0D7)*8) + 0;
[; ;pic18f45k80.h: 40313: extern volatile __bit RXB0D71 @ (((unsigned) &RXB0D7)*8) + 1;
[; ;pic18f45k80.h: 40315: extern volatile __bit RXB0D72 @ (((unsigned) &RXB0D7)*8) + 2;
[; ;pic18f45k80.h: 40317: extern volatile __bit RXB0D73 @ (((unsigned) &RXB0D7)*8) + 3;
[; ;pic18f45k80.h: 40319: extern volatile __bit RXB0D74 @ (((unsigned) &RXB0D7)*8) + 4;
[; ;pic18f45k80.h: 40321: extern volatile __bit RXB0D75 @ (((unsigned) &RXB0D7)*8) + 5;
[; ;pic18f45k80.h: 40323: extern volatile __bit RXB0D76 @ (((unsigned) &RXB0D7)*8) + 6;
[; ;pic18f45k80.h: 40325: extern volatile __bit RXB0D77 @ (((unsigned) &RXB0D7)*8) + 7;
[; ;pic18f45k80.h: 40327: extern volatile __bit RXB0DLC0 @ (((unsigned) &RXB0DLC)*8) + 0;
[; ;pic18f45k80.h: 40329: extern volatile __bit RXB0DLC1 @ (((unsigned) &RXB0DLC)*8) + 1;
[; ;pic18f45k80.h: 40331: extern volatile __bit RXB0DLC2 @ (((unsigned) &RXB0DLC)*8) + 2;
[; ;pic18f45k80.h: 40333: extern volatile __bit RXB0DLC3 @ (((unsigned) &RXB0DLC)*8) + 3;
[; ;pic18f45k80.h: 40335: extern volatile __bit RXB0EID0 @ (((unsigned) &RXB0EIDL)*8) + 0;
[; ;pic18f45k80.h: 40337: extern volatile __bit RXB0EID1 @ (((unsigned) &RXB0EIDL)*8) + 1;
[; ;pic18f45k80.h: 40339: extern volatile __bit RXB0EID10 @ (((unsigned) &RXB0EIDH)*8) + 2;
[; ;pic18f45k80.h: 40341: extern volatile __bit RXB0EID11 @ (((unsigned) &RXB0EIDH)*8) + 3;
[; ;pic18f45k80.h: 40343: extern volatile __bit RXB0EID12 @ (((unsigned) &RXB0EIDH)*8) + 4;
[; ;pic18f45k80.h: 40345: extern volatile __bit RXB0EID13 @ (((unsigned) &RXB0EIDH)*8) + 5;
[; ;pic18f45k80.h: 40347: extern volatile __bit RXB0EID14 @ (((unsigned) &RXB0EIDH)*8) + 6;
[; ;pic18f45k80.h: 40349: extern volatile __bit RXB0EID15 @ (((unsigned) &RXB0EIDH)*8) + 7;
[; ;pic18f45k80.h: 40351: extern volatile __bit RXB0EID16 @ (((unsigned) &RXB0SIDL)*8) + 0;
[; ;pic18f45k80.h: 40353: extern volatile __bit RXB0EID17 @ (((unsigned) &RXB0SIDL)*8) + 1;
[; ;pic18f45k80.h: 40355: extern volatile __bit RXB0EID2 @ (((unsigned) &RXB0EIDL)*8) + 2;
[; ;pic18f45k80.h: 40357: extern volatile __bit RXB0EID3 @ (((unsigned) &RXB0EIDL)*8) + 3;
[; ;pic18f45k80.h: 40359: extern volatile __bit RXB0EID4 @ (((unsigned) &RXB0EIDL)*8) + 4;
[; ;pic18f45k80.h: 40361: extern volatile __bit RXB0EID5 @ (((unsigned) &RXB0EIDL)*8) + 5;
[; ;pic18f45k80.h: 40363: extern volatile __bit RXB0EID6 @ (((unsigned) &RXB0EIDL)*8) + 6;
[; ;pic18f45k80.h: 40365: extern volatile __bit RXB0EID7 @ (((unsigned) &RXB0EIDL)*8) + 7;
[; ;pic18f45k80.h: 40367: extern volatile __bit RXB0EID8 @ (((unsigned) &RXB0EIDH)*8) + 0;
[; ;pic18f45k80.h: 40369: extern volatile __bit RXB0EID9 @ (((unsigned) &RXB0EIDH)*8) + 1;
[; ;pic18f45k80.h: 40371: extern volatile __bit RXB0EXID @ (((unsigned) &RXB0SIDL)*8) + 3;
[; ;pic18f45k80.h: 40373: extern volatile __bit RXB0FILHIT0 @ (((unsigned) &RXB0CON)*8) + 0;
[; ;pic18f45k80.h: 40375: extern volatile __bit RXB0FILHIT1 @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f45k80.h: 40377: extern volatile __bit RXB0FILHIT2 @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f45k80.h: 40379: extern volatile __bit RXB0FILHIT3 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f45k80.h: 40381: extern volatile __bit RXB0FILHIT4 @ (((unsigned) &RXB0CON)*8) + 4;
[; ;pic18f45k80.h: 40383: extern volatile __bit RXB0FUL @ (((unsigned) &RXB0CON)*8) + 7;
[; ;pic18f45k80.h: 40385: extern volatile __bit RXB0IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f45k80.h: 40387: extern volatile __bit RXB0IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k80.h: 40389: extern volatile __bit RXB0M0 @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f45k80.h: 40391: extern volatile __bit RXB0M1 @ (((unsigned) &RXB0CON)*8) + 6;
[; ;pic18f45k80.h: 40393: extern volatile __bit RXB0OVFL @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f45k80.h: 40395: extern volatile __bit RXB0RB0 @ (((unsigned) &RXB0DLC)*8) + 4;
[; ;pic18f45k80.h: 40397: extern volatile __bit RXB0RB1 @ (((unsigned) &RXB0DLC)*8) + 5;
[; ;pic18f45k80.h: 40399: extern volatile __bit RXB0RTR @ (((unsigned) &RXB0DLC)*8) + 6;
[; ;pic18f45k80.h: 40401: extern volatile __bit RXB0RTRR0 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f45k80.h: 40403: extern volatile __bit RXB0RTRRO @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f45k80.h: 40405: extern volatile __bit RXB0SID0 @ (((unsigned) &RXB0SIDL)*8) + 5;
[; ;pic18f45k80.h: 40407: extern volatile __bit RXB0SID1 @ (((unsigned) &RXB0SIDL)*8) + 6;
[; ;pic18f45k80.h: 40409: extern volatile __bit RXB0SID10 @ (((unsigned) &RXB0SIDH)*8) + 7;
[; ;pic18f45k80.h: 40411: extern volatile __bit RXB0SID2 @ (((unsigned) &RXB0SIDL)*8) + 7;
[; ;pic18f45k80.h: 40413: extern volatile __bit RXB0SID3 @ (((unsigned) &RXB0SIDH)*8) + 0;
[; ;pic18f45k80.h: 40415: extern volatile __bit RXB0SID4 @ (((unsigned) &RXB0SIDH)*8) + 1;
[; ;pic18f45k80.h: 40417: extern volatile __bit RXB0SID5 @ (((unsigned) &RXB0SIDH)*8) + 2;
[; ;pic18f45k80.h: 40419: extern volatile __bit RXB0SID6 @ (((unsigned) &RXB0SIDH)*8) + 3;
[; ;pic18f45k80.h: 40421: extern volatile __bit RXB0SID7 @ (((unsigned) &RXB0SIDH)*8) + 4;
[; ;pic18f45k80.h: 40423: extern volatile __bit RXB0SID8 @ (((unsigned) &RXB0SIDH)*8) + 5;
[; ;pic18f45k80.h: 40425: extern volatile __bit RXB0SID9 @ (((unsigned) &RXB0SIDH)*8) + 6;
[; ;pic18f45k80.h: 40427: extern volatile __bit RXB0SRR @ (((unsigned) &RXB0SIDL)*8) + 4;
[; ;pic18f45k80.h: 40429: extern volatile __bit RXB1D00 @ (((unsigned) &RXB1D0)*8) + 0;
[; ;pic18f45k80.h: 40431: extern volatile __bit RXB1D01 @ (((unsigned) &RXB1D0)*8) + 1;
[; ;pic18f45k80.h: 40433: extern volatile __bit RXB1D02 @ (((unsigned) &RXB1D0)*8) + 2;
[; ;pic18f45k80.h: 40435: extern volatile __bit RXB1D03 @ (((unsigned) &RXB1D0)*8) + 3;
[; ;pic18f45k80.h: 40437: extern volatile __bit RXB1D04 @ (((unsigned) &RXB1D0)*8) + 4;
[; ;pic18f45k80.h: 40439: extern volatile __bit RXB1D05 @ (((unsigned) &RXB1D0)*8) + 5;
[; ;pic18f45k80.h: 40441: extern volatile __bit RXB1D06 @ (((unsigned) &RXB1D0)*8) + 6;
[; ;pic18f45k80.h: 40443: extern volatile __bit RXB1D07 @ (((unsigned) &RXB1D0)*8) + 7;
[; ;pic18f45k80.h: 40445: extern volatile __bit RXB1D10 @ (((unsigned) &RXB1D1)*8) + 0;
[; ;pic18f45k80.h: 40447: extern volatile __bit RXB1D11 @ (((unsigned) &RXB1D1)*8) + 1;
[; ;pic18f45k80.h: 40449: extern volatile __bit RXB1D12 @ (((unsigned) &RXB1D1)*8) + 2;
[; ;pic18f45k80.h: 40451: extern volatile __bit RXB1D13 @ (((unsigned) &RXB1D1)*8) + 3;
[; ;pic18f45k80.h: 40453: extern volatile __bit RXB1D14 @ (((unsigned) &RXB1D1)*8) + 4;
[; ;pic18f45k80.h: 40455: extern volatile __bit RXB1D15 @ (((unsigned) &RXB1D1)*8) + 5;
[; ;pic18f45k80.h: 40457: extern volatile __bit RXB1D16 @ (((unsigned) &RXB1D1)*8) + 6;
[; ;pic18f45k80.h: 40459: extern volatile __bit RXB1D17 @ (((unsigned) &RXB1D1)*8) + 7;
[; ;pic18f45k80.h: 40461: extern volatile __bit RXB1D20 @ (((unsigned) &RXB1D2)*8) + 0;
[; ;pic18f45k80.h: 40463: extern volatile __bit RXB1D21 @ (((unsigned) &RXB1D2)*8) + 1;
[; ;pic18f45k80.h: 40465: extern volatile __bit RXB1D22 @ (((unsigned) &RXB1D2)*8) + 2;
[; ;pic18f45k80.h: 40467: extern volatile __bit RXB1D23 @ (((unsigned) &RXB1D2)*8) + 3;
[; ;pic18f45k80.h: 40469: extern volatile __bit RXB1D24 @ (((unsigned) &RXB1D2)*8) + 4;
[; ;pic18f45k80.h: 40471: extern volatile __bit RXB1D25 @ (((unsigned) &RXB1D2)*8) + 5;
[; ;pic18f45k80.h: 40473: extern volatile __bit RXB1D26 @ (((unsigned) &RXB1D2)*8) + 6;
[; ;pic18f45k80.h: 40475: extern volatile __bit RXB1D27 @ (((unsigned) &RXB1D2)*8) + 7;
[; ;pic18f45k80.h: 40477: extern volatile __bit RXB1D30 @ (((unsigned) &RXB1D3)*8) + 0;
[; ;pic18f45k80.h: 40479: extern volatile __bit RXB1D31 @ (((unsigned) &RXB1D3)*8) + 1;
[; ;pic18f45k80.h: 40481: extern volatile __bit RXB1D32 @ (((unsigned) &RXB1D3)*8) + 2;
[; ;pic18f45k80.h: 40483: extern volatile __bit RXB1D33 @ (((unsigned) &RXB1D3)*8) + 3;
[; ;pic18f45k80.h: 40485: extern volatile __bit RXB1D34 @ (((unsigned) &RXB1D3)*8) + 4;
[; ;pic18f45k80.h: 40487: extern volatile __bit RXB1D35 @ (((unsigned) &RXB1D3)*8) + 5;
[; ;pic18f45k80.h: 40489: extern volatile __bit RXB1D36 @ (((unsigned) &RXB1D3)*8) + 6;
[; ;pic18f45k80.h: 40491: extern volatile __bit RXB1D37 @ (((unsigned) &RXB1D3)*8) + 7;
[; ;pic18f45k80.h: 40493: extern volatile __bit RXB1D40 @ (((unsigned) &RXB1D4)*8) + 0;
[; ;pic18f45k80.h: 40495: extern volatile __bit RXB1D41 @ (((unsigned) &RXB1D4)*8) + 1;
[; ;pic18f45k80.h: 40497: extern volatile __bit RXB1D42 @ (((unsigned) &RXB1D4)*8) + 2;
[; ;pic18f45k80.h: 40499: extern volatile __bit RXB1D43 @ (((unsigned) &RXB1D4)*8) + 3;
[; ;pic18f45k80.h: 40501: extern volatile __bit RXB1D44 @ (((unsigned) &RXB1D4)*8) + 4;
[; ;pic18f45k80.h: 40503: extern volatile __bit RXB1D45 @ (((unsigned) &RXB1D4)*8) + 5;
[; ;pic18f45k80.h: 40505: extern volatile __bit RXB1D46 @ (((unsigned) &RXB1D4)*8) + 6;
[; ;pic18f45k80.h: 40507: extern volatile __bit RXB1D47 @ (((unsigned) &RXB1D4)*8) + 7;
[; ;pic18f45k80.h: 40509: extern volatile __bit RXB1D50 @ (((unsigned) &RXB1D5)*8) + 0;
[; ;pic18f45k80.h: 40511: extern volatile __bit RXB1D51 @ (((unsigned) &RXB1D5)*8) + 1;
[; ;pic18f45k80.h: 40513: extern volatile __bit RXB1D52 @ (((unsigned) &RXB1D5)*8) + 2;
[; ;pic18f45k80.h: 40515: extern volatile __bit RXB1D53 @ (((unsigned) &RXB1D5)*8) + 3;
[; ;pic18f45k80.h: 40517: extern volatile __bit RXB1D54 @ (((unsigned) &RXB1D5)*8) + 4;
[; ;pic18f45k80.h: 40519: extern volatile __bit RXB1D55 @ (((unsigned) &RXB1D5)*8) + 5;
[; ;pic18f45k80.h: 40521: extern volatile __bit RXB1D56 @ (((unsigned) &RXB1D5)*8) + 6;
[; ;pic18f45k80.h: 40523: extern volatile __bit RXB1D57 @ (((unsigned) &RXB1D5)*8) + 7;
[; ;pic18f45k80.h: 40525: extern volatile __bit RXB1D60 @ (((unsigned) &RXB1D6)*8) + 0;
[; ;pic18f45k80.h: 40527: extern volatile __bit RXB1D61 @ (((unsigned) &RXB1D6)*8) + 1;
[; ;pic18f45k80.h: 40529: extern volatile __bit RXB1D62 @ (((unsigned) &RXB1D6)*8) + 2;
[; ;pic18f45k80.h: 40531: extern volatile __bit RXB1D63 @ (((unsigned) &RXB1D6)*8) + 3;
[; ;pic18f45k80.h: 40533: extern volatile __bit RXB1D64 @ (((unsigned) &RXB1D6)*8) + 4;
[; ;pic18f45k80.h: 40535: extern volatile __bit RXB1D65 @ (((unsigned) &RXB1D6)*8) + 5;
[; ;pic18f45k80.h: 40537: extern volatile __bit RXB1D66 @ (((unsigned) &RXB1D6)*8) + 6;
[; ;pic18f45k80.h: 40539: extern volatile __bit RXB1D67 @ (((unsigned) &RXB1D6)*8) + 7;
[; ;pic18f45k80.h: 40541: extern volatile __bit RXB1D70 @ (((unsigned) &RXB1D7)*8) + 0;
[; ;pic18f45k80.h: 40543: extern volatile __bit RXB1D71 @ (((unsigned) &RXB1D7)*8) + 1;
[; ;pic18f45k80.h: 40545: extern volatile __bit RXB1D72 @ (((unsigned) &RXB1D7)*8) + 2;
[; ;pic18f45k80.h: 40547: extern volatile __bit RXB1D73 @ (((unsigned) &RXB1D7)*8) + 3;
[; ;pic18f45k80.h: 40549: extern volatile __bit RXB1D74 @ (((unsigned) &RXB1D7)*8) + 4;
[; ;pic18f45k80.h: 40551: extern volatile __bit RXB1D75 @ (((unsigned) &RXB1D7)*8) + 5;
[; ;pic18f45k80.h: 40553: extern volatile __bit RXB1D76 @ (((unsigned) &RXB1D7)*8) + 6;
[; ;pic18f45k80.h: 40555: extern volatile __bit RXB1D77 @ (((unsigned) &RXB1D7)*8) + 7;
[; ;pic18f45k80.h: 40557: extern volatile __bit RXB1DLC0 @ (((unsigned) &RXB1DLC)*8) + 0;
[; ;pic18f45k80.h: 40559: extern volatile __bit RXB1DLC1 @ (((unsigned) &RXB1DLC)*8) + 1;
[; ;pic18f45k80.h: 40561: extern volatile __bit RXB1DLC2 @ (((unsigned) &RXB1DLC)*8) + 2;
[; ;pic18f45k80.h: 40563: extern volatile __bit RXB1DLC3 @ (((unsigned) &RXB1DLC)*8) + 3;
[; ;pic18f45k80.h: 40565: extern volatile __bit RXB1EID0 @ (((unsigned) &RXB1EIDL)*8) + 0;
[; ;pic18f45k80.h: 40567: extern volatile __bit RXB1EID1 @ (((unsigned) &RXB1EIDL)*8) + 1;
[; ;pic18f45k80.h: 40569: extern volatile __bit RXB1EID10 @ (((unsigned) &RXB1EIDH)*8) + 2;
[; ;pic18f45k80.h: 40571: extern volatile __bit RXB1EID11 @ (((unsigned) &RXB1EIDH)*8) + 3;
[; ;pic18f45k80.h: 40573: extern volatile __bit RXB1EID12 @ (((unsigned) &RXB1EIDH)*8) + 4;
[; ;pic18f45k80.h: 40575: extern volatile __bit RXB1EID13 @ (((unsigned) &RXB1EIDH)*8) + 5;
[; ;pic18f45k80.h: 40577: extern volatile __bit RXB1EID14 @ (((unsigned) &RXB1EIDH)*8) + 6;
[; ;pic18f45k80.h: 40579: extern volatile __bit RXB1EID15 @ (((unsigned) &RXB1EIDH)*8) + 7;
[; ;pic18f45k80.h: 40581: extern volatile __bit RXB1EID16 @ (((unsigned) &RXB1SIDL)*8) + 0;
[; ;pic18f45k80.h: 40583: extern volatile __bit RXB1EID17 @ (((unsigned) &RXB1SIDL)*8) + 1;
[; ;pic18f45k80.h: 40585: extern volatile __bit RXB1EID2 @ (((unsigned) &RXB1EIDL)*8) + 2;
[; ;pic18f45k80.h: 40587: extern volatile __bit RXB1EID3 @ (((unsigned) &RXB1EIDL)*8) + 3;
[; ;pic18f45k80.h: 40589: extern volatile __bit RXB1EID4 @ (((unsigned) &RXB1EIDL)*8) + 4;
[; ;pic18f45k80.h: 40591: extern volatile __bit RXB1EID5 @ (((unsigned) &RXB1EIDL)*8) + 5;
[; ;pic18f45k80.h: 40593: extern volatile __bit RXB1EID6 @ (((unsigned) &RXB1EIDL)*8) + 6;
[; ;pic18f45k80.h: 40595: extern volatile __bit RXB1EID7 @ (((unsigned) &RXB1EIDL)*8) + 7;
[; ;pic18f45k80.h: 40597: extern volatile __bit RXB1EID8 @ (((unsigned) &RXB1EIDH)*8) + 0;
[; ;pic18f45k80.h: 40599: extern volatile __bit RXB1EID9 @ (((unsigned) &RXB1EIDH)*8) + 1;
[; ;pic18f45k80.h: 40601: extern volatile __bit RXB1EXID @ (((unsigned) &RXB1SIDL)*8) + 3;
[; ;pic18f45k80.h: 40603: extern volatile __bit RXB1FILHIT0 @ (((unsigned) &RXB1CON)*8) + 0;
[; ;pic18f45k80.h: 40605: extern volatile __bit RXB1FILHIT1 @ (((unsigned) &RXB1CON)*8) + 1;
[; ;pic18f45k80.h: 40607: extern volatile __bit RXB1FILHIT2 @ (((unsigned) &RXB1CON)*8) + 2;
[; ;pic18f45k80.h: 40609: extern volatile __bit RXB1FILHIT3 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f45k80.h: 40611: extern volatile __bit RXB1FILHIT4 @ (((unsigned) &RXB1CON)*8) + 4;
[; ;pic18f45k80.h: 40613: extern volatile __bit RXB1FUL @ (((unsigned) &RXB1CON)*8) + 7;
[; ;pic18f45k80.h: 40615: extern volatile __bit RXB1IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f45k80.h: 40617: extern volatile __bit RXB1IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k80.h: 40619: extern volatile __bit RXB1M0 @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f45k80.h: 40621: extern volatile __bit RXB1M1 @ (((unsigned) &RXB1CON)*8) + 6;
[; ;pic18f45k80.h: 40623: extern volatile __bit RXB1OVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f45k80.h: 40625: extern volatile __bit RXB1RB0 @ (((unsigned) &RXB1DLC)*8) + 4;
[; ;pic18f45k80.h: 40627: extern volatile __bit RXB1RB1 @ (((unsigned) &RXB1DLC)*8) + 5;
[; ;pic18f45k80.h: 40629: extern volatile __bit RXB1RTR @ (((unsigned) &RXB1DLC)*8) + 6;
[; ;pic18f45k80.h: 40631: extern volatile __bit RXB1RTRR0 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f45k80.h: 40633: extern volatile __bit RXB1RTRRO @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f45k80.h: 40635: extern volatile __bit RXB1SID0 @ (((unsigned) &RXB1SIDL)*8) + 5;
[; ;pic18f45k80.h: 40637: extern volatile __bit RXB1SID1 @ (((unsigned) &RXB1SIDL)*8) + 6;
[; ;pic18f45k80.h: 40639: extern volatile __bit RXB1SID10 @ (((unsigned) &RXB1SIDH)*8) + 7;
[; ;pic18f45k80.h: 40641: extern volatile __bit RXB1SID2 @ (((unsigned) &RXB1SIDL)*8) + 7;
[; ;pic18f45k80.h: 40643: extern volatile __bit RXB1SID3 @ (((unsigned) &RXB1SIDH)*8) + 0;
[; ;pic18f45k80.h: 40645: extern volatile __bit RXB1SID4 @ (((unsigned) &RXB1SIDH)*8) + 1;
[; ;pic18f45k80.h: 40647: extern volatile __bit RXB1SID5 @ (((unsigned) &RXB1SIDH)*8) + 2;
[; ;pic18f45k80.h: 40649: extern volatile __bit RXB1SID6 @ (((unsigned) &RXB1SIDH)*8) + 3;
[; ;pic18f45k80.h: 40651: extern volatile __bit RXB1SID7 @ (((unsigned) &RXB1SIDH)*8) + 4;
[; ;pic18f45k80.h: 40653: extern volatile __bit RXB1SID8 @ (((unsigned) &RXB1SIDH)*8) + 5;
[; ;pic18f45k80.h: 40655: extern volatile __bit RXB1SID9 @ (((unsigned) &RXB1SIDH)*8) + 6;
[; ;pic18f45k80.h: 40657: extern volatile __bit RXB1SRR @ (((unsigned) &RXB1SIDL)*8) + 4;
[; ;pic18f45k80.h: 40659: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k80.h: 40661: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k80.h: 40663: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k80.h: 40665: extern volatile __bit RXBNOVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f45k80.h: 40667: extern volatile __bit RXBP @ (((unsigned) &COMSTAT)*8) + 3;
[; ;pic18f45k80.h: 40669: extern volatile __bit RXBnIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f45k80.h: 40671: extern volatile __bit RXBnIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f45k80.h: 40673: extern volatile __bit RXBnIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k80.h: 40675: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k80.h: 40677: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k80.h: 40679: extern volatile __bit RXF0EID0 @ (((unsigned) &RXF0EIDL)*8) + 0;
[; ;pic18f45k80.h: 40681: extern volatile __bit RXF0EID1 @ (((unsigned) &RXF0EIDL)*8) + 1;
[; ;pic18f45k80.h: 40683: extern volatile __bit RXF0EID10 @ (((unsigned) &RXF0EIDH)*8) + 2;
[; ;pic18f45k80.h: 40685: extern volatile __bit RXF0EID11 @ (((unsigned) &RXF0EIDH)*8) + 3;
[; ;pic18f45k80.h: 40687: extern volatile __bit RXF0EID12 @ (((unsigned) &RXF0EIDH)*8) + 4;
[; ;pic18f45k80.h: 40689: extern volatile __bit RXF0EID13 @ (((unsigned) &RXF0EIDH)*8) + 5;
[; ;pic18f45k80.h: 40691: extern volatile __bit RXF0EID14 @ (((unsigned) &RXF0EIDH)*8) + 6;
[; ;pic18f45k80.h: 40693: extern volatile __bit RXF0EID15 @ (((unsigned) &RXF0EIDH)*8) + 7;
[; ;pic18f45k80.h: 40695: extern volatile __bit RXF0EID16 @ (((unsigned) &RXF0SIDL)*8) + 0;
[; ;pic18f45k80.h: 40697: extern volatile __bit RXF0EID17 @ (((unsigned) &RXF0SIDL)*8) + 1;
[; ;pic18f45k80.h: 40699: extern volatile __bit RXF0EID2 @ (((unsigned) &RXF0EIDL)*8) + 2;
[; ;pic18f45k80.h: 40701: extern volatile __bit RXF0EID3 @ (((unsigned) &RXF0EIDL)*8) + 3;
[; ;pic18f45k80.h: 40703: extern volatile __bit RXF0EID4 @ (((unsigned) &RXF0EIDL)*8) + 4;
[; ;pic18f45k80.h: 40705: extern volatile __bit RXF0EID5 @ (((unsigned) &RXF0EIDL)*8) + 5;
[; ;pic18f45k80.h: 40707: extern volatile __bit RXF0EID6 @ (((unsigned) &RXF0EIDL)*8) + 6;
[; ;pic18f45k80.h: 40709: extern volatile __bit RXF0EID7 @ (((unsigned) &RXF0EIDL)*8) + 7;
[; ;pic18f45k80.h: 40711: extern volatile __bit RXF0EID8 @ (((unsigned) &RXF0EIDH)*8) + 0;
[; ;pic18f45k80.h: 40713: extern volatile __bit RXF0EID9 @ (((unsigned) &RXF0EIDH)*8) + 1;
[; ;pic18f45k80.h: 40715: extern volatile __bit RXF0EN @ (((unsigned) &RXFCON0)*8) + 0;
[; ;pic18f45k80.h: 40717: extern volatile __bit RXF0EXIDEN @ (((unsigned) &RXF0SIDL)*8) + 3;
[; ;pic18f45k80.h: 40719: extern volatile __bit RXF0SID0 @ (((unsigned) &RXF0SIDL)*8) + 5;
[; ;pic18f45k80.h: 40721: extern volatile __bit RXF0SID1 @ (((unsigned) &RXF0SIDL)*8) + 6;
[; ;pic18f45k80.h: 40723: extern volatile __bit RXF0SID10 @ (((unsigned) &RXF0SIDH)*8) + 7;
[; ;pic18f45k80.h: 40725: extern volatile __bit RXF0SID2 @ (((unsigned) &RXF0SIDL)*8) + 7;
[; ;pic18f45k80.h: 40727: extern volatile __bit RXF0SID3 @ (((unsigned) &RXF0SIDH)*8) + 0;
[; ;pic18f45k80.h: 40729: extern volatile __bit RXF0SID4 @ (((unsigned) &RXF0SIDH)*8) + 1;
[; ;pic18f45k80.h: 40731: extern volatile __bit RXF0SID5 @ (((unsigned) &RXF0SIDH)*8) + 2;
[; ;pic18f45k80.h: 40733: extern volatile __bit RXF0SID6 @ (((unsigned) &RXF0SIDH)*8) + 3;
[; ;pic18f45k80.h: 40735: extern volatile __bit RXF0SID7 @ (((unsigned) &RXF0SIDH)*8) + 4;
[; ;pic18f45k80.h: 40737: extern volatile __bit RXF0SID8 @ (((unsigned) &RXF0SIDH)*8) + 5;
[; ;pic18f45k80.h: 40739: extern volatile __bit RXF0SID9 @ (((unsigned) &RXF0SIDH)*8) + 6;
[; ;pic18f45k80.h: 40741: extern volatile __bit RXF10EID0 @ (((unsigned) &RXF10EIDL)*8) + 0;
[; ;pic18f45k80.h: 40743: extern volatile __bit RXF10EID1 @ (((unsigned) &RXF10EIDL)*8) + 1;
[; ;pic18f45k80.h: 40745: extern volatile __bit RXF10EID10 @ (((unsigned) &RXF10EIDH)*8) + 2;
[; ;pic18f45k80.h: 40747: extern volatile __bit RXF10EID11 @ (((unsigned) &RXF10EIDH)*8) + 3;
[; ;pic18f45k80.h: 40749: extern volatile __bit RXF10EID12 @ (((unsigned) &RXF10EIDH)*8) + 4;
[; ;pic18f45k80.h: 40751: extern volatile __bit RXF10EID13 @ (((unsigned) &RXF10EIDH)*8) + 5;
[; ;pic18f45k80.h: 40753: extern volatile __bit RXF10EID14 @ (((unsigned) &RXF10EIDH)*8) + 6;
[; ;pic18f45k80.h: 40755: extern volatile __bit RXF10EID15 @ (((unsigned) &RXF10EIDH)*8) + 7;
[; ;pic18f45k80.h: 40757: extern volatile __bit RXF10EID16 @ (((unsigned) &RXF10SIDL)*8) + 0;
[; ;pic18f45k80.h: 40759: extern volatile __bit RXF10EID17 @ (((unsigned) &RXF10SIDL)*8) + 1;
[; ;pic18f45k80.h: 40761: extern volatile __bit RXF10EID2 @ (((unsigned) &RXF10EIDL)*8) + 2;
[; ;pic18f45k80.h: 40763: extern volatile __bit RXF10EID3 @ (((unsigned) &RXF10EIDL)*8) + 3;
[; ;pic18f45k80.h: 40765: extern volatile __bit RXF10EID4 @ (((unsigned) &RXF10EIDL)*8) + 4;
[; ;pic18f45k80.h: 40767: extern volatile __bit RXF10EID5 @ (((unsigned) &RXF10EIDL)*8) + 5;
[; ;pic18f45k80.h: 40769: extern volatile __bit RXF10EID6 @ (((unsigned) &RXF10EIDL)*8) + 6;
[; ;pic18f45k80.h: 40771: extern volatile __bit RXF10EID7 @ (((unsigned) &RXF10EIDL)*8) + 7;
[; ;pic18f45k80.h: 40773: extern volatile __bit RXF10EID8 @ (((unsigned) &RXF10EIDH)*8) + 0;
[; ;pic18f45k80.h: 40775: extern volatile __bit RXF10EID9 @ (((unsigned) &RXF10EIDH)*8) + 1;
[; ;pic18f45k80.h: 40777: extern volatile __bit RXF10EN @ (((unsigned) &RXFCON1)*8) + 2;
[; ;pic18f45k80.h: 40779: extern volatile __bit RXF10EXIDEN @ (((unsigned) &RXF10SIDL)*8) + 3;
[; ;pic18f45k80.h: 40781: extern volatile __bit RXF10SID0 @ (((unsigned) &RXF10SIDL)*8) + 5;
[; ;pic18f45k80.h: 40783: extern volatile __bit RXF10SID1 @ (((unsigned) &RXF10SIDL)*8) + 6;
[; ;pic18f45k80.h: 40785: extern volatile __bit RXF10SID10 @ (((unsigned) &RXF10SIDH)*8) + 7;
[; ;pic18f45k80.h: 40787: extern volatile __bit RXF10SID2 @ (((unsigned) &RXF10SIDL)*8) + 7;
[; ;pic18f45k80.h: 40789: extern volatile __bit RXF10SID3 @ (((unsigned) &RXF10SIDH)*8) + 0;
[; ;pic18f45k80.h: 40791: extern volatile __bit RXF10SID4 @ (((unsigned) &RXF10SIDH)*8) + 1;
[; ;pic18f45k80.h: 40793: extern volatile __bit RXF10SID5 @ (((unsigned) &RXF10SIDH)*8) + 2;
[; ;pic18f45k80.h: 40795: extern volatile __bit RXF10SID6 @ (((unsigned) &RXF10SIDH)*8) + 3;
[; ;pic18f45k80.h: 40797: extern volatile __bit RXF10SID7 @ (((unsigned) &RXF10SIDH)*8) + 4;
[; ;pic18f45k80.h: 40799: extern volatile __bit RXF10SID8 @ (((unsigned) &RXF10SIDH)*8) + 5;
[; ;pic18f45k80.h: 40801: extern volatile __bit RXF10SID9 @ (((unsigned) &RXF10SIDH)*8) + 6;
[; ;pic18f45k80.h: 40803: extern volatile __bit RXF11EID0 @ (((unsigned) &RXF11EIDL)*8) + 0;
[; ;pic18f45k80.h: 40805: extern volatile __bit RXF11EID1 @ (((unsigned) &RXF11EIDL)*8) + 1;
[; ;pic18f45k80.h: 40807: extern volatile __bit RXF11EID10 @ (((unsigned) &RXF11EIDH)*8) + 2;
[; ;pic18f45k80.h: 40809: extern volatile __bit RXF11EID11 @ (((unsigned) &RXF11EIDH)*8) + 3;
[; ;pic18f45k80.h: 40811: extern volatile __bit RXF11EID12 @ (((unsigned) &RXF11EIDH)*8) + 4;
[; ;pic18f45k80.h: 40813: extern volatile __bit RXF11EID13 @ (((unsigned) &RXF11EIDH)*8) + 5;
[; ;pic18f45k80.h: 40815: extern volatile __bit RXF11EID14 @ (((unsigned) &RXF11EIDH)*8) + 6;
[; ;pic18f45k80.h: 40817: extern volatile __bit RXF11EID15 @ (((unsigned) &RXF11EIDH)*8) + 7;
[; ;pic18f45k80.h: 40819: extern volatile __bit RXF11EID16 @ (((unsigned) &RXF11SIDL)*8) + 0;
[; ;pic18f45k80.h: 40821: extern volatile __bit RXF11EID17 @ (((unsigned) &RXF11SIDL)*8) + 1;
[; ;pic18f45k80.h: 40823: extern volatile __bit RXF11EID2 @ (((unsigned) &RXF11EIDL)*8) + 2;
[; ;pic18f45k80.h: 40825: extern volatile __bit RXF11EID3 @ (((unsigned) &RXF11EIDL)*8) + 3;
[; ;pic18f45k80.h: 40827: extern volatile __bit RXF11EID4 @ (((unsigned) &RXF11EIDL)*8) + 4;
[; ;pic18f45k80.h: 40829: extern volatile __bit RXF11EID5 @ (((unsigned) &RXF11EIDL)*8) + 5;
[; ;pic18f45k80.h: 40831: extern volatile __bit RXF11EID6 @ (((unsigned) &RXF11EIDL)*8) + 6;
[; ;pic18f45k80.h: 40833: extern volatile __bit RXF11EID7 @ (((unsigned) &RXF11EIDL)*8) + 7;
[; ;pic18f45k80.h: 40835: extern volatile __bit RXF11EID8 @ (((unsigned) &RXF11EIDH)*8) + 0;
[; ;pic18f45k80.h: 40837: extern volatile __bit RXF11EID9 @ (((unsigned) &RXF11EIDH)*8) + 1;
[; ;pic18f45k80.h: 40839: extern volatile __bit RXF11EN @ (((unsigned) &RXFCON1)*8) + 3;
[; ;pic18f45k80.h: 40841: extern volatile __bit RXF11EXIDEN @ (((unsigned) &RXF11SIDL)*8) + 3;
[; ;pic18f45k80.h: 40843: extern volatile __bit RXF11SID0 @ (((unsigned) &RXF11SIDL)*8) + 5;
[; ;pic18f45k80.h: 40845: extern volatile __bit RXF11SID1 @ (((unsigned) &RXF11SIDL)*8) + 6;
[; ;pic18f45k80.h: 40847: extern volatile __bit RXF11SID10 @ (((unsigned) &RXF11SIDH)*8) + 7;
[; ;pic18f45k80.h: 40849: extern volatile __bit RXF11SID2 @ (((unsigned) &RXF11SIDL)*8) + 7;
[; ;pic18f45k80.h: 40851: extern volatile __bit RXF11SID3 @ (((unsigned) &RXF11SIDH)*8) + 0;
[; ;pic18f45k80.h: 40853: extern volatile __bit RXF11SID4 @ (((unsigned) &RXF11SIDH)*8) + 1;
[; ;pic18f45k80.h: 40855: extern volatile __bit RXF11SID5 @ (((unsigned) &RXF11SIDH)*8) + 2;
[; ;pic18f45k80.h: 40857: extern volatile __bit RXF11SID6 @ (((unsigned) &RXF11SIDH)*8) + 3;
[; ;pic18f45k80.h: 40859: extern volatile __bit RXF11SID7 @ (((unsigned) &RXF11SIDH)*8) + 4;
[; ;pic18f45k80.h: 40861: extern volatile __bit RXF11SID8 @ (((unsigned) &RXF11SIDH)*8) + 5;
[; ;pic18f45k80.h: 40863: extern volatile __bit RXF11SID9 @ (((unsigned) &RXF11SIDH)*8) + 6;
[; ;pic18f45k80.h: 40865: extern volatile __bit RXF12EID0 @ (((unsigned) &RXF12EIDL)*8) + 0;
[; ;pic18f45k80.h: 40867: extern volatile __bit RXF12EID1 @ (((unsigned) &RXF12EIDL)*8) + 1;
[; ;pic18f45k80.h: 40869: extern volatile __bit RXF12EID10 @ (((unsigned) &RXF12EIDH)*8) + 2;
[; ;pic18f45k80.h: 40871: extern volatile __bit RXF12EID11 @ (((unsigned) &RXF12EIDH)*8) + 3;
[; ;pic18f45k80.h: 40873: extern volatile __bit RXF12EID12 @ (((unsigned) &RXF12EIDH)*8) + 4;
[; ;pic18f45k80.h: 40875: extern volatile __bit RXF12EID13 @ (((unsigned) &RXF12EIDH)*8) + 5;
[; ;pic18f45k80.h: 40877: extern volatile __bit RXF12EID14 @ (((unsigned) &RXF12EIDH)*8) + 6;
[; ;pic18f45k80.h: 40879: extern volatile __bit RXF12EID15 @ (((unsigned) &RXF12EIDH)*8) + 7;
[; ;pic18f45k80.h: 40881: extern volatile __bit RXF12EID16 @ (((unsigned) &RXF12SIDL)*8) + 0;
[; ;pic18f45k80.h: 40883: extern volatile __bit RXF12EID17 @ (((unsigned) &RXF12SIDL)*8) + 1;
[; ;pic18f45k80.h: 40885: extern volatile __bit RXF12EID2 @ (((unsigned) &RXF12EIDL)*8) + 2;
[; ;pic18f45k80.h: 40887: extern volatile __bit RXF12EID3 @ (((unsigned) &RXF12EIDL)*8) + 3;
[; ;pic18f45k80.h: 40889: extern volatile __bit RXF12EID4 @ (((unsigned) &RXF12EIDL)*8) + 4;
[; ;pic18f45k80.h: 40891: extern volatile __bit RXF12EID5 @ (((unsigned) &RXF12EIDL)*8) + 5;
[; ;pic18f45k80.h: 40893: extern volatile __bit RXF12EID6 @ (((unsigned) &RXF12EIDL)*8) + 6;
[; ;pic18f45k80.h: 40895: extern volatile __bit RXF12EID7 @ (((unsigned) &RXF12EIDL)*8) + 7;
[; ;pic18f45k80.h: 40897: extern volatile __bit RXF12EID8 @ (((unsigned) &RXF12EIDH)*8) + 0;
[; ;pic18f45k80.h: 40899: extern volatile __bit RXF12EID9 @ (((unsigned) &RXF12EIDH)*8) + 1;
[; ;pic18f45k80.h: 40901: extern volatile __bit RXF12EN @ (((unsigned) &RXFCON1)*8) + 4;
[; ;pic18f45k80.h: 40903: extern volatile __bit RXF12EXIDEN @ (((unsigned) &RXF12SIDL)*8) + 3;
[; ;pic18f45k80.h: 40905: extern volatile __bit RXF12SID0 @ (((unsigned) &RXF12SIDL)*8) + 5;
[; ;pic18f45k80.h: 40907: extern volatile __bit RXF12SID1 @ (((unsigned) &RXF12SIDL)*8) + 6;
[; ;pic18f45k80.h: 40909: extern volatile __bit RXF12SID10 @ (((unsigned) &RXF12SIDH)*8) + 7;
[; ;pic18f45k80.h: 40911: extern volatile __bit RXF12SID2 @ (((unsigned) &RXF12SIDL)*8) + 7;
[; ;pic18f45k80.h: 40913: extern volatile __bit RXF12SID3 @ (((unsigned) &RXF12SIDH)*8) + 0;
[; ;pic18f45k80.h: 40915: extern volatile __bit RXF12SID4 @ (((unsigned) &RXF12SIDH)*8) + 1;
[; ;pic18f45k80.h: 40917: extern volatile __bit RXF12SID5 @ (((unsigned) &RXF12SIDH)*8) + 2;
[; ;pic18f45k80.h: 40919: extern volatile __bit RXF12SID6 @ (((unsigned) &RXF12SIDH)*8) + 3;
[; ;pic18f45k80.h: 40921: extern volatile __bit RXF12SID7 @ (((unsigned) &RXF12SIDH)*8) + 4;
[; ;pic18f45k80.h: 40923: extern volatile __bit RXF12SID8 @ (((unsigned) &RXF12SIDH)*8) + 5;
[; ;pic18f45k80.h: 40925: extern volatile __bit RXF12SID9 @ (((unsigned) &RXF12SIDH)*8) + 6;
[; ;pic18f45k80.h: 40927: extern volatile __bit RXF13EID0 @ (((unsigned) &RXF13EIDL)*8) + 0;
[; ;pic18f45k80.h: 40929: extern volatile __bit RXF13EID1 @ (((unsigned) &RXF13EIDL)*8) + 1;
[; ;pic18f45k80.h: 40931: extern volatile __bit RXF13EID10 @ (((unsigned) &RXF13EIDH)*8) + 2;
[; ;pic18f45k80.h: 40933: extern volatile __bit RXF13EID11 @ (((unsigned) &RXF13EIDH)*8) + 3;
[; ;pic18f45k80.h: 40935: extern volatile __bit RXF13EID12 @ (((unsigned) &RXF13EIDH)*8) + 4;
[; ;pic18f45k80.h: 40937: extern volatile __bit RXF13EID13 @ (((unsigned) &RXF13EIDH)*8) + 5;
[; ;pic18f45k80.h: 40939: extern volatile __bit RXF13EID14 @ (((unsigned) &RXF13EIDH)*8) + 6;
[; ;pic18f45k80.h: 40941: extern volatile __bit RXF13EID15 @ (((unsigned) &RXF13EIDH)*8) + 7;
[; ;pic18f45k80.h: 40943: extern volatile __bit RXF13EID16 @ (((unsigned) &RXF13SIDL)*8) + 0;
[; ;pic18f45k80.h: 40945: extern volatile __bit RXF13EID17 @ (((unsigned) &RXF13SIDL)*8) + 1;
[; ;pic18f45k80.h: 40947: extern volatile __bit RXF13EID2 @ (((unsigned) &RXF13EIDL)*8) + 2;
[; ;pic18f45k80.h: 40949: extern volatile __bit RXF13EID3 @ (((unsigned) &RXF13EIDL)*8) + 3;
[; ;pic18f45k80.h: 40951: extern volatile __bit RXF13EID4 @ (((unsigned) &RXF13EIDL)*8) + 4;
[; ;pic18f45k80.h: 40953: extern volatile __bit RXF13EID5 @ (((unsigned) &RXF13EIDL)*8) + 5;
[; ;pic18f45k80.h: 40955: extern volatile __bit RXF13EID6 @ (((unsigned) &RXF13EIDL)*8) + 6;
[; ;pic18f45k80.h: 40957: extern volatile __bit RXF13EID7 @ (((unsigned) &RXF13EIDL)*8) + 7;
[; ;pic18f45k80.h: 40959: extern volatile __bit RXF13EID8 @ (((unsigned) &RXF13EIDH)*8) + 0;
[; ;pic18f45k80.h: 40961: extern volatile __bit RXF13EID9 @ (((unsigned) &RXF13EIDH)*8) + 1;
[; ;pic18f45k80.h: 40963: extern volatile __bit RXF13EN @ (((unsigned) &RXFCON1)*8) + 5;
[; ;pic18f45k80.h: 40965: extern volatile __bit RXF13EXIDEN @ (((unsigned) &RXF13SIDL)*8) + 3;
[; ;pic18f45k80.h: 40967: extern volatile __bit RXF13SID0 @ (((unsigned) &RXF13SIDL)*8) + 5;
[; ;pic18f45k80.h: 40969: extern volatile __bit RXF13SID1 @ (((unsigned) &RXF13SIDL)*8) + 6;
[; ;pic18f45k80.h: 40971: extern volatile __bit RXF13SID10 @ (((unsigned) &RXF13SIDH)*8) + 7;
[; ;pic18f45k80.h: 40973: extern volatile __bit RXF13SID2 @ (((unsigned) &RXF13SIDL)*8) + 7;
[; ;pic18f45k80.h: 40975: extern volatile __bit RXF13SID3 @ (((unsigned) &RXF13SIDH)*8) + 0;
[; ;pic18f45k80.h: 40977: extern volatile __bit RXF13SID4 @ (((unsigned) &RXF13SIDH)*8) + 1;
[; ;pic18f45k80.h: 40979: extern volatile __bit RXF13SID5 @ (((unsigned) &RXF13SIDH)*8) + 2;
[; ;pic18f45k80.h: 40981: extern volatile __bit RXF13SID6 @ (((unsigned) &RXF13SIDH)*8) + 3;
[; ;pic18f45k80.h: 40983: extern volatile __bit RXF13SID7 @ (((unsigned) &RXF13SIDH)*8) + 4;
[; ;pic18f45k80.h: 40985: extern volatile __bit RXF13SID8 @ (((unsigned) &RXF13SIDH)*8) + 5;
[; ;pic18f45k80.h: 40987: extern volatile __bit RXF13SID9 @ (((unsigned) &RXF13SIDH)*8) + 6;
[; ;pic18f45k80.h: 40989: extern volatile __bit RXF14EID0 @ (((unsigned) &RXF14EIDL)*8) + 0;
[; ;pic18f45k80.h: 40991: extern volatile __bit RXF14EID1 @ (((unsigned) &RXF14EIDL)*8) + 1;
[; ;pic18f45k80.h: 40993: extern volatile __bit RXF14EID10 @ (((unsigned) &RXF14EIDH)*8) + 2;
[; ;pic18f45k80.h: 40995: extern volatile __bit RXF14EID11 @ (((unsigned) &RXF14EIDH)*8) + 3;
[; ;pic18f45k80.h: 40997: extern volatile __bit RXF14EID12 @ (((unsigned) &RXF14EIDH)*8) + 4;
[; ;pic18f45k80.h: 40999: extern volatile __bit RXF14EID13 @ (((unsigned) &RXF14EIDH)*8) + 5;
[; ;pic18f45k80.h: 41001: extern volatile __bit RXF14EID14 @ (((unsigned) &RXF14EIDH)*8) + 6;
[; ;pic18f45k80.h: 41003: extern volatile __bit RXF14EID15 @ (((unsigned) &RXF14EIDH)*8) + 7;
[; ;pic18f45k80.h: 41005: extern volatile __bit RXF14EID16 @ (((unsigned) &RXF14SIDL)*8) + 0;
[; ;pic18f45k80.h: 41007: extern volatile __bit RXF14EID17 @ (((unsigned) &RXF14SIDL)*8) + 1;
[; ;pic18f45k80.h: 41009: extern volatile __bit RXF14EID2 @ (((unsigned) &RXF14EIDL)*8) + 2;
[; ;pic18f45k80.h: 41011: extern volatile __bit RXF14EID3 @ (((unsigned) &RXF14EIDL)*8) + 3;
[; ;pic18f45k80.h: 41013: extern volatile __bit RXF14EID4 @ (((unsigned) &RXF14EIDL)*8) + 4;
[; ;pic18f45k80.h: 41015: extern volatile __bit RXF14EID5 @ (((unsigned) &RXF14EIDL)*8) + 5;
[; ;pic18f45k80.h: 41017: extern volatile __bit RXF14EID6 @ (((unsigned) &RXF14EIDL)*8) + 6;
[; ;pic18f45k80.h: 41019: extern volatile __bit RXF14EID7 @ (((unsigned) &RXF14EIDL)*8) + 7;
[; ;pic18f45k80.h: 41021: extern volatile __bit RXF14EID8 @ (((unsigned) &RXF14EIDH)*8) + 0;
[; ;pic18f45k80.h: 41023: extern volatile __bit RXF14EID9 @ (((unsigned) &RXF14EIDH)*8) + 1;
[; ;pic18f45k80.h: 41025: extern volatile __bit RXF14EN @ (((unsigned) &RXFCON1)*8) + 6;
[; ;pic18f45k80.h: 41027: extern volatile __bit RXF14EXIDEN @ (((unsigned) &RXF14SIDL)*8) + 3;
[; ;pic18f45k80.h: 41029: extern volatile __bit RXF14SID0 @ (((unsigned) &RXF14SIDL)*8) + 5;
[; ;pic18f45k80.h: 41031: extern volatile __bit RXF14SID1 @ (((unsigned) &RXF14SIDL)*8) + 6;
[; ;pic18f45k80.h: 41033: extern volatile __bit RXF14SID10 @ (((unsigned) &RXF14SIDH)*8) + 7;
[; ;pic18f45k80.h: 41035: extern volatile __bit RXF14SID2 @ (((unsigned) &RXF14SIDL)*8) + 7;
[; ;pic18f45k80.h: 41037: extern volatile __bit RXF14SID3 @ (((unsigned) &RXF14SIDH)*8) + 0;
[; ;pic18f45k80.h: 41039: extern volatile __bit RXF14SID4 @ (((unsigned) &RXF14SIDH)*8) + 1;
[; ;pic18f45k80.h: 41041: extern volatile __bit RXF14SID5 @ (((unsigned) &RXF14SIDH)*8) + 2;
[; ;pic18f45k80.h: 41043: extern volatile __bit RXF14SID6 @ (((unsigned) &RXF14SIDH)*8) + 3;
[; ;pic18f45k80.h: 41045: extern volatile __bit RXF14SID7 @ (((unsigned) &RXF14SIDH)*8) + 4;
[; ;pic18f45k80.h: 41047: extern volatile __bit RXF14SID8 @ (((unsigned) &RXF14SIDH)*8) + 5;
[; ;pic18f45k80.h: 41049: extern volatile __bit RXF14SID9 @ (((unsigned) &RXF14SIDH)*8) + 6;
[; ;pic18f45k80.h: 41051: extern volatile __bit RXF15EID0 @ (((unsigned) &RXF15EIDL)*8) + 0;
[; ;pic18f45k80.h: 41053: extern volatile __bit RXF15EID1 @ (((unsigned) &RXF15EIDL)*8) + 1;
[; ;pic18f45k80.h: 41055: extern volatile __bit RXF15EID10 @ (((unsigned) &RXF15EIDH)*8) + 2;
[; ;pic18f45k80.h: 41057: extern volatile __bit RXF15EID11 @ (((unsigned) &RXF15EIDH)*8) + 3;
[; ;pic18f45k80.h: 41059: extern volatile __bit RXF15EID12 @ (((unsigned) &RXF15EIDH)*8) + 4;
[; ;pic18f45k80.h: 41061: extern volatile __bit RXF15EID13 @ (((unsigned) &RXF15EIDH)*8) + 5;
[; ;pic18f45k80.h: 41063: extern volatile __bit RXF15EID14 @ (((unsigned) &RXF15EIDH)*8) + 6;
[; ;pic18f45k80.h: 41065: extern volatile __bit RXF15EID15 @ (((unsigned) &RXF15EIDH)*8) + 7;
[; ;pic18f45k80.h: 41067: extern volatile __bit RXF15EID16 @ (((unsigned) &RXF15SIDL)*8) + 0;
[; ;pic18f45k80.h: 41069: extern volatile __bit RXF15EID17 @ (((unsigned) &RXF15SIDL)*8) + 1;
[; ;pic18f45k80.h: 41071: extern volatile __bit RXF15EID2 @ (((unsigned) &RXF15EIDL)*8) + 2;
[; ;pic18f45k80.h: 41073: extern volatile __bit RXF15EID3 @ (((unsigned) &RXF15EIDL)*8) + 3;
[; ;pic18f45k80.h: 41075: extern volatile __bit RXF15EID4 @ (((unsigned) &RXF15EIDL)*8) + 4;
[; ;pic18f45k80.h: 41077: extern volatile __bit RXF15EID5 @ (((unsigned) &RXF15EIDL)*8) + 5;
[; ;pic18f45k80.h: 41079: extern volatile __bit RXF15EID6 @ (((unsigned) &RXF15EIDL)*8) + 6;
[; ;pic18f45k80.h: 41081: extern volatile __bit RXF15EID7 @ (((unsigned) &RXF15EIDL)*8) + 7;
[; ;pic18f45k80.h: 41083: extern volatile __bit RXF15EID8 @ (((unsigned) &RXF15EIDH)*8) + 0;
[; ;pic18f45k80.h: 41085: extern volatile __bit RXF15EID9 @ (((unsigned) &RXF15EIDH)*8) + 1;
[; ;pic18f45k80.h: 41087: extern volatile __bit RXF15EN @ (((unsigned) &RXFCON1)*8) + 7;
[; ;pic18f45k80.h: 41089: extern volatile __bit RXF15EXIDEN @ (((unsigned) &RXF15SIDL)*8) + 3;
[; ;pic18f45k80.h: 41091: extern volatile __bit RXF15SID0 @ (((unsigned) &RXF15SIDL)*8) + 5;
[; ;pic18f45k80.h: 41093: extern volatile __bit RXF15SID1 @ (((unsigned) &RXF15SIDL)*8) + 6;
[; ;pic18f45k80.h: 41095: extern volatile __bit RXF15SID10 @ (((unsigned) &RXF15SIDH)*8) + 7;
[; ;pic18f45k80.h: 41097: extern volatile __bit RXF15SID2 @ (((unsigned) &RXF15SIDL)*8) + 7;
[; ;pic18f45k80.h: 41099: extern volatile __bit RXF15SID3 @ (((unsigned) &RXF15SIDH)*8) + 0;
[; ;pic18f45k80.h: 41101: extern volatile __bit RXF15SID4 @ (((unsigned) &RXF15SIDH)*8) + 1;
[; ;pic18f45k80.h: 41103: extern volatile __bit RXF15SID5 @ (((unsigned) &RXF15SIDH)*8) + 2;
[; ;pic18f45k80.h: 41105: extern volatile __bit RXF15SID6 @ (((unsigned) &RXF15SIDH)*8) + 3;
[; ;pic18f45k80.h: 41107: extern volatile __bit RXF15SID7 @ (((unsigned) &RXF15SIDH)*8) + 4;
[; ;pic18f45k80.h: 41109: extern volatile __bit RXF15SID8 @ (((unsigned) &RXF15SIDH)*8) + 5;
[; ;pic18f45k80.h: 41111: extern volatile __bit RXF15SID9 @ (((unsigned) &RXF15SIDH)*8) + 6;
[; ;pic18f45k80.h: 41113: extern volatile __bit RXF1EID0 @ (((unsigned) &RXF1EIDL)*8) + 0;
[; ;pic18f45k80.h: 41115: extern volatile __bit RXF1EID1 @ (((unsigned) &RXF1EIDL)*8) + 1;
[; ;pic18f45k80.h: 41117: extern volatile __bit RXF1EID10 @ (((unsigned) &RXF1EIDH)*8) + 2;
[; ;pic18f45k80.h: 41119: extern volatile __bit RXF1EID11 @ (((unsigned) &RXF1EIDH)*8) + 3;
[; ;pic18f45k80.h: 41121: extern volatile __bit RXF1EID12 @ (((unsigned) &RXF1EIDH)*8) + 4;
[; ;pic18f45k80.h: 41123: extern volatile __bit RXF1EID13 @ (((unsigned) &RXF1EIDH)*8) + 5;
[; ;pic18f45k80.h: 41125: extern volatile __bit RXF1EID14 @ (((unsigned) &RXF1EIDH)*8) + 6;
[; ;pic18f45k80.h: 41127: extern volatile __bit RXF1EID15 @ (((unsigned) &RXF1EIDH)*8) + 7;
[; ;pic18f45k80.h: 41129: extern volatile __bit RXF1EID16 @ (((unsigned) &RXF1SIDL)*8) + 0;
[; ;pic18f45k80.h: 41131: extern volatile __bit RXF1EID17 @ (((unsigned) &RXF1SIDL)*8) + 1;
[; ;pic18f45k80.h: 41133: extern volatile __bit RXF1EID2 @ (((unsigned) &RXF1EIDL)*8) + 2;
[; ;pic18f45k80.h: 41135: extern volatile __bit RXF1EID3 @ (((unsigned) &RXF1EIDL)*8) + 3;
[; ;pic18f45k80.h: 41137: extern volatile __bit RXF1EID4 @ (((unsigned) &RXF1EIDL)*8) + 4;
[; ;pic18f45k80.h: 41139: extern volatile __bit RXF1EID5 @ (((unsigned) &RXF1EIDL)*8) + 5;
[; ;pic18f45k80.h: 41141: extern volatile __bit RXF1EID6 @ (((unsigned) &RXF1EIDL)*8) + 6;
[; ;pic18f45k80.h: 41143: extern volatile __bit RXF1EID7 @ (((unsigned) &RXF1EIDL)*8) + 7;
[; ;pic18f45k80.h: 41145: extern volatile __bit RXF1EID8 @ (((unsigned) &RXF1EIDH)*8) + 0;
[; ;pic18f45k80.h: 41147: extern volatile __bit RXF1EID9 @ (((unsigned) &RXF1EIDH)*8) + 1;
[; ;pic18f45k80.h: 41149: extern volatile __bit RXF1EN @ (((unsigned) &RXFCON0)*8) + 1;
[; ;pic18f45k80.h: 41151: extern volatile __bit RXF1EXIDEN @ (((unsigned) &RXF1SIDL)*8) + 3;
[; ;pic18f45k80.h: 41153: extern volatile __bit RXF1SID0 @ (((unsigned) &RXF1SIDL)*8) + 5;
[; ;pic18f45k80.h: 41155: extern volatile __bit RXF1SID1 @ (((unsigned) &RXF1SIDL)*8) + 6;
[; ;pic18f45k80.h: 41157: extern volatile __bit RXF1SID10 @ (((unsigned) &RXF1SIDH)*8) + 7;
[; ;pic18f45k80.h: 41159: extern volatile __bit RXF1SID2 @ (((unsigned) &RXF1SIDL)*8) + 7;
[; ;pic18f45k80.h: 41161: extern volatile __bit RXF1SID3 @ (((unsigned) &RXF1SIDH)*8) + 0;
[; ;pic18f45k80.h: 41163: extern volatile __bit RXF1SID4 @ (((unsigned) &RXF1SIDH)*8) + 1;
[; ;pic18f45k80.h: 41165: extern volatile __bit RXF1SID5 @ (((unsigned) &RXF1SIDH)*8) + 2;
[; ;pic18f45k80.h: 41167: extern volatile __bit RXF1SID6 @ (((unsigned) &RXF1SIDH)*8) + 3;
[; ;pic18f45k80.h: 41169: extern volatile __bit RXF1SID7 @ (((unsigned) &RXF1SIDH)*8) + 4;
[; ;pic18f45k80.h: 41171: extern volatile __bit RXF1SID8 @ (((unsigned) &RXF1SIDH)*8) + 5;
[; ;pic18f45k80.h: 41173: extern volatile __bit RXF1SID9 @ (((unsigned) &RXF1SIDH)*8) + 6;
[; ;pic18f45k80.h: 41175: extern volatile __bit RXF2EID0 @ (((unsigned) &RXF2EIDL)*8) + 0;
[; ;pic18f45k80.h: 41177: extern volatile __bit RXF2EID1 @ (((unsigned) &RXF2EIDL)*8) + 1;
[; ;pic18f45k80.h: 41179: extern volatile __bit RXF2EID10 @ (((unsigned) &RXF2EIDH)*8) + 2;
[; ;pic18f45k80.h: 41181: extern volatile __bit RXF2EID11 @ (((unsigned) &RXF2EIDH)*8) + 3;
[; ;pic18f45k80.h: 41183: extern volatile __bit RXF2EID12 @ (((unsigned) &RXF2EIDH)*8) + 4;
[; ;pic18f45k80.h: 41185: extern volatile __bit RXF2EID13 @ (((unsigned) &RXF2EIDH)*8) + 5;
[; ;pic18f45k80.h: 41187: extern volatile __bit RXF2EID14 @ (((unsigned) &RXF2EIDH)*8) + 6;
[; ;pic18f45k80.h: 41189: extern volatile __bit RXF2EID15 @ (((unsigned) &RXF2EIDH)*8) + 7;
[; ;pic18f45k80.h: 41191: extern volatile __bit RXF2EID16 @ (((unsigned) &RXF2SIDL)*8) + 0;
[; ;pic18f45k80.h: 41193: extern volatile __bit RXF2EID17 @ (((unsigned) &RXF2SIDL)*8) + 1;
[; ;pic18f45k80.h: 41195: extern volatile __bit RXF2EID2 @ (((unsigned) &RXF2EIDL)*8) + 2;
[; ;pic18f45k80.h: 41197: extern volatile __bit RXF2EID3 @ (((unsigned) &RXF2EIDL)*8) + 3;
[; ;pic18f45k80.h: 41199: extern volatile __bit RXF2EID4 @ (((unsigned) &RXF2EIDL)*8) + 4;
[; ;pic18f45k80.h: 41201: extern volatile __bit RXF2EID5 @ (((unsigned) &RXF2EIDL)*8) + 5;
[; ;pic18f45k80.h: 41203: extern volatile __bit RXF2EID6 @ (((unsigned) &RXF2EIDL)*8) + 6;
[; ;pic18f45k80.h: 41205: extern volatile __bit RXF2EID7 @ (((unsigned) &RXF2EIDL)*8) + 7;
[; ;pic18f45k80.h: 41207: extern volatile __bit RXF2EID8 @ (((unsigned) &RXF2EIDH)*8) + 0;
[; ;pic18f45k80.h: 41209: extern volatile __bit RXF2EID9 @ (((unsigned) &RXF2EIDH)*8) + 1;
[; ;pic18f45k80.h: 41211: extern volatile __bit RXF2EN @ (((unsigned) &RXFCON0)*8) + 2;
[; ;pic18f45k80.h: 41213: extern volatile __bit RXF2EXIDEN @ (((unsigned) &RXF2SIDL)*8) + 3;
[; ;pic18f45k80.h: 41215: extern volatile __bit RXF2SID0 @ (((unsigned) &RXF2SIDL)*8) + 5;
[; ;pic18f45k80.h: 41217: extern volatile __bit RXF2SID1 @ (((unsigned) &RXF2SIDL)*8) + 6;
[; ;pic18f45k80.h: 41219: extern volatile __bit RXF2SID10 @ (((unsigned) &RXF2SIDH)*8) + 7;
[; ;pic18f45k80.h: 41221: extern volatile __bit RXF2SID2 @ (((unsigned) &RXF2SIDL)*8) + 7;
[; ;pic18f45k80.h: 41223: extern volatile __bit RXF2SID3 @ (((unsigned) &RXF2SIDH)*8) + 0;
[; ;pic18f45k80.h: 41225: extern volatile __bit RXF2SID4 @ (((unsigned) &RXF2SIDH)*8) + 1;
[; ;pic18f45k80.h: 41227: extern volatile __bit RXF2SID5 @ (((unsigned) &RXF2SIDH)*8) + 2;
[; ;pic18f45k80.h: 41229: extern volatile __bit RXF2SID6 @ (((unsigned) &RXF2SIDH)*8) + 3;
[; ;pic18f45k80.h: 41231: extern volatile __bit RXF2SID7 @ (((unsigned) &RXF2SIDH)*8) + 4;
[; ;pic18f45k80.h: 41233: extern volatile __bit RXF2SID8 @ (((unsigned) &RXF2SIDH)*8) + 5;
[; ;pic18f45k80.h: 41235: extern volatile __bit RXF2SID9 @ (((unsigned) &RXF2SIDH)*8) + 6;
[; ;pic18f45k80.h: 41237: extern volatile __bit RXF3EID0 @ (((unsigned) &RXF3EIDL)*8) + 0;
[; ;pic18f45k80.h: 41239: extern volatile __bit RXF3EID1 @ (((unsigned) &RXF3EIDL)*8) + 1;
[; ;pic18f45k80.h: 41241: extern volatile __bit RXF3EID10 @ (((unsigned) &RXF3EIDH)*8) + 2;
[; ;pic18f45k80.h: 41243: extern volatile __bit RXF3EID11 @ (((unsigned) &RXF3EIDH)*8) + 3;
[; ;pic18f45k80.h: 41245: extern volatile __bit RXF3EID12 @ (((unsigned) &RXF3EIDH)*8) + 4;
[; ;pic18f45k80.h: 41247: extern volatile __bit RXF3EID13 @ (((unsigned) &RXF3EIDH)*8) + 5;
[; ;pic18f45k80.h: 41249: extern volatile __bit RXF3EID14 @ (((unsigned) &RXF3EIDH)*8) + 6;
[; ;pic18f45k80.h: 41251: extern volatile __bit RXF3EID15 @ (((unsigned) &RXF3EIDH)*8) + 7;
[; ;pic18f45k80.h: 41253: extern volatile __bit RXF3EID16 @ (((unsigned) &RXF3SIDL)*8) + 0;
[; ;pic18f45k80.h: 41255: extern volatile __bit RXF3EID17 @ (((unsigned) &RXF3SIDL)*8) + 1;
[; ;pic18f45k80.h: 41257: extern volatile __bit RXF3EID2 @ (((unsigned) &RXF3EIDL)*8) + 2;
[; ;pic18f45k80.h: 41259: extern volatile __bit RXF3EID3 @ (((unsigned) &RXF3EIDL)*8) + 3;
[; ;pic18f45k80.h: 41261: extern volatile __bit RXF3EID4 @ (((unsigned) &RXF3EIDL)*8) + 4;
[; ;pic18f45k80.h: 41263: extern volatile __bit RXF3EID5 @ (((unsigned) &RXF3EIDL)*8) + 5;
[; ;pic18f45k80.h: 41265: extern volatile __bit RXF3EID6 @ (((unsigned) &RXF3EIDL)*8) + 6;
[; ;pic18f45k80.h: 41267: extern volatile __bit RXF3EID7 @ (((unsigned) &RXF3EIDL)*8) + 7;
[; ;pic18f45k80.h: 41269: extern volatile __bit RXF3EID8 @ (((unsigned) &RXF3EIDH)*8) + 0;
[; ;pic18f45k80.h: 41271: extern volatile __bit RXF3EID9 @ (((unsigned) &RXF3EIDH)*8) + 1;
[; ;pic18f45k80.h: 41273: extern volatile __bit RXF3EN @ (((unsigned) &RXFCON0)*8) + 3;
[; ;pic18f45k80.h: 41275: extern volatile __bit RXF3EXIDEN @ (((unsigned) &RXF3SIDL)*8) + 3;
[; ;pic18f45k80.h: 41277: extern volatile __bit RXF3SID0 @ (((unsigned) &RXF3SIDL)*8) + 5;
[; ;pic18f45k80.h: 41279: extern volatile __bit RXF3SID1 @ (((unsigned) &RXF3SIDL)*8) + 6;
[; ;pic18f45k80.h: 41281: extern volatile __bit RXF3SID10 @ (((unsigned) &RXF3SIDH)*8) + 7;
[; ;pic18f45k80.h: 41283: extern volatile __bit RXF3SID2 @ (((unsigned) &RXF3SIDL)*8) + 7;
[; ;pic18f45k80.h: 41285: extern volatile __bit RXF3SID3 @ (((unsigned) &RXF3SIDH)*8) + 0;
[; ;pic18f45k80.h: 41287: extern volatile __bit RXF3SID4 @ (((unsigned) &RXF3SIDH)*8) + 1;
[; ;pic18f45k80.h: 41289: extern volatile __bit RXF3SID5 @ (((unsigned) &RXF3SIDH)*8) + 2;
[; ;pic18f45k80.h: 41291: extern volatile __bit RXF3SID6 @ (((unsigned) &RXF3SIDH)*8) + 3;
[; ;pic18f45k80.h: 41293: extern volatile __bit RXF3SID7 @ (((unsigned) &RXF3SIDH)*8) + 4;
[; ;pic18f45k80.h: 41295: extern volatile __bit RXF3SID8 @ (((unsigned) &RXF3SIDH)*8) + 5;
[; ;pic18f45k80.h: 41297: extern volatile __bit RXF3SID9 @ (((unsigned) &RXF3SIDH)*8) + 6;
[; ;pic18f45k80.h: 41299: extern volatile __bit RXF4EID0 @ (((unsigned) &RXF4EIDL)*8) + 0;
[; ;pic18f45k80.h: 41301: extern volatile __bit RXF4EID1 @ (((unsigned) &RXF4EIDL)*8) + 1;
[; ;pic18f45k80.h: 41303: extern volatile __bit RXF4EID10 @ (((unsigned) &RXF4EIDH)*8) + 2;
[; ;pic18f45k80.h: 41305: extern volatile __bit RXF4EID11 @ (((unsigned) &RXF4EIDH)*8) + 3;
[; ;pic18f45k80.h: 41307: extern volatile __bit RXF4EID12 @ (((unsigned) &RXF4EIDH)*8) + 4;
[; ;pic18f45k80.h: 41309: extern volatile __bit RXF4EID13 @ (((unsigned) &RXF4EIDH)*8) + 5;
[; ;pic18f45k80.h: 41311: extern volatile __bit RXF4EID14 @ (((unsigned) &RXF4EIDH)*8) + 6;
[; ;pic18f45k80.h: 41313: extern volatile __bit RXF4EID15 @ (((unsigned) &RXF4EIDH)*8) + 7;
[; ;pic18f45k80.h: 41315: extern volatile __bit RXF4EID16 @ (((unsigned) &RXF4SIDL)*8) + 0;
[; ;pic18f45k80.h: 41317: extern volatile __bit RXF4EID17 @ (((unsigned) &RXF4SIDL)*8) + 1;
[; ;pic18f45k80.h: 41319: extern volatile __bit RXF4EID2 @ (((unsigned) &RXF4EIDL)*8) + 2;
[; ;pic18f45k80.h: 41321: extern volatile __bit RXF4EID3 @ (((unsigned) &RXF4EIDL)*8) + 3;
[; ;pic18f45k80.h: 41323: extern volatile __bit RXF4EID4 @ (((unsigned) &RXF4EIDL)*8) + 4;
[; ;pic18f45k80.h: 41325: extern volatile __bit RXF4EID5 @ (((unsigned) &RXF4EIDL)*8) + 5;
[; ;pic18f45k80.h: 41327: extern volatile __bit RXF4EID6 @ (((unsigned) &RXF4EIDL)*8) + 6;
[; ;pic18f45k80.h: 41329: extern volatile __bit RXF4EID7 @ (((unsigned) &RXF4EIDL)*8) + 7;
[; ;pic18f45k80.h: 41331: extern volatile __bit RXF4EID8 @ (((unsigned) &RXF4EIDH)*8) + 0;
[; ;pic18f45k80.h: 41333: extern volatile __bit RXF4EID9 @ (((unsigned) &RXF4EIDH)*8) + 1;
[; ;pic18f45k80.h: 41335: extern volatile __bit RXF4EN @ (((unsigned) &RXFCON0)*8) + 4;
[; ;pic18f45k80.h: 41337: extern volatile __bit RXF4EXIDEN @ (((unsigned) &RXF4SIDL)*8) + 3;
[; ;pic18f45k80.h: 41339: extern volatile __bit RXF4SID0 @ (((unsigned) &RXF4SIDL)*8) + 5;
[; ;pic18f45k80.h: 41341: extern volatile __bit RXF4SID1 @ (((unsigned) &RXF4SIDL)*8) + 6;
[; ;pic18f45k80.h: 41343: extern volatile __bit RXF4SID10 @ (((unsigned) &RXF4SIDH)*8) + 7;
[; ;pic18f45k80.h: 41345: extern volatile __bit RXF4SID2 @ (((unsigned) &RXF4SIDL)*8) + 7;
[; ;pic18f45k80.h: 41347: extern volatile __bit RXF4SID3 @ (((unsigned) &RXF4SIDH)*8) + 0;
[; ;pic18f45k80.h: 41349: extern volatile __bit RXF4SID4 @ (((unsigned) &RXF4SIDH)*8) + 1;
[; ;pic18f45k80.h: 41351: extern volatile __bit RXF4SID5 @ (((unsigned) &RXF4SIDH)*8) + 2;
[; ;pic18f45k80.h: 41353: extern volatile __bit RXF4SID6 @ (((unsigned) &RXF4SIDH)*8) + 3;
[; ;pic18f45k80.h: 41355: extern volatile __bit RXF4SID7 @ (((unsigned) &RXF4SIDH)*8) + 4;
[; ;pic18f45k80.h: 41357: extern volatile __bit RXF4SID8 @ (((unsigned) &RXF4SIDH)*8) + 5;
[; ;pic18f45k80.h: 41359: extern volatile __bit RXF4SID9 @ (((unsigned) &RXF4SIDH)*8) + 6;
[; ;pic18f45k80.h: 41361: extern volatile __bit RXF5EID0 @ (((unsigned) &RXF5EIDL)*8) + 0;
[; ;pic18f45k80.h: 41363: extern volatile __bit RXF5EID1 @ (((unsigned) &RXF5EIDL)*8) + 1;
[; ;pic18f45k80.h: 41365: extern volatile __bit RXF5EID10 @ (((unsigned) &RXF5EIDH)*8) + 2;
[; ;pic18f45k80.h: 41367: extern volatile __bit RXF5EID11 @ (((unsigned) &RXF5EIDH)*8) + 3;
[; ;pic18f45k80.h: 41369: extern volatile __bit RXF5EID12 @ (((unsigned) &RXF5EIDH)*8) + 4;
[; ;pic18f45k80.h: 41371: extern volatile __bit RXF5EID13 @ (((unsigned) &RXF5EIDH)*8) + 5;
[; ;pic18f45k80.h: 41373: extern volatile __bit RXF5EID14 @ (((unsigned) &RXF5EIDH)*8) + 6;
[; ;pic18f45k80.h: 41375: extern volatile __bit RXF5EID15 @ (((unsigned) &RXF5EIDH)*8) + 7;
[; ;pic18f45k80.h: 41377: extern volatile __bit RXF5EID16 @ (((unsigned) &RXF5SIDL)*8) + 0;
[; ;pic18f45k80.h: 41379: extern volatile __bit RXF5EID17 @ (((unsigned) &RXF5SIDL)*8) + 1;
[; ;pic18f45k80.h: 41381: extern volatile __bit RXF5EID2 @ (((unsigned) &RXF5EIDL)*8) + 2;
[; ;pic18f45k80.h: 41383: extern volatile __bit RXF5EID3 @ (((unsigned) &RXF5EIDL)*8) + 3;
[; ;pic18f45k80.h: 41385: extern volatile __bit RXF5EID4 @ (((unsigned) &RXF5EIDL)*8) + 4;
[; ;pic18f45k80.h: 41387: extern volatile __bit RXF5EID5 @ (((unsigned) &RXF5EIDL)*8) + 5;
[; ;pic18f45k80.h: 41389: extern volatile __bit RXF5EID6 @ (((unsigned) &RXF5EIDL)*8) + 6;
[; ;pic18f45k80.h: 41391: extern volatile __bit RXF5EID7 @ (((unsigned) &RXF5EIDL)*8) + 7;
[; ;pic18f45k80.h: 41393: extern volatile __bit RXF5EID8 @ (((unsigned) &RXF5EIDH)*8) + 0;
[; ;pic18f45k80.h: 41395: extern volatile __bit RXF5EID9 @ (((unsigned) &RXF5EIDH)*8) + 1;
[; ;pic18f45k80.h: 41397: extern volatile __bit RXF5EN @ (((unsigned) &RXFCON0)*8) + 5;
[; ;pic18f45k80.h: 41399: extern volatile __bit RXF5EXIDEN @ (((unsigned) &RXF5SIDL)*8) + 3;
[; ;pic18f45k80.h: 41401: extern volatile __bit RXF5SID0 @ (((unsigned) &RXF5SIDL)*8) + 5;
[; ;pic18f45k80.h: 41403: extern volatile __bit RXF5SID1 @ (((unsigned) &RXF5SIDL)*8) + 6;
[; ;pic18f45k80.h: 41405: extern volatile __bit RXF5SID10 @ (((unsigned) &RXF5SIDH)*8) + 7;
[; ;pic18f45k80.h: 41407: extern volatile __bit RXF5SID2 @ (((unsigned) &RXF5SIDL)*8) + 7;
[; ;pic18f45k80.h: 41409: extern volatile __bit RXF5SID3 @ (((unsigned) &RXF5SIDH)*8) + 0;
[; ;pic18f45k80.h: 41411: extern volatile __bit RXF5SID4 @ (((unsigned) &RXF5SIDH)*8) + 1;
[; ;pic18f45k80.h: 41413: extern volatile __bit RXF5SID5 @ (((unsigned) &RXF5SIDH)*8) + 2;
[; ;pic18f45k80.h: 41415: extern volatile __bit RXF5SID6 @ (((unsigned) &RXF5SIDH)*8) + 3;
[; ;pic18f45k80.h: 41417: extern volatile __bit RXF5SID7 @ (((unsigned) &RXF5SIDH)*8) + 4;
[; ;pic18f45k80.h: 41419: extern volatile __bit RXF5SID8 @ (((unsigned) &RXF5SIDH)*8) + 5;
[; ;pic18f45k80.h: 41421: extern volatile __bit RXF5SID9 @ (((unsigned) &RXF5SIDH)*8) + 6;
[; ;pic18f45k80.h: 41423: extern volatile __bit RXF6EID0 @ (((unsigned) &RXF6EIDL)*8) + 0;
[; ;pic18f45k80.h: 41425: extern volatile __bit RXF6EID1 @ (((unsigned) &RXF6EIDL)*8) + 1;
[; ;pic18f45k80.h: 41427: extern volatile __bit RXF6EID10 @ (((unsigned) &RXF6EIDH)*8) + 2;
[; ;pic18f45k80.h: 41429: extern volatile __bit RXF6EID11 @ (((unsigned) &RXF6EIDH)*8) + 3;
[; ;pic18f45k80.h: 41431: extern volatile __bit RXF6EID12 @ (((unsigned) &RXF6EIDH)*8) + 4;
[; ;pic18f45k80.h: 41433: extern volatile __bit RXF6EID13 @ (((unsigned) &RXF6EIDH)*8) + 5;
[; ;pic18f45k80.h: 41435: extern volatile __bit RXF6EID14 @ (((unsigned) &RXF6EIDH)*8) + 6;
[; ;pic18f45k80.h: 41437: extern volatile __bit RXF6EID15 @ (((unsigned) &RXF6EIDH)*8) + 7;
[; ;pic18f45k80.h: 41439: extern volatile __bit RXF6EID16 @ (((unsigned) &RXF6SIDL)*8) + 0;
[; ;pic18f45k80.h: 41441: extern volatile __bit RXF6EID17 @ (((unsigned) &RXF6SIDL)*8) + 1;
[; ;pic18f45k80.h: 41443: extern volatile __bit RXF6EID2 @ (((unsigned) &RXF6EIDL)*8) + 2;
[; ;pic18f45k80.h: 41445: extern volatile __bit RXF6EID3 @ (((unsigned) &RXF6EIDL)*8) + 3;
[; ;pic18f45k80.h: 41447: extern volatile __bit RXF6EID4 @ (((unsigned) &RXF6EIDL)*8) + 4;
[; ;pic18f45k80.h: 41449: extern volatile __bit RXF6EID5 @ (((unsigned) &RXF6EIDL)*8) + 5;
[; ;pic18f45k80.h: 41451: extern volatile __bit RXF6EID6 @ (((unsigned) &RXF6EIDL)*8) + 6;
[; ;pic18f45k80.h: 41453: extern volatile __bit RXF6EID7 @ (((unsigned) &RXF6EIDL)*8) + 7;
[; ;pic18f45k80.h: 41455: extern volatile __bit RXF6EID8 @ (((unsigned) &RXF6EIDH)*8) + 0;
[; ;pic18f45k80.h: 41457: extern volatile __bit RXF6EID9 @ (((unsigned) &RXF6EIDH)*8) + 1;
[; ;pic18f45k80.h: 41459: extern volatile __bit RXF6EN @ (((unsigned) &RXFCON0)*8) + 6;
[; ;pic18f45k80.h: 41461: extern volatile __bit RXF6EXIDEN @ (((unsigned) &RXF6SIDL)*8) + 3;
[; ;pic18f45k80.h: 41463: extern volatile __bit RXF6SID0 @ (((unsigned) &RXF6SIDL)*8) + 5;
[; ;pic18f45k80.h: 41465: extern volatile __bit RXF6SID1 @ (((unsigned) &RXF6SIDL)*8) + 6;
[; ;pic18f45k80.h: 41467: extern volatile __bit RXF6SID10 @ (((unsigned) &RXF6SIDH)*8) + 7;
[; ;pic18f45k80.h: 41469: extern volatile __bit RXF6SID2 @ (((unsigned) &RXF6SIDL)*8) + 7;
[; ;pic18f45k80.h: 41471: extern volatile __bit RXF6SID3 @ (((unsigned) &RXF6SIDH)*8) + 0;
[; ;pic18f45k80.h: 41473: extern volatile __bit RXF6SID4 @ (((unsigned) &RXF6SIDH)*8) + 1;
[; ;pic18f45k80.h: 41475: extern volatile __bit RXF6SID5 @ (((unsigned) &RXF6SIDH)*8) + 2;
[; ;pic18f45k80.h: 41477: extern volatile __bit RXF6SID6 @ (((unsigned) &RXF6SIDH)*8) + 3;
[; ;pic18f45k80.h: 41479: extern volatile __bit RXF6SID7 @ (((unsigned) &RXF6SIDH)*8) + 4;
[; ;pic18f45k80.h: 41481: extern volatile __bit RXF6SID8 @ (((unsigned) &RXF6SIDH)*8) + 5;
[; ;pic18f45k80.h: 41483: extern volatile __bit RXF6SID9 @ (((unsigned) &RXF6SIDH)*8) + 6;
[; ;pic18f45k80.h: 41485: extern volatile __bit RXF7EID0 @ (((unsigned) &RXF7EIDL)*8) + 0;
[; ;pic18f45k80.h: 41487: extern volatile __bit RXF7EID1 @ (((unsigned) &RXF7EIDL)*8) + 1;
[; ;pic18f45k80.h: 41489: extern volatile __bit RXF7EID10 @ (((unsigned) &RXF7EIDH)*8) + 2;
[; ;pic18f45k80.h: 41491: extern volatile __bit RXF7EID11 @ (((unsigned) &RXF7EIDH)*8) + 3;
[; ;pic18f45k80.h: 41493: extern volatile __bit RXF7EID12 @ (((unsigned) &RXF7EIDH)*8) + 4;
[; ;pic18f45k80.h: 41495: extern volatile __bit RXF7EID13 @ (((unsigned) &RXF7EIDH)*8) + 5;
[; ;pic18f45k80.h: 41497: extern volatile __bit RXF7EID14 @ (((unsigned) &RXF7EIDH)*8) + 6;
[; ;pic18f45k80.h: 41499: extern volatile __bit RXF7EID15 @ (((unsigned) &RXF7EIDH)*8) + 7;
[; ;pic18f45k80.h: 41501: extern volatile __bit RXF7EID16 @ (((unsigned) &RXF7SIDL)*8) + 0;
[; ;pic18f45k80.h: 41503: extern volatile __bit RXF7EID17 @ (((unsigned) &RXF7SIDL)*8) + 1;
[; ;pic18f45k80.h: 41505: extern volatile __bit RXF7EID2 @ (((unsigned) &RXF7EIDL)*8) + 2;
[; ;pic18f45k80.h: 41507: extern volatile __bit RXF7EID3 @ (((unsigned) &RXF7EIDL)*8) + 3;
[; ;pic18f45k80.h: 41509: extern volatile __bit RXF7EID4 @ (((unsigned) &RXF7EIDL)*8) + 4;
[; ;pic18f45k80.h: 41511: extern volatile __bit RXF7EID5 @ (((unsigned) &RXF7EIDL)*8) + 5;
[; ;pic18f45k80.h: 41513: extern volatile __bit RXF7EID6 @ (((unsigned) &RXF7EIDL)*8) + 6;
[; ;pic18f45k80.h: 41515: extern volatile __bit RXF7EID7 @ (((unsigned) &RXF7EIDL)*8) + 7;
[; ;pic18f45k80.h: 41517: extern volatile __bit RXF7EID8 @ (((unsigned) &RXF7EIDH)*8) + 0;
[; ;pic18f45k80.h: 41519: extern volatile __bit RXF7EID9 @ (((unsigned) &RXF7EIDH)*8) + 1;
[; ;pic18f45k80.h: 41521: extern volatile __bit RXF7EN @ (((unsigned) &RXFCON0)*8) + 7;
[; ;pic18f45k80.h: 41523: extern volatile __bit RXF7EXIDEN @ (((unsigned) &RXF7SIDL)*8) + 3;
[; ;pic18f45k80.h: 41525: extern volatile __bit RXF7SID0 @ (((unsigned) &RXF7SIDL)*8) + 5;
[; ;pic18f45k80.h: 41527: extern volatile __bit RXF7SID1 @ (((unsigned) &RXF7SIDL)*8) + 6;
[; ;pic18f45k80.h: 41529: extern volatile __bit RXF7SID10 @ (((unsigned) &RXF7SIDH)*8) + 7;
[; ;pic18f45k80.h: 41531: extern volatile __bit RXF7SID2 @ (((unsigned) &RXF7SIDL)*8) + 7;
[; ;pic18f45k80.h: 41533: extern volatile __bit RXF7SID3 @ (((unsigned) &RXF7SIDH)*8) + 0;
[; ;pic18f45k80.h: 41535: extern volatile __bit RXF7SID4 @ (((unsigned) &RXF7SIDH)*8) + 1;
[; ;pic18f45k80.h: 41537: extern volatile __bit RXF7SID5 @ (((unsigned) &RXF7SIDH)*8) + 2;
[; ;pic18f45k80.h: 41539: extern volatile __bit RXF7SID6 @ (((unsigned) &RXF7SIDH)*8) + 3;
[; ;pic18f45k80.h: 41541: extern volatile __bit RXF7SID7 @ (((unsigned) &RXF7SIDH)*8) + 4;
[; ;pic18f45k80.h: 41543: extern volatile __bit RXF7SID8 @ (((unsigned) &RXF7SIDH)*8) + 5;
[; ;pic18f45k80.h: 41545: extern volatile __bit RXF7SID9 @ (((unsigned) &RXF7SIDH)*8) + 6;
[; ;pic18f45k80.h: 41547: extern volatile __bit RXF8EID0 @ (((unsigned) &RXF8EIDL)*8) + 0;
[; ;pic18f45k80.h: 41549: extern volatile __bit RXF8EID1 @ (((unsigned) &RXF8EIDL)*8) + 1;
[; ;pic18f45k80.h: 41551: extern volatile __bit RXF8EID10 @ (((unsigned) &RXF8EIDH)*8) + 2;
[; ;pic18f45k80.h: 41553: extern volatile __bit RXF8EID11 @ (((unsigned) &RXF8EIDH)*8) + 3;
[; ;pic18f45k80.h: 41555: extern volatile __bit RXF8EID12 @ (((unsigned) &RXF8EIDH)*8) + 4;
[; ;pic18f45k80.h: 41557: extern volatile __bit RXF8EID13 @ (((unsigned) &RXF8EIDH)*8) + 5;
[; ;pic18f45k80.h: 41559: extern volatile __bit RXF8EID14 @ (((unsigned) &RXF8EIDH)*8) + 6;
[; ;pic18f45k80.h: 41561: extern volatile __bit RXF8EID15 @ (((unsigned) &RXF8EIDH)*8) + 7;
[; ;pic18f45k80.h: 41563: extern volatile __bit RXF8EID16 @ (((unsigned) &RXF8SIDL)*8) + 0;
[; ;pic18f45k80.h: 41565: extern volatile __bit RXF8EID17 @ (((unsigned) &RXF8SIDL)*8) + 1;
[; ;pic18f45k80.h: 41567: extern volatile __bit RXF8EID2 @ (((unsigned) &RXF8EIDL)*8) + 2;
[; ;pic18f45k80.h: 41569: extern volatile __bit RXF8EID3 @ (((unsigned) &RXF8EIDL)*8) + 3;
[; ;pic18f45k80.h: 41571: extern volatile __bit RXF8EID4 @ (((unsigned) &RXF8EIDL)*8) + 4;
[; ;pic18f45k80.h: 41573: extern volatile __bit RXF8EID5 @ (((unsigned) &RXF8EIDL)*8) + 5;
[; ;pic18f45k80.h: 41575: extern volatile __bit RXF8EID6 @ (((unsigned) &RXF8EIDL)*8) + 6;
[; ;pic18f45k80.h: 41577: extern volatile __bit RXF8EID7 @ (((unsigned) &RXF8EIDL)*8) + 7;
[; ;pic18f45k80.h: 41579: extern volatile __bit RXF8EID8 @ (((unsigned) &RXF8EIDH)*8) + 0;
[; ;pic18f45k80.h: 41581: extern volatile __bit RXF8EID9 @ (((unsigned) &RXF8EIDH)*8) + 1;
[; ;pic18f45k80.h: 41583: extern volatile __bit RXF8EN @ (((unsigned) &RXFCON1)*8) + 0;
[; ;pic18f45k80.h: 41585: extern volatile __bit RXF8EXIDEN @ (((unsigned) &RXF8SIDL)*8) + 3;
[; ;pic18f45k80.h: 41587: extern volatile __bit RXF8SID0 @ (((unsigned) &RXF8SIDL)*8) + 5;
[; ;pic18f45k80.h: 41589: extern volatile __bit RXF8SID1 @ (((unsigned) &RXF8SIDL)*8) + 6;
[; ;pic18f45k80.h: 41591: extern volatile __bit RXF8SID10 @ (((unsigned) &RXF8SIDH)*8) + 7;
[; ;pic18f45k80.h: 41593: extern volatile __bit RXF8SID2 @ (((unsigned) &RXF8SIDL)*8) + 7;
[; ;pic18f45k80.h: 41595: extern volatile __bit RXF8SID3 @ (((unsigned) &RXF8SIDH)*8) + 0;
[; ;pic18f45k80.h: 41597: extern volatile __bit RXF8SID4 @ (((unsigned) &RXF8SIDH)*8) + 1;
[; ;pic18f45k80.h: 41599: extern volatile __bit RXF8SID5 @ (((unsigned) &RXF8SIDH)*8) + 2;
[; ;pic18f45k80.h: 41601: extern volatile __bit RXF8SID6 @ (((unsigned) &RXF8SIDH)*8) + 3;
[; ;pic18f45k80.h: 41603: extern volatile __bit RXF8SID7 @ (((unsigned) &RXF8SIDH)*8) + 4;
[; ;pic18f45k80.h: 41605: extern volatile __bit RXF8SID8 @ (((unsigned) &RXF8SIDH)*8) + 5;
[; ;pic18f45k80.h: 41607: extern volatile __bit RXF8SID9 @ (((unsigned) &RXF8SIDH)*8) + 6;
[; ;pic18f45k80.h: 41609: extern volatile __bit RXF9EID0 @ (((unsigned) &RXF9EIDL)*8) + 0;
[; ;pic18f45k80.h: 41611: extern volatile __bit RXF9EID1 @ (((unsigned) &RXF9EIDL)*8) + 1;
[; ;pic18f45k80.h: 41613: extern volatile __bit RXF9EID10 @ (((unsigned) &RXF9EIDH)*8) + 2;
[; ;pic18f45k80.h: 41615: extern volatile __bit RXF9EID11 @ (((unsigned) &RXF9EIDH)*8) + 3;
[; ;pic18f45k80.h: 41617: extern volatile __bit RXF9EID12 @ (((unsigned) &RXF9EIDH)*8) + 4;
[; ;pic18f45k80.h: 41619: extern volatile __bit RXF9EID13 @ (((unsigned) &RXF9EIDH)*8) + 5;
[; ;pic18f45k80.h: 41621: extern volatile __bit RXF9EID14 @ (((unsigned) &RXF9EIDH)*8) + 6;
[; ;pic18f45k80.h: 41623: extern volatile __bit RXF9EID15 @ (((unsigned) &RXF9EIDH)*8) + 7;
[; ;pic18f45k80.h: 41625: extern volatile __bit RXF9EID16 @ (((unsigned) &RXF9SIDL)*8) + 0;
[; ;pic18f45k80.h: 41627: extern volatile __bit RXF9EID17 @ (((unsigned) &RXF9SIDL)*8) + 1;
[; ;pic18f45k80.h: 41629: extern volatile __bit RXF9EID2 @ (((unsigned) &RXF9EIDL)*8) + 2;
[; ;pic18f45k80.h: 41631: extern volatile __bit RXF9EID3 @ (((unsigned) &RXF9EIDL)*8) + 3;
[; ;pic18f45k80.h: 41633: extern volatile __bit RXF9EID4 @ (((unsigned) &RXF9EIDL)*8) + 4;
[; ;pic18f45k80.h: 41635: extern volatile __bit RXF9EID5 @ (((unsigned) &RXF9EIDL)*8) + 5;
[; ;pic18f45k80.h: 41637: extern volatile __bit RXF9EID6 @ (((unsigned) &RXF9EIDL)*8) + 6;
[; ;pic18f45k80.h: 41639: extern volatile __bit RXF9EID7 @ (((unsigned) &RXF9EIDL)*8) + 7;
[; ;pic18f45k80.h: 41641: extern volatile __bit RXF9EID8 @ (((unsigned) &RXF9EIDH)*8) + 0;
[; ;pic18f45k80.h: 41643: extern volatile __bit RXF9EID9 @ (((unsigned) &RXF9EIDH)*8) + 1;
[; ;pic18f45k80.h: 41645: extern volatile __bit RXF9EN @ (((unsigned) &RXFCON1)*8) + 1;
[; ;pic18f45k80.h: 41647: extern volatile __bit RXF9EXIDEN @ (((unsigned) &RXF9SIDL)*8) + 3;
[; ;pic18f45k80.h: 41649: extern volatile __bit RXF9SID0 @ (((unsigned) &RXF9SIDL)*8) + 5;
[; ;pic18f45k80.h: 41651: extern volatile __bit RXF9SID1 @ (((unsigned) &RXF9SIDL)*8) + 6;
[; ;pic18f45k80.h: 41653: extern volatile __bit RXF9SID10 @ (((unsigned) &RXF9SIDH)*8) + 7;
[; ;pic18f45k80.h: 41655: extern volatile __bit RXF9SID2 @ (((unsigned) &RXF9SIDL)*8) + 7;
[; ;pic18f45k80.h: 41657: extern volatile __bit RXF9SID3 @ (((unsigned) &RXF9SIDH)*8) + 0;
[; ;pic18f45k80.h: 41659: extern volatile __bit RXF9SID4 @ (((unsigned) &RXF9SIDH)*8) + 1;
[; ;pic18f45k80.h: 41661: extern volatile __bit RXF9SID5 @ (((unsigned) &RXF9SIDH)*8) + 2;
[; ;pic18f45k80.h: 41663: extern volatile __bit RXF9SID6 @ (((unsigned) &RXF9SIDH)*8) + 3;
[; ;pic18f45k80.h: 41665: extern volatile __bit RXF9SID7 @ (((unsigned) &RXF9SIDH)*8) + 4;
[; ;pic18f45k80.h: 41667: extern volatile __bit RXF9SID8 @ (((unsigned) &RXF9SIDH)*8) + 5;
[; ;pic18f45k80.h: 41669: extern volatile __bit RXF9SID9 @ (((unsigned) &RXF9SIDH)*8) + 6;
[; ;pic18f45k80.h: 41671: extern volatile __bit RXM0EID0 @ (((unsigned) &RXM0EIDL)*8) + 0;
[; ;pic18f45k80.h: 41673: extern volatile __bit RXM0EID1 @ (((unsigned) &RXM0EIDL)*8) + 1;
[; ;pic18f45k80.h: 41675: extern volatile __bit RXM0EID10 @ (((unsigned) &RXM0EIDH)*8) + 2;
[; ;pic18f45k80.h: 41677: extern volatile __bit RXM0EID11 @ (((unsigned) &RXM0EIDH)*8) + 3;
[; ;pic18f45k80.h: 41679: extern volatile __bit RXM0EID12 @ (((unsigned) &RXM0EIDH)*8) + 4;
[; ;pic18f45k80.h: 41681: extern volatile __bit RXM0EID13 @ (((unsigned) &RXM0EIDH)*8) + 5;
[; ;pic18f45k80.h: 41683: extern volatile __bit RXM0EID14 @ (((unsigned) &RXM0EIDH)*8) + 6;
[; ;pic18f45k80.h: 41685: extern volatile __bit RXM0EID15 @ (((unsigned) &RXM0EIDH)*8) + 7;
[; ;pic18f45k80.h: 41687: extern volatile __bit RXM0EID16 @ (((unsigned) &RXM0SIDL)*8) + 0;
[; ;pic18f45k80.h: 41689: extern volatile __bit RXM0EID17 @ (((unsigned) &RXM0SIDL)*8) + 1;
[; ;pic18f45k80.h: 41691: extern volatile __bit RXM0EID2 @ (((unsigned) &RXM0EIDL)*8) + 2;
[; ;pic18f45k80.h: 41693: extern volatile __bit RXM0EID3 @ (((unsigned) &RXM0EIDL)*8) + 3;
[; ;pic18f45k80.h: 41695: extern volatile __bit RXM0EID4 @ (((unsigned) &RXM0EIDL)*8) + 4;
[; ;pic18f45k80.h: 41697: extern volatile __bit RXM0EID5 @ (((unsigned) &RXM0EIDL)*8) + 5;
[; ;pic18f45k80.h: 41699: extern volatile __bit RXM0EID6 @ (((unsigned) &RXM0EIDL)*8) + 6;
[; ;pic18f45k80.h: 41701: extern volatile __bit RXM0EID7 @ (((unsigned) &RXM0EIDL)*8) + 7;
[; ;pic18f45k80.h: 41703: extern volatile __bit RXM0EID8 @ (((unsigned) &RXM0EIDH)*8) + 0;
[; ;pic18f45k80.h: 41705: extern volatile __bit RXM0EID9 @ (((unsigned) &RXM0EIDH)*8) + 1;
[; ;pic18f45k80.h: 41707: extern volatile __bit RXM0EXIDM @ (((unsigned) &RXM0SIDL)*8) + 3;
[; ;pic18f45k80.h: 41709: extern volatile __bit RXM0SID0 @ (((unsigned) &RXM0SIDL)*8) + 5;
[; ;pic18f45k80.h: 41711: extern volatile __bit RXM0SID1 @ (((unsigned) &RXM0SIDL)*8) + 6;
[; ;pic18f45k80.h: 41713: extern volatile __bit RXM0SID10 @ (((unsigned) &RXM0SIDH)*8) + 7;
[; ;pic18f45k80.h: 41715: extern volatile __bit RXM0SID2 @ (((unsigned) &RXM0SIDL)*8) + 7;
[; ;pic18f45k80.h: 41717: extern volatile __bit RXM0SID3 @ (((unsigned) &RXM0SIDH)*8) + 0;
[; ;pic18f45k80.h: 41719: extern volatile __bit RXM0SID4 @ (((unsigned) &RXM0SIDH)*8) + 1;
[; ;pic18f45k80.h: 41721: extern volatile __bit RXM0SID5 @ (((unsigned) &RXM0SIDH)*8) + 2;
[; ;pic18f45k80.h: 41723: extern volatile __bit RXM0SID6 @ (((unsigned) &RXM0SIDH)*8) + 3;
[; ;pic18f45k80.h: 41725: extern volatile __bit RXM0SID7 @ (((unsigned) &RXM0SIDH)*8) + 4;
[; ;pic18f45k80.h: 41727: extern volatile __bit RXM0SID8 @ (((unsigned) &RXM0SIDH)*8) + 5;
[; ;pic18f45k80.h: 41729: extern volatile __bit RXM0SID9 @ (((unsigned) &RXM0SIDH)*8) + 6;
[; ;pic18f45k80.h: 41731: extern volatile __bit RXM1EID0 @ (((unsigned) &RXM1EIDL)*8) + 0;
[; ;pic18f45k80.h: 41733: extern volatile __bit RXM1EID1 @ (((unsigned) &RXM1EIDL)*8) + 1;
[; ;pic18f45k80.h: 41735: extern volatile __bit RXM1EID10 @ (((unsigned) &RXM1EIDH)*8) + 2;
[; ;pic18f45k80.h: 41737: extern volatile __bit RXM1EID11 @ (((unsigned) &RXM1EIDH)*8) + 3;
[; ;pic18f45k80.h: 41739: extern volatile __bit RXM1EID12 @ (((unsigned) &RXM1EIDH)*8) + 4;
[; ;pic18f45k80.h: 41741: extern volatile __bit RXM1EID13 @ (((unsigned) &RXM1EIDH)*8) + 5;
[; ;pic18f45k80.h: 41743: extern volatile __bit RXM1EID14 @ (((unsigned) &RXM1EIDH)*8) + 6;
[; ;pic18f45k80.h: 41745: extern volatile __bit RXM1EID15 @ (((unsigned) &RXM1EIDH)*8) + 7;
[; ;pic18f45k80.h: 41747: extern volatile __bit RXM1EID16 @ (((unsigned) &RXM1SIDL)*8) + 0;
[; ;pic18f45k80.h: 41749: extern volatile __bit RXM1EID17 @ (((unsigned) &RXM1SIDL)*8) + 1;
[; ;pic18f45k80.h: 41751: extern volatile __bit RXM1EID2 @ (((unsigned) &RXM1EIDL)*8) + 2;
[; ;pic18f45k80.h: 41753: extern volatile __bit RXM1EID3 @ (((unsigned) &RXM1EIDL)*8) + 3;
[; ;pic18f45k80.h: 41755: extern volatile __bit RXM1EID4 @ (((unsigned) &RXM1EIDL)*8) + 4;
[; ;pic18f45k80.h: 41757: extern volatile __bit RXM1EID5 @ (((unsigned) &RXM1EIDL)*8) + 5;
[; ;pic18f45k80.h: 41759: extern volatile __bit RXM1EID6 @ (((unsigned) &RXM1EIDL)*8) + 6;
[; ;pic18f45k80.h: 41761: extern volatile __bit RXM1EID7 @ (((unsigned) &RXM1EIDL)*8) + 7;
[; ;pic18f45k80.h: 41763: extern volatile __bit RXM1EID8 @ (((unsigned) &RXM1EIDH)*8) + 0;
[; ;pic18f45k80.h: 41765: extern volatile __bit RXM1EID9 @ (((unsigned) &RXM1EIDH)*8) + 1;
[; ;pic18f45k80.h: 41767: extern volatile __bit RXM1EXIDEN @ (((unsigned) &RXM1SIDL)*8) + 3;
[; ;pic18f45k80.h: 41769: extern volatile __bit RXM1SID0 @ (((unsigned) &RXM1SIDL)*8) + 5;
[; ;pic18f45k80.h: 41771: extern volatile __bit RXM1SID1 @ (((unsigned) &RXM1SIDL)*8) + 6;
[; ;pic18f45k80.h: 41773: extern volatile __bit RXM1SID10 @ (((unsigned) &RXM1SIDH)*8) + 7;
[; ;pic18f45k80.h: 41775: extern volatile __bit RXM1SID2 @ (((unsigned) &RXM1SIDL)*8) + 7;
[; ;pic18f45k80.h: 41777: extern volatile __bit RXM1SID3 @ (((unsigned) &RXM1SIDH)*8) + 0;
[; ;pic18f45k80.h: 41779: extern volatile __bit RXM1SID4 @ (((unsigned) &RXM1SIDH)*8) + 1;
[; ;pic18f45k80.h: 41781: extern volatile __bit RXM1SID5 @ (((unsigned) &RXM1SIDH)*8) + 2;
[; ;pic18f45k80.h: 41783: extern volatile __bit RXM1SID6 @ (((unsigned) &RXM1SIDH)*8) + 3;
[; ;pic18f45k80.h: 41785: extern volatile __bit RXM1SID7 @ (((unsigned) &RXM1SIDH)*8) + 4;
[; ;pic18f45k80.h: 41787: extern volatile __bit RXM1SID8 @ (((unsigned) &RXM1SIDH)*8) + 5;
[; ;pic18f45k80.h: 41789: extern volatile __bit RXM1SID9 @ (((unsigned) &RXM1SIDH)*8) + 6;
[; ;pic18f45k80.h: 41791: extern volatile __bit RXWARN @ (((unsigned) &COMSTAT)*8) + 1;
[; ;pic18f45k80.h: 41793: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 41795: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 41797: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 41799: extern volatile __bit SAM @ (((unsigned) &BRGCON2)*8) + 6;
[; ;pic18f45k80.h: 41801: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f45k80.h: 41803: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k80.h: 41805: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k80.h: 41807: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k80.h: 41809: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f45k80.h: 41811: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f45k80.h: 41813: extern volatile __bit SEG1PH0 @ (((unsigned) &BRGCON2)*8) + 3;
[; ;pic18f45k80.h: 41815: extern volatile __bit SEG1PH1 @ (((unsigned) &BRGCON2)*8) + 4;
[; ;pic18f45k80.h: 41817: extern volatile __bit SEG1PH2 @ (((unsigned) &BRGCON2)*8) + 5;
[; ;pic18f45k80.h: 41819: extern volatile __bit SEG2PH0 @ (((unsigned) &BRGCON3)*8) + 0;
[; ;pic18f45k80.h: 41821: extern volatile __bit SEG2PH1 @ (((unsigned) &BRGCON3)*8) + 1;
[; ;pic18f45k80.h: 41823: extern volatile __bit SEG2PH2 @ (((unsigned) &BRGCON3)*8) + 2;
[; ;pic18f45k80.h: 41825: extern volatile __bit SEG2PHT @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f45k80.h: 41827: extern volatile __bit SEG2PHTS @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f45k80.h: 41829: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f45k80.h: 41831: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f45k80.h: 41833: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f45k80.h: 41835: extern volatile __bit SJW0 @ (((unsigned) &BRGCON1)*8) + 6;
[; ;pic18f45k80.h: 41837: extern volatile __bit SJW1 @ (((unsigned) &BRGCON1)*8) + 7;
[; ;pic18f45k80.h: 41839: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f45k80.h: 41841: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f45k80.h: 41843: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f45k80.h: 41845: extern volatile __bit SLRD @ (((unsigned) &SLRCON)*8) + 3;
[; ;pic18f45k80.h: 41847: extern volatile __bit SLRE @ (((unsigned) &SLRCON)*8) + 4;
[; ;pic18f45k80.h: 41849: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f45k80.h: 41851: extern volatile __bit SOSCDRV @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f45k80.h: 41853: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k80.h: 41855: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f45k80.h: 41857: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f45k80.h: 41859: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f45k80.h: 41861: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f45k80.h: 41863: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f45k80.h: 41865: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f45k80.h: 41867: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f45k80.h: 41869: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f45k80.h: 41871: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f45k80.h: 41873: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k80.h: 41875: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k80.h: 41877: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k80.h: 41879: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f45k80.h: 41881: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k80.h: 41883: extern volatile __bit SRETEN @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f45k80.h: 41885: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k80.h: 41887: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f45k80.h: 41889: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f45k80.h: 41891: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f45k80.h: 41893: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f45k80.h: 41895: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f45k80.h: 41897: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f45k80.h: 41899: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f45k80.h: 41901: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f45k80.h: 41903: extern volatile __bit SSPMD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f45k80.h: 41905: extern volatile __bit SSPOD @ (((unsigned) &ODCON)*8) + 7;
[; ;pic18f45k80.h: 41907: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f45k80.h: 41909: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f45k80.h: 41911: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k80.h: 41913: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k80.h: 41915: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f45k80.h: 41917: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f45k80.h: 41919: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f45k80.h: 41921: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f45k80.h: 41923: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f45k80.h: 41925: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f45k80.h: 41927: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f45k80.h: 41929: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k80.h: 41931: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k80.h: 41933: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f45k80.h: 41935: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f45k80.h: 41937: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f45k80.h: 41939: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f45k80.h: 41941: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k80.h: 41943: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k80.h: 41945: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f45k80.h: 41947: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f45k80.h: 41949: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f45k80.h: 41951: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f45k80.h: 41953: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f45k80.h: 41955: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f45k80.h: 41957: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f45k80.h: 41959: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k80.h: 41961: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k80.h: 41963: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k80.h: 41965: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f45k80.h: 41967: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f45k80.h: 41969: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f45k80.h: 41971: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f45k80.h: 41973: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f45k80.h: 41975: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f45k80.h: 41977: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k80.h: 41979: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f45k80.h: 41981: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f45k80.h: 41983: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f45k80.h: 41985: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f45k80.h: 41987: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f45k80.h: 41989: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f45k80.h: 41991: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f45k80.h: 41993: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f45k80.h: 41995: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f45k80.h: 41997: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k80.h: 41999: extern volatile __bit T3GGO_NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k80.h: 42001: extern volatile __bit T3GGO_nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k80.h: 42003: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f45k80.h: 42005: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f45k80.h: 42007: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f45k80.h: 42009: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f45k80.h: 42011: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f45k80.h: 42013: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f45k80.h: 42015: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k80.h: 42017: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f45k80.h: 42019: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f45k80.h: 42021: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f45k80.h: 42023: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f45k80.h: 42025: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f45k80.h: 42027: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f45k80.h: 42029: extern volatile __bit TEC0 @ (((unsigned) &TXERRCNT)*8) + 0;
[; ;pic18f45k80.h: 42031: extern volatile __bit TEC1 @ (((unsigned) &TXERRCNT)*8) + 1;
[; ;pic18f45k80.h: 42033: extern volatile __bit TEC2 @ (((unsigned) &TXERRCNT)*8) + 2;
[; ;pic18f45k80.h: 42035: extern volatile __bit TEC3 @ (((unsigned) &TXERRCNT)*8) + 3;
[; ;pic18f45k80.h: 42037: extern volatile __bit TEC4 @ (((unsigned) &TXERRCNT)*8) + 4;
[; ;pic18f45k80.h: 42039: extern volatile __bit TEC5 @ (((unsigned) &TXERRCNT)*8) + 5;
[; ;pic18f45k80.h: 42041: extern volatile __bit TEC6 @ (((unsigned) &TXERRCNT)*8) + 6;
[; ;pic18f45k80.h: 42043: extern volatile __bit TEC7 @ (((unsigned) &TXERRCNT)*8) + 7;
[; ;pic18f45k80.h: 42045: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f45k80.h: 42047: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k80.h: 42049: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k80.h: 42051: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f45k80.h: 42053: extern volatile __bit TMR0MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k80.h: 42055: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f45k80.h: 42057: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f45k80.h: 42059: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f45k80.h: 42061: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f45k80.h: 42063: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f45k80.h: 42065: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f45k80.h: 42067: extern volatile __bit TMR1GIP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f45k80.h: 42069: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f45k80.h: 42071: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f45k80.h: 42073: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f45k80.h: 42075: extern volatile __bit TMR1MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f45k80.h: 42077: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f45k80.h: 42079: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f45k80.h: 42081: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f45k80.h: 42083: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f45k80.h: 42085: extern volatile __bit TMR2MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f45k80.h: 42087: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f45k80.h: 42089: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f45k80.h: 42091: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k80.h: 42093: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f45k80.h: 42095: extern volatile __bit TMR3GIE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f45k80.h: 42097: extern volatile __bit TMR3GIF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f45k80.h: 42099: extern volatile __bit TMR3GIP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f45k80.h: 42101: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f45k80.h: 42103: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f45k80.h: 42105: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f45k80.h: 42107: extern volatile __bit TMR3MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f45k80.h: 42109: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f45k80.h: 42111: extern volatile __bit TMR4IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f45k80.h: 42113: extern volatile __bit TMR4IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f45k80.h: 42115: extern volatile __bit TMR4IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f45k80.h: 42117: extern volatile __bit TMR4MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f45k80.h: 42119: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f45k80.h: 42121: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k80.h: 42123: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f45k80.h: 42125: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f45k80.h: 42127: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f45k80.h: 42129: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f45k80.h: 42131: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f45k80.h: 42133: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f45k80.h: 42135: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f45k80.h: 42137: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f45k80.h: 42139: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f45k80.h: 42141: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f45k80.h: 42143: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f45k80.h: 42145: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f45k80.h: 42147: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f45k80.h: 42149: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f45k80.h: 42151: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f45k80.h: 42153: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f45k80.h: 42155: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f45k80.h: 42157: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f45k80.h: 42159: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f45k80.h: 42161: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f45k80.h: 42163: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f45k80.h: 42165: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f45k80.h: 42167: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f45k80.h: 42169: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f45k80.h: 42171: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f45k80.h: 42173: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f45k80.h: 42175: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f45k80.h: 42177: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f45k80.h: 42179: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f45k80.h: 42181: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f45k80.h: 42183: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f45k80.h: 42185: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f45k80.h: 42187: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f45k80.h: 42189: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f45k80.h: 42191: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f45k80.h: 42193: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f45k80.h: 42195: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f45k80.h: 42197: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f45k80.h: 42199: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f45k80.h: 42201: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f45k80.h: 42203: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f45k80.h: 42205: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f45k80.h: 42207: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f45k80.h: 42209: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f45k80.h: 42211: extern volatile __bit TX0IE @ (((unsigned) &TXBIE)*8) + 2;
[; ;pic18f45k80.h: 42213: extern volatile __bit TX0IF @ (((unsigned) &TXB0CON)*8) + 7;
[; ;pic18f45k80.h: 42215: extern volatile __bit __attribute__((__deprecated__)) TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k80.h: 42217: extern volatile __bit __attribute__((__deprecated__)) TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k80.h: 42219: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k80.h: 42221: extern volatile __bit TX2EN @ (((unsigned) &CIOCON)*8) + 6;
[; ;pic18f45k80.h: 42223: extern volatile __bit __attribute__((__deprecated__)) TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k80.h: 42225: extern volatile __bit __attribute__((__deprecated__)) TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k80.h: 42227: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k80.h: 42229: extern volatile __bit TX2SRC @ (((unsigned) &CIOCON)*8) + 7;
[; ;pic18f45k80.h: 42231: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k80.h: 42233: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k80.h: 42235: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k80.h: 42237: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k80.h: 42239: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k80.h: 42241: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k80.h: 42243: extern volatile __bit TXB0ABT @ (((unsigned) &TXB0CON)*8) + 6;
[; ;pic18f45k80.h: 42245: extern volatile __bit TXB0D00 @ (((unsigned) &TXB0D0)*8) + 0;
[; ;pic18f45k80.h: 42247: extern volatile __bit TXB0D01 @ (((unsigned) &TXB0D0)*8) + 1;
[; ;pic18f45k80.h: 42249: extern volatile __bit TXB0D02 @ (((unsigned) &TXB0D0)*8) + 2;
[; ;pic18f45k80.h: 42251: extern volatile __bit TXB0D03 @ (((unsigned) &TXB0D0)*8) + 3;
[; ;pic18f45k80.h: 42253: extern volatile __bit TXB0D04 @ (((unsigned) &TXB0D0)*8) + 4;
[; ;pic18f45k80.h: 42255: extern volatile __bit TXB0D05 @ (((unsigned) &TXB0D0)*8) + 5;
[; ;pic18f45k80.h: 42257: extern volatile __bit TXB0D06 @ (((unsigned) &TXB0D0)*8) + 6;
[; ;pic18f45k80.h: 42259: extern volatile __bit TXB0D07 @ (((unsigned) &TXB0D0)*8) + 7;
[; ;pic18f45k80.h: 42261: extern volatile __bit TXB0D10 @ (((unsigned) &TXB0D1)*8) + 0;
[; ;pic18f45k80.h: 42263: extern volatile __bit TXB0D11 @ (((unsigned) &TXB0D1)*8) + 1;
[; ;pic18f45k80.h: 42265: extern volatile __bit TXB0D12 @ (((unsigned) &TXB0D1)*8) + 2;
[; ;pic18f45k80.h: 42267: extern volatile __bit TXB0D13 @ (((unsigned) &TXB0D1)*8) + 3;
[; ;pic18f45k80.h: 42269: extern volatile __bit TXB0D14 @ (((unsigned) &TXB0D1)*8) + 4;
[; ;pic18f45k80.h: 42271: extern volatile __bit TXB0D15 @ (((unsigned) &TXB0D1)*8) + 5;
[; ;pic18f45k80.h: 42273: extern volatile __bit TXB0D16 @ (((unsigned) &TXB0D1)*8) + 6;
[; ;pic18f45k80.h: 42275: extern volatile __bit TXB0D17 @ (((unsigned) &TXB0D1)*8) + 7;
[; ;pic18f45k80.h: 42277: extern volatile __bit TXB0D20 @ (((unsigned) &TXB0D2)*8) + 0;
[; ;pic18f45k80.h: 42279: extern volatile __bit TXB0D21 @ (((unsigned) &TXB0D2)*8) + 1;
[; ;pic18f45k80.h: 42281: extern volatile __bit TXB0D22 @ (((unsigned) &TXB0D2)*8) + 2;
[; ;pic18f45k80.h: 42283: extern volatile __bit TXB0D23 @ (((unsigned) &TXB0D2)*8) + 3;
[; ;pic18f45k80.h: 42285: extern volatile __bit TXB0D24 @ (((unsigned) &TXB0D2)*8) + 4;
[; ;pic18f45k80.h: 42287: extern volatile __bit TXB0D25 @ (((unsigned) &TXB0D2)*8) + 5;
[; ;pic18f45k80.h: 42289: extern volatile __bit TXB0D26 @ (((unsigned) &TXB0D2)*8) + 6;
[; ;pic18f45k80.h: 42291: extern volatile __bit TXB0D27 @ (((unsigned) &TXB0D2)*8) + 7;
[; ;pic18f45k80.h: 42293: extern volatile __bit TXB0D30 @ (((unsigned) &TXB0D3)*8) + 0;
[; ;pic18f45k80.h: 42295: extern volatile __bit TXB0D31 @ (((unsigned) &TXB0D3)*8) + 1;
[; ;pic18f45k80.h: 42297: extern volatile __bit TXB0D32 @ (((unsigned) &TXB0D3)*8) + 2;
[; ;pic18f45k80.h: 42299: extern volatile __bit TXB0D33 @ (((unsigned) &TXB0D3)*8) + 3;
[; ;pic18f45k80.h: 42301: extern volatile __bit TXB0D34 @ (((unsigned) &TXB0D3)*8) + 4;
[; ;pic18f45k80.h: 42303: extern volatile __bit TXB0D35 @ (((unsigned) &TXB0D3)*8) + 5;
[; ;pic18f45k80.h: 42305: extern volatile __bit TXB0D36 @ (((unsigned) &TXB0D3)*8) + 6;
[; ;pic18f45k80.h: 42307: extern volatile __bit TXB0D37 @ (((unsigned) &TXB0D3)*8) + 7;
[; ;pic18f45k80.h: 42309: extern volatile __bit TXB0D40 @ (((unsigned) &TXB0D4)*8) + 0;
[; ;pic18f45k80.h: 42311: extern volatile __bit TXB0D41 @ (((unsigned) &TXB0D4)*8) + 1;
[; ;pic18f45k80.h: 42313: extern volatile __bit TXB0D42 @ (((unsigned) &TXB0D4)*8) + 2;
[; ;pic18f45k80.h: 42315: extern volatile __bit TXB0D43 @ (((unsigned) &TXB0D4)*8) + 3;
[; ;pic18f45k80.h: 42317: extern volatile __bit TXB0D44 @ (((unsigned) &TXB0D4)*8) + 4;
[; ;pic18f45k80.h: 42319: extern volatile __bit TXB0D45 @ (((unsigned) &TXB0D4)*8) + 5;
[; ;pic18f45k80.h: 42321: extern volatile __bit TXB0D46 @ (((unsigned) &TXB0D4)*8) + 6;
[; ;pic18f45k80.h: 42323: extern volatile __bit TXB0D47 @ (((unsigned) &TXB0D4)*8) + 7;
[; ;pic18f45k80.h: 42325: extern volatile __bit TXB0D50 @ (((unsigned) &TXB0D5)*8) + 0;
[; ;pic18f45k80.h: 42327: extern volatile __bit TXB0D51 @ (((unsigned) &TXB0D5)*8) + 1;
[; ;pic18f45k80.h: 42329: extern volatile __bit TXB0D52 @ (((unsigned) &TXB0D5)*8) + 2;
[; ;pic18f45k80.h: 42331: extern volatile __bit TXB0D53 @ (((unsigned) &TXB0D5)*8) + 3;
[; ;pic18f45k80.h: 42333: extern volatile __bit TXB0D54 @ (((unsigned) &TXB0D5)*8) + 4;
[; ;pic18f45k80.h: 42335: extern volatile __bit TXB0D55 @ (((unsigned) &TXB0D5)*8) + 5;
[; ;pic18f45k80.h: 42337: extern volatile __bit TXB0D56 @ (((unsigned) &TXB0D5)*8) + 6;
[; ;pic18f45k80.h: 42339: extern volatile __bit TXB0D57 @ (((unsigned) &TXB0D5)*8) + 7;
[; ;pic18f45k80.h: 42341: extern volatile __bit TXB0D60 @ (((unsigned) &TXB0D6)*8) + 0;
[; ;pic18f45k80.h: 42343: extern volatile __bit TXB0D61 @ (((unsigned) &TXB0D6)*8) + 1;
[; ;pic18f45k80.h: 42345: extern volatile __bit TXB0D62 @ (((unsigned) &TXB0D6)*8) + 2;
[; ;pic18f45k80.h: 42347: extern volatile __bit TXB0D63 @ (((unsigned) &TXB0D6)*8) + 3;
[; ;pic18f45k80.h: 42349: extern volatile __bit TXB0D64 @ (((unsigned) &TXB0D6)*8) + 4;
[; ;pic18f45k80.h: 42351: extern volatile __bit TXB0D65 @ (((unsigned) &TXB0D6)*8) + 5;
[; ;pic18f45k80.h: 42353: extern volatile __bit TXB0D66 @ (((unsigned) &TXB0D6)*8) + 6;
[; ;pic18f45k80.h: 42355: extern volatile __bit TXB0D67 @ (((unsigned) &TXB0D6)*8) + 7;
[; ;pic18f45k80.h: 42357: extern volatile __bit TXB0D70 @ (((unsigned) &TXB0D7)*8) + 0;
[; ;pic18f45k80.h: 42359: extern volatile __bit TXB0D71 @ (((unsigned) &TXB0D7)*8) + 1;
[; ;pic18f45k80.h: 42361: extern volatile __bit TXB0D72 @ (((unsigned) &TXB0D7)*8) + 2;
[; ;pic18f45k80.h: 42363: extern volatile __bit TXB0D73 @ (((unsigned) &TXB0D7)*8) + 3;
[; ;pic18f45k80.h: 42365: extern volatile __bit TXB0D74 @ (((unsigned) &TXB0D7)*8) + 4;
[; ;pic18f45k80.h: 42367: extern volatile __bit TXB0D75 @ (((unsigned) &TXB0D7)*8) + 5;
[; ;pic18f45k80.h: 42369: extern volatile __bit TXB0D76 @ (((unsigned) &TXB0D7)*8) + 6;
[; ;pic18f45k80.h: 42371: extern volatile __bit TXB0D77 @ (((unsigned) &TXB0D7)*8) + 7;
[; ;pic18f45k80.h: 42373: extern volatile __bit TXB0DLC0 @ (((unsigned) &TXB0DLC)*8) + 0;
[; ;pic18f45k80.h: 42375: extern volatile __bit TXB0DLC1 @ (((unsigned) &TXB0DLC)*8) + 1;
[; ;pic18f45k80.h: 42377: extern volatile __bit TXB0DLC2 @ (((unsigned) &TXB0DLC)*8) + 2;
[; ;pic18f45k80.h: 42379: extern volatile __bit TXB0DLC3 @ (((unsigned) &TXB0DLC)*8) + 3;
[; ;pic18f45k80.h: 42381: extern volatile __bit TXB0EID0 @ (((unsigned) &TXB0EIDL)*8) + 0;
[; ;pic18f45k80.h: 42383: extern volatile __bit TXB0EID1 @ (((unsigned) &TXB0EIDL)*8) + 1;
[; ;pic18f45k80.h: 42385: extern volatile __bit TXB0EID10 @ (((unsigned) &TXB0EIDH)*8) + 2;
[; ;pic18f45k80.h: 42387: extern volatile __bit TXB0EID11 @ (((unsigned) &TXB0EIDH)*8) + 3;
[; ;pic18f45k80.h: 42389: extern volatile __bit TXB0EID12 @ (((unsigned) &TXB0EIDH)*8) + 4;
[; ;pic18f45k80.h: 42391: extern volatile __bit TXB0EID13 @ (((unsigned) &TXB0EIDH)*8) + 5;
[; ;pic18f45k80.h: 42393: extern volatile __bit TXB0EID14 @ (((unsigned) &TXB0EIDH)*8) + 6;
[; ;pic18f45k80.h: 42395: extern volatile __bit TXB0EID15 @ (((unsigned) &TXB0EIDH)*8) + 7;
[; ;pic18f45k80.h: 42397: extern volatile __bit TXB0EID16 @ (((unsigned) &TXB0SIDL)*8) + 0;
[; ;pic18f45k80.h: 42399: extern volatile __bit TXB0EID17 @ (((unsigned) &TXB0SIDL)*8) + 1;
[; ;pic18f45k80.h: 42401: extern volatile __bit TXB0EID2 @ (((unsigned) &TXB0EIDL)*8) + 2;
[; ;pic18f45k80.h: 42403: extern volatile __bit TXB0EID3 @ (((unsigned) &TXB0EIDL)*8) + 3;
[; ;pic18f45k80.h: 42405: extern volatile __bit TXB0EID4 @ (((unsigned) &TXB0EIDL)*8) + 4;
[; ;pic18f45k80.h: 42407: extern volatile __bit TXB0EID5 @ (((unsigned) &TXB0EIDL)*8) + 5;
[; ;pic18f45k80.h: 42409: extern volatile __bit TXB0EID6 @ (((unsigned) &TXB0EIDL)*8) + 6;
[; ;pic18f45k80.h: 42411: extern volatile __bit TXB0EID7 @ (((unsigned) &TXB0EIDL)*8) + 7;
[; ;pic18f45k80.h: 42413: extern volatile __bit TXB0EID8 @ (((unsigned) &TXB0EIDH)*8) + 0;
[; ;pic18f45k80.h: 42415: extern volatile __bit TXB0EID9 @ (((unsigned) &TXB0EIDH)*8) + 1;
[; ;pic18f45k80.h: 42417: extern volatile __bit TXB0ERR @ (((unsigned) &TXB0CON)*8) + 4;
[; ;pic18f45k80.h: 42419: extern volatile __bit TXB0EXIDE @ (((unsigned) &TXB0SIDL)*8) + 3;
[; ;pic18f45k80.h: 42421: extern volatile __bit TXB0IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f45k80.h: 42423: extern volatile __bit TXB0IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f45k80.h: 42425: extern volatile __bit TXB0LARB @ (((unsigned) &TXB0CON)*8) + 5;
[; ;pic18f45k80.h: 42427: extern volatile __bit TXB0PRI0 @ (((unsigned) &TXB0CON)*8) + 0;
[; ;pic18f45k80.h: 42429: extern volatile __bit TXB0PRI1 @ (((unsigned) &TXB0CON)*8) + 1;
[; ;pic18f45k80.h: 42431: extern volatile __bit TXB0REQ @ (((unsigned) &TXB0CON)*8) + 3;
[; ;pic18f45k80.h: 42433: extern volatile __bit TXB0RTR @ (((unsigned) &TXB0DLC)*8) + 6;
[; ;pic18f45k80.h: 42435: extern volatile __bit TXB0SID0 @ (((unsigned) &TXB0SIDL)*8) + 5;
[; ;pic18f45k80.h: 42437: extern volatile __bit TXB0SID1 @ (((unsigned) &TXB0SIDL)*8) + 6;
[; ;pic18f45k80.h: 42439: extern volatile __bit TXB0SID10 @ (((unsigned) &TXB0SIDH)*8) + 7;
[; ;pic18f45k80.h: 42441: extern volatile __bit TXB0SID2 @ (((unsigned) &TXB0SIDL)*8) + 7;
[; ;pic18f45k80.h: 42443: extern volatile __bit TXB0SID3 @ (((unsigned) &TXB0SIDH)*8) + 0;
[; ;pic18f45k80.h: 42445: extern volatile __bit TXB0SID4 @ (((unsigned) &TXB0SIDH)*8) + 1;
[; ;pic18f45k80.h: 42447: extern volatile __bit TXB0SID5 @ (((unsigned) &TXB0SIDH)*8) + 2;
[; ;pic18f45k80.h: 42449: extern volatile __bit TXB0SID6 @ (((unsigned) &TXB0SIDH)*8) + 3;
[; ;pic18f45k80.h: 42451: extern volatile __bit TXB0SID7 @ (((unsigned) &TXB0SIDH)*8) + 4;
[; ;pic18f45k80.h: 42453: extern volatile __bit TXB0SID8 @ (((unsigned) &TXB0SIDH)*8) + 5;
[; ;pic18f45k80.h: 42455: extern volatile __bit TXB0SID9 @ (((unsigned) &TXB0SIDH)*8) + 6;
[; ;pic18f45k80.h: 42457: extern volatile __bit TXB1ABT @ (((unsigned) &TXB1CON)*8) + 6;
[; ;pic18f45k80.h: 42459: extern volatile __bit TXB1D00 @ (((unsigned) &TXB1D0)*8) + 0;
[; ;pic18f45k80.h: 42461: extern volatile __bit TXB1D01 @ (((unsigned) &TXB1D0)*8) + 1;
[; ;pic18f45k80.h: 42463: extern volatile __bit TXB1D02 @ (((unsigned) &TXB1D0)*8) + 2;
[; ;pic18f45k80.h: 42465: extern volatile __bit TXB1D03 @ (((unsigned) &TXB1D0)*8) + 3;
[; ;pic18f45k80.h: 42467: extern volatile __bit TXB1D04 @ (((unsigned) &TXB1D0)*8) + 4;
[; ;pic18f45k80.h: 42469: extern volatile __bit TXB1D05 @ (((unsigned) &TXB1D0)*8) + 5;
[; ;pic18f45k80.h: 42471: extern volatile __bit TXB1D06 @ (((unsigned) &TXB1D0)*8) + 6;
[; ;pic18f45k80.h: 42473: extern volatile __bit TXB1D07 @ (((unsigned) &TXB1D0)*8) + 7;
[; ;pic18f45k80.h: 42475: extern volatile __bit TXB1D10 @ (((unsigned) &TXB1D1)*8) + 0;
[; ;pic18f45k80.h: 42477: extern volatile __bit TXB1D11 @ (((unsigned) &TXB1D1)*8) + 1;
[; ;pic18f45k80.h: 42479: extern volatile __bit TXB1D12 @ (((unsigned) &TXB1D1)*8) + 2;
[; ;pic18f45k80.h: 42481: extern volatile __bit TXB1D13 @ (((unsigned) &TXB1D1)*8) + 3;
[; ;pic18f45k80.h: 42483: extern volatile __bit TXB1D14 @ (((unsigned) &TXB1D1)*8) + 4;
[; ;pic18f45k80.h: 42485: extern volatile __bit TXB1D15 @ (((unsigned) &TXB1D1)*8) + 5;
[; ;pic18f45k80.h: 42487: extern volatile __bit TXB1D16 @ (((unsigned) &TXB1D1)*8) + 6;
[; ;pic18f45k80.h: 42489: extern volatile __bit TXB1D17 @ (((unsigned) &TXB1D1)*8) + 7;
[; ;pic18f45k80.h: 42491: extern volatile __bit TXB1D20 @ (((unsigned) &TXB1D2)*8) + 0;
[; ;pic18f45k80.h: 42493: extern volatile __bit TXB1D21 @ (((unsigned) &TXB1D2)*8) + 1;
[; ;pic18f45k80.h: 42495: extern volatile __bit TXB1D22 @ (((unsigned) &TXB1D2)*8) + 2;
[; ;pic18f45k80.h: 42497: extern volatile __bit TXB1D23 @ (((unsigned) &TXB1D2)*8) + 3;
[; ;pic18f45k80.h: 42499: extern volatile __bit TXB1D24 @ (((unsigned) &TXB1D2)*8) + 4;
[; ;pic18f45k80.h: 42501: extern volatile __bit TXB1D25 @ (((unsigned) &TXB1D2)*8) + 5;
[; ;pic18f45k80.h: 42503: extern volatile __bit TXB1D26 @ (((unsigned) &TXB1D2)*8) + 6;
[; ;pic18f45k80.h: 42505: extern volatile __bit TXB1D27 @ (((unsigned) &TXB1D2)*8) + 7;
[; ;pic18f45k80.h: 42507: extern volatile __bit TXB1D30 @ (((unsigned) &TXB1D3)*8) + 0;
[; ;pic18f45k80.h: 42509: extern volatile __bit TXB1D31 @ (((unsigned) &TXB1D3)*8) + 1;
[; ;pic18f45k80.h: 42511: extern volatile __bit TXB1D32 @ (((unsigned) &TXB1D3)*8) + 2;
[; ;pic18f45k80.h: 42513: extern volatile __bit TXB1D33 @ (((unsigned) &TXB1D3)*8) + 3;
[; ;pic18f45k80.h: 42515: extern volatile __bit TXB1D34 @ (((unsigned) &TXB1D3)*8) + 4;
[; ;pic18f45k80.h: 42517: extern volatile __bit TXB1D35 @ (((unsigned) &TXB1D3)*8) + 5;
[; ;pic18f45k80.h: 42519: extern volatile __bit TXB1D36 @ (((unsigned) &TXB1D3)*8) + 6;
[; ;pic18f45k80.h: 42521: extern volatile __bit TXB1D37 @ (((unsigned) &TXB1D3)*8) + 7;
[; ;pic18f45k80.h: 42523: extern volatile __bit TXB1D40 @ (((unsigned) &TXB1D4)*8) + 0;
[; ;pic18f45k80.h: 42525: extern volatile __bit TXB1D41 @ (((unsigned) &TXB1D4)*8) + 1;
[; ;pic18f45k80.h: 42527: extern volatile __bit TXB1D42 @ (((unsigned) &TXB1D4)*8) + 2;
[; ;pic18f45k80.h: 42529: extern volatile __bit TXB1D43 @ (((unsigned) &TXB1D4)*8) + 3;
[; ;pic18f45k80.h: 42531: extern volatile __bit TXB1D44 @ (((unsigned) &TXB1D4)*8) + 4;
[; ;pic18f45k80.h: 42533: extern volatile __bit TXB1D45 @ (((unsigned) &TXB1D4)*8) + 5;
[; ;pic18f45k80.h: 42535: extern volatile __bit TXB1D46 @ (((unsigned) &TXB1D4)*8) + 6;
[; ;pic18f45k80.h: 42537: extern volatile __bit TXB1D47 @ (((unsigned) &TXB1D4)*8) + 7;
[; ;pic18f45k80.h: 42539: extern volatile __bit TXB1D50 @ (((unsigned) &TXB1D5)*8) + 0;
[; ;pic18f45k80.h: 42541: extern volatile __bit TXB1D51 @ (((unsigned) &TXB1D5)*8) + 1;
[; ;pic18f45k80.h: 42543: extern volatile __bit TXB1D52 @ (((unsigned) &TXB1D5)*8) + 2;
[; ;pic18f45k80.h: 42545: extern volatile __bit TXB1D53 @ (((unsigned) &TXB1D5)*8) + 3;
[; ;pic18f45k80.h: 42547: extern volatile __bit TXB1D54 @ (((unsigned) &TXB1D5)*8) + 4;
[; ;pic18f45k80.h: 42549: extern volatile __bit TXB1D55 @ (((unsigned) &TXB1D5)*8) + 5;
[; ;pic18f45k80.h: 42551: extern volatile __bit TXB1D56 @ (((unsigned) &TXB1D5)*8) + 6;
[; ;pic18f45k80.h: 42553: extern volatile __bit TXB1D57 @ (((unsigned) &TXB1D5)*8) + 7;
[; ;pic18f45k80.h: 42555: extern volatile __bit TXB1D60 @ (((unsigned) &TXB1D6)*8) + 0;
[; ;pic18f45k80.h: 42557: extern volatile __bit TXB1D61 @ (((unsigned) &TXB1D6)*8) + 1;
[; ;pic18f45k80.h: 42559: extern volatile __bit TXB1D62 @ (((unsigned) &TXB1D6)*8) + 2;
[; ;pic18f45k80.h: 42561: extern volatile __bit TXB1D63 @ (((unsigned) &TXB1D6)*8) + 3;
[; ;pic18f45k80.h: 42563: extern volatile __bit TXB1D64 @ (((unsigned) &TXB1D6)*8) + 4;
[; ;pic18f45k80.h: 42565: extern volatile __bit TXB1D65 @ (((unsigned) &TXB1D6)*8) + 5;
[; ;pic18f45k80.h: 42567: extern volatile __bit TXB1D66 @ (((unsigned) &TXB1D6)*8) + 6;
[; ;pic18f45k80.h: 42569: extern volatile __bit TXB1D67 @ (((unsigned) &TXB1D6)*8) + 7;
[; ;pic18f45k80.h: 42571: extern volatile __bit TXB1D70 @ (((unsigned) &TXB1D7)*8) + 0;
[; ;pic18f45k80.h: 42573: extern volatile __bit TXB1D71 @ (((unsigned) &TXB1D7)*8) + 1;
[; ;pic18f45k80.h: 42575: extern volatile __bit TXB1D72 @ (((unsigned) &TXB1D7)*8) + 2;
[; ;pic18f45k80.h: 42577: extern volatile __bit TXB1D73 @ (((unsigned) &TXB1D7)*8) + 3;
[; ;pic18f45k80.h: 42579: extern volatile __bit TXB1D74 @ (((unsigned) &TXB1D7)*8) + 4;
[; ;pic18f45k80.h: 42581: extern volatile __bit TXB1D75 @ (((unsigned) &TXB1D7)*8) + 5;
[; ;pic18f45k80.h: 42583: extern volatile __bit TXB1D76 @ (((unsigned) &TXB1D7)*8) + 6;
[; ;pic18f45k80.h: 42585: extern volatile __bit TXB1D77 @ (((unsigned) &TXB1D7)*8) + 7;
[; ;pic18f45k80.h: 42587: extern volatile __bit TXB1DLC0 @ (((unsigned) &TXB1DLC)*8) + 0;
[; ;pic18f45k80.h: 42589: extern volatile __bit TXB1DLC1 @ (((unsigned) &TXB1DLC)*8) + 1;
[; ;pic18f45k80.h: 42591: extern volatile __bit TXB1DLC2 @ (((unsigned) &TXB1DLC)*8) + 2;
[; ;pic18f45k80.h: 42593: extern volatile __bit TXB1DLC3 @ (((unsigned) &TXB1DLC)*8) + 3;
[; ;pic18f45k80.h: 42595: extern volatile __bit TXB1EID0 @ (((unsigned) &TXB1EIDL)*8) + 0;
[; ;pic18f45k80.h: 42597: extern volatile __bit TXB1EID1 @ (((unsigned) &TXB1EIDL)*8) + 1;
[; ;pic18f45k80.h: 42599: extern volatile __bit TXB1EID10 @ (((unsigned) &TXB1EIDH)*8) + 2;
[; ;pic18f45k80.h: 42601: extern volatile __bit TXB1EID11 @ (((unsigned) &TXB1EIDH)*8) + 3;
[; ;pic18f45k80.h: 42603: extern volatile __bit TXB1EID12 @ (((unsigned) &TXB1EIDH)*8) + 4;
[; ;pic18f45k80.h: 42605: extern volatile __bit TXB1EID13 @ (((unsigned) &TXB1EIDH)*8) + 5;
[; ;pic18f45k80.h: 42607: extern volatile __bit TXB1EID14 @ (((unsigned) &TXB1EIDH)*8) + 6;
[; ;pic18f45k80.h: 42609: extern volatile __bit TXB1EID15 @ (((unsigned) &TXB1EIDH)*8) + 7;
[; ;pic18f45k80.h: 42611: extern volatile __bit TXB1EID16 @ (((unsigned) &TXB1SIDL)*8) + 0;
[; ;pic18f45k80.h: 42613: extern volatile __bit TXB1EID17 @ (((unsigned) &TXB1SIDL)*8) + 1;
[; ;pic18f45k80.h: 42615: extern volatile __bit TXB1EID2 @ (((unsigned) &TXB1EIDL)*8) + 2;
[; ;pic18f45k80.h: 42617: extern volatile __bit TXB1EID3 @ (((unsigned) &TXB1EIDL)*8) + 3;
[; ;pic18f45k80.h: 42619: extern volatile __bit TXB1EID4 @ (((unsigned) &TXB1EIDL)*8) + 4;
[; ;pic18f45k80.h: 42621: extern volatile __bit TXB1EID5 @ (((unsigned) &TXB1EIDL)*8) + 5;
[; ;pic18f45k80.h: 42623: extern volatile __bit TXB1EID6 @ (((unsigned) &TXB1EIDL)*8) + 6;
[; ;pic18f45k80.h: 42625: extern volatile __bit TXB1EID7 @ (((unsigned) &TXB1EIDL)*8) + 7;
[; ;pic18f45k80.h: 42627: extern volatile __bit TXB1EID8 @ (((unsigned) &TXB1EIDH)*8) + 0;
[; ;pic18f45k80.h: 42629: extern volatile __bit TXB1EID9 @ (((unsigned) &TXB1EIDH)*8) + 1;
[; ;pic18f45k80.h: 42631: extern volatile __bit TXB1ERR @ (((unsigned) &TXB1CON)*8) + 4;
[; ;pic18f45k80.h: 42633: extern volatile __bit TXB1EXIDE @ (((unsigned) &TXB1SIDL)*8) + 3;
[; ;pic18f45k80.h: 42635: extern volatile __bit TXB1IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f45k80.h: 42637: extern volatile __bit TXB1IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f45k80.h: 42639: extern volatile __bit TXB1LARB @ (((unsigned) &TXB1CON)*8) + 5;
[; ;pic18f45k80.h: 42641: extern volatile __bit TXB1PRI0 @ (((unsigned) &TXB1CON)*8) + 0;
[; ;pic18f45k80.h: 42643: extern volatile __bit TXB1PRI1 @ (((unsigned) &TXB1CON)*8) + 1;
[; ;pic18f45k80.h: 42645: extern volatile __bit TXB1REQ @ (((unsigned) &TXB1CON)*8) + 3;
[; ;pic18f45k80.h: 42647: extern volatile __bit TXB1RTR @ (((unsigned) &TXB1DLC)*8) + 6;
[; ;pic18f45k80.h: 42649: extern volatile __bit TXB1SID0 @ (((unsigned) &TXB1SIDL)*8) + 5;
[; ;pic18f45k80.h: 42651: extern volatile __bit TXB1SID1 @ (((unsigned) &TXB1SIDL)*8) + 6;
[; ;pic18f45k80.h: 42653: extern volatile __bit TXB1SID10 @ (((unsigned) &TXB1SIDH)*8) + 7;
[; ;pic18f45k80.h: 42655: extern volatile __bit TXB1SID2 @ (((unsigned) &TXB1SIDL)*8) + 7;
[; ;pic18f45k80.h: 42657: extern volatile __bit TXB1SID3 @ (((unsigned) &TXB1SIDH)*8) + 0;
[; ;pic18f45k80.h: 42659: extern volatile __bit TXB1SID4 @ (((unsigned) &TXB1SIDH)*8) + 1;
[; ;pic18f45k80.h: 42661: extern volatile __bit TXB1SID5 @ (((unsigned) &TXB1SIDH)*8) + 2;
[; ;pic18f45k80.h: 42663: extern volatile __bit TXB1SID6 @ (((unsigned) &TXB1SIDH)*8) + 3;
[; ;pic18f45k80.h: 42665: extern volatile __bit TXB1SID7 @ (((unsigned) &TXB1SIDH)*8) + 4;
[; ;pic18f45k80.h: 42667: extern volatile __bit TXB1SID8 @ (((unsigned) &TXB1SIDH)*8) + 5;
[; ;pic18f45k80.h: 42669: extern volatile __bit TXB1SID9 @ (((unsigned) &TXB1SIDH)*8) + 6;
[; ;pic18f45k80.h: 42671: extern volatile __bit TXB2ABT @ (((unsigned) &TXB2CON)*8) + 6;
[; ;pic18f45k80.h: 42673: extern volatile __bit TXB2D00 @ (((unsigned) &TXB2D0)*8) + 0;
[; ;pic18f45k80.h: 42675: extern volatile __bit TXB2D01 @ (((unsigned) &TXB2D0)*8) + 1;
[; ;pic18f45k80.h: 42677: extern volatile __bit TXB2D02 @ (((unsigned) &TXB2D0)*8) + 2;
[; ;pic18f45k80.h: 42679: extern volatile __bit TXB2D03 @ (((unsigned) &TXB2D0)*8) + 3;
[; ;pic18f45k80.h: 42681: extern volatile __bit TXB2D04 @ (((unsigned) &TXB2D0)*8) + 4;
[; ;pic18f45k80.h: 42683: extern volatile __bit TXB2D05 @ (((unsigned) &TXB2D0)*8) + 5;
[; ;pic18f45k80.h: 42685: extern volatile __bit TXB2D06 @ (((unsigned) &TXB2D0)*8) + 6;
[; ;pic18f45k80.h: 42687: extern volatile __bit TXB2D07 @ (((unsigned) &TXB2D0)*8) + 7;
[; ;pic18f45k80.h: 42689: extern volatile __bit TXB2D10 @ (((unsigned) &TXB2D1)*8) + 0;
[; ;pic18f45k80.h: 42691: extern volatile __bit TXB2D11 @ (((unsigned) &TXB2D1)*8) + 1;
[; ;pic18f45k80.h: 42693: extern volatile __bit TXB2D12 @ (((unsigned) &TXB2D1)*8) + 2;
[; ;pic18f45k80.h: 42695: extern volatile __bit TXB2D13 @ (((unsigned) &TXB2D1)*8) + 3;
[; ;pic18f45k80.h: 42697: extern volatile __bit TXB2D14 @ (((unsigned) &TXB2D1)*8) + 4;
[; ;pic18f45k80.h: 42699: extern volatile __bit TXB2D15 @ (((unsigned) &TXB2D1)*8) + 5;
[; ;pic18f45k80.h: 42701: extern volatile __bit TXB2D16 @ (((unsigned) &TXB2D1)*8) + 6;
[; ;pic18f45k80.h: 42703: extern volatile __bit TXB2D17 @ (((unsigned) &TXB2D1)*8) + 7;
[; ;pic18f45k80.h: 42705: extern volatile __bit TXB2D20 @ (((unsigned) &TXB2D2)*8) + 0;
[; ;pic18f45k80.h: 42707: extern volatile __bit TXB2D21 @ (((unsigned) &TXB2D2)*8) + 1;
[; ;pic18f45k80.h: 42709: extern volatile __bit TXB2D22 @ (((unsigned) &TXB2D2)*8) + 2;
[; ;pic18f45k80.h: 42711: extern volatile __bit TXB2D23 @ (((unsigned) &TXB2D2)*8) + 3;
[; ;pic18f45k80.h: 42713: extern volatile __bit TXB2D24 @ (((unsigned) &TXB2D2)*8) + 4;
[; ;pic18f45k80.h: 42715: extern volatile __bit TXB2D25 @ (((unsigned) &TXB2D2)*8) + 5;
[; ;pic18f45k80.h: 42717: extern volatile __bit TXB2D26 @ (((unsigned) &TXB2D2)*8) + 6;
[; ;pic18f45k80.h: 42719: extern volatile __bit TXB2D27 @ (((unsigned) &TXB2D2)*8) + 7;
[; ;pic18f45k80.h: 42721: extern volatile __bit TXB2D30 @ (((unsigned) &TXB2D3)*8) + 0;
[; ;pic18f45k80.h: 42723: extern volatile __bit TXB2D31 @ (((unsigned) &TXB2D3)*8) + 1;
[; ;pic18f45k80.h: 42725: extern volatile __bit TXB2D32 @ (((unsigned) &TXB2D3)*8) + 2;
[; ;pic18f45k80.h: 42727: extern volatile __bit TXB2D33 @ (((unsigned) &TXB2D3)*8) + 3;
[; ;pic18f45k80.h: 42729: extern volatile __bit TXB2D34 @ (((unsigned) &TXB2D3)*8) + 4;
[; ;pic18f45k80.h: 42731: extern volatile __bit TXB2D35 @ (((unsigned) &TXB2D3)*8) + 5;
[; ;pic18f45k80.h: 42733: extern volatile __bit TXB2D36 @ (((unsigned) &TXB2D3)*8) + 6;
[; ;pic18f45k80.h: 42735: extern volatile __bit TXB2D37 @ (((unsigned) &TXB2D3)*8) + 7;
[; ;pic18f45k80.h: 42737: extern volatile __bit TXB2D40 @ (((unsigned) &TXB2D4)*8) + 0;
[; ;pic18f45k80.h: 42739: extern volatile __bit TXB2D41 @ (((unsigned) &TXB2D4)*8) + 1;
[; ;pic18f45k80.h: 42741: extern volatile __bit TXB2D42 @ (((unsigned) &TXB2D4)*8) + 2;
[; ;pic18f45k80.h: 42743: extern volatile __bit TXB2D43 @ (((unsigned) &TXB2D4)*8) + 3;
[; ;pic18f45k80.h: 42745: extern volatile __bit TXB2D44 @ (((unsigned) &TXB2D4)*8) + 4;
[; ;pic18f45k80.h: 42747: extern volatile __bit TXB2D45 @ (((unsigned) &TXB2D4)*8) + 5;
[; ;pic18f45k80.h: 42749: extern volatile __bit TXB2D46 @ (((unsigned) &TXB2D4)*8) + 6;
[; ;pic18f45k80.h: 42751: extern volatile __bit TXB2D47 @ (((unsigned) &TXB2D4)*8) + 7;
[; ;pic18f45k80.h: 42753: extern volatile __bit TXB2D50 @ (((unsigned) &TXB2D5)*8) + 0;
[; ;pic18f45k80.h: 42755: extern volatile __bit TXB2D51 @ (((unsigned) &TXB2D5)*8) + 1;
[; ;pic18f45k80.h: 42757: extern volatile __bit TXB2D52 @ (((unsigned) &TXB2D5)*8) + 2;
[; ;pic18f45k80.h: 42759: extern volatile __bit TXB2D53 @ (((unsigned) &TXB2D5)*8) + 3;
[; ;pic18f45k80.h: 42761: extern volatile __bit TXB2D54 @ (((unsigned) &TXB2D5)*8) + 4;
[; ;pic18f45k80.h: 42763: extern volatile __bit TXB2D55 @ (((unsigned) &TXB2D5)*8) + 5;
[; ;pic18f45k80.h: 42765: extern volatile __bit TXB2D56 @ (((unsigned) &TXB2D5)*8) + 6;
[; ;pic18f45k80.h: 42767: extern volatile __bit TXB2D57 @ (((unsigned) &TXB2D5)*8) + 7;
[; ;pic18f45k80.h: 42769: extern volatile __bit TXB2D60 @ (((unsigned) &TXB2D6)*8) + 0;
[; ;pic18f45k80.h: 42771: extern volatile __bit TXB2D61 @ (((unsigned) &TXB2D6)*8) + 1;
[; ;pic18f45k80.h: 42773: extern volatile __bit TXB2D62 @ (((unsigned) &TXB2D6)*8) + 2;
[; ;pic18f45k80.h: 42775: extern volatile __bit TXB2D63 @ (((unsigned) &TXB2D6)*8) + 3;
[; ;pic18f45k80.h: 42777: extern volatile __bit TXB2D64 @ (((unsigned) &TXB2D6)*8) + 4;
[; ;pic18f45k80.h: 42779: extern volatile __bit TXB2D65 @ (((unsigned) &TXB2D6)*8) + 5;
[; ;pic18f45k80.h: 42781: extern volatile __bit TXB2D66 @ (((unsigned) &TXB2D6)*8) + 6;
[; ;pic18f45k80.h: 42783: extern volatile __bit TXB2D67 @ (((unsigned) &TXB2D6)*8) + 7;
[; ;pic18f45k80.h: 42785: extern volatile __bit TXB2D70 @ (((unsigned) &TXB2D7)*8) + 0;
[; ;pic18f45k80.h: 42787: extern volatile __bit TXB2D71 @ (((unsigned) &TXB2D7)*8) + 1;
[; ;pic18f45k80.h: 42789: extern volatile __bit TXB2D72 @ (((unsigned) &TXB2D7)*8) + 2;
[; ;pic18f45k80.h: 42791: extern volatile __bit TXB2D73 @ (((unsigned) &TXB2D7)*8) + 3;
[; ;pic18f45k80.h: 42793: extern volatile __bit TXB2D74 @ (((unsigned) &TXB2D7)*8) + 4;
[; ;pic18f45k80.h: 42795: extern volatile __bit TXB2D75 @ (((unsigned) &TXB2D7)*8) + 5;
[; ;pic18f45k80.h: 42797: extern volatile __bit TXB2D76 @ (((unsigned) &TXB2D7)*8) + 6;
[; ;pic18f45k80.h: 42799: extern volatile __bit TXB2D77 @ (((unsigned) &TXB2D7)*8) + 7;
[; ;pic18f45k80.h: 42801: extern volatile __bit TXB2DLC0 @ (((unsigned) &TXB2DLC)*8) + 0;
[; ;pic18f45k80.h: 42803: extern volatile __bit TXB2DLC1 @ (((unsigned) &TXB2DLC)*8) + 1;
[; ;pic18f45k80.h: 42805: extern volatile __bit TXB2DLC2 @ (((unsigned) &TXB2DLC)*8) + 2;
[; ;pic18f45k80.h: 42807: extern volatile __bit TXB2DLC3 @ (((unsigned) &TXB2DLC)*8) + 3;
[; ;pic18f45k80.h: 42809: extern volatile __bit TXB2EID0 @ (((unsigned) &TXB2EIDL)*8) + 0;
[; ;pic18f45k80.h: 42811: extern volatile __bit TXB2EID1 @ (((unsigned) &TXB2EIDL)*8) + 1;
[; ;pic18f45k80.h: 42813: extern volatile __bit TXB2EID10 @ (((unsigned) &TXB2EIDH)*8) + 2;
[; ;pic18f45k80.h: 42815: extern volatile __bit TXB2EID11 @ (((unsigned) &TXB2EIDH)*8) + 3;
[; ;pic18f45k80.h: 42817: extern volatile __bit TXB2EID12 @ (((unsigned) &TXB2EIDH)*8) + 4;
[; ;pic18f45k80.h: 42819: extern volatile __bit TXB2EID13 @ (((unsigned) &TXB2EIDH)*8) + 5;
[; ;pic18f45k80.h: 42821: extern volatile __bit TXB2EID14 @ (((unsigned) &TXB2EIDH)*8) + 6;
[; ;pic18f45k80.h: 42823: extern volatile __bit TXB2EID15 @ (((unsigned) &TXB2EIDH)*8) + 7;
[; ;pic18f45k80.h: 42825: extern volatile __bit TXB2EID16 @ (((unsigned) &TXB2SIDL)*8) + 0;
[; ;pic18f45k80.h: 42827: extern volatile __bit TXB2EID17 @ (((unsigned) &TXB2SIDL)*8) + 1;
[; ;pic18f45k80.h: 42829: extern volatile __bit TXB2EID2 @ (((unsigned) &TXB2EIDL)*8) + 2;
[; ;pic18f45k80.h: 42831: extern volatile __bit TXB2EID3 @ (((unsigned) &TXB2EIDL)*8) + 3;
[; ;pic18f45k80.h: 42833: extern volatile __bit TXB2EID4 @ (((unsigned) &TXB2EIDL)*8) + 4;
[; ;pic18f45k80.h: 42835: extern volatile __bit TXB2EID5 @ (((unsigned) &TXB2EIDL)*8) + 5;
[; ;pic18f45k80.h: 42837: extern volatile __bit TXB2EID6 @ (((unsigned) &TXB2EIDL)*8) + 6;
[; ;pic18f45k80.h: 42839: extern volatile __bit TXB2EID7 @ (((unsigned) &TXB2EIDL)*8) + 7;
[; ;pic18f45k80.h: 42841: extern volatile __bit TXB2EID8 @ (((unsigned) &TXB2EIDH)*8) + 0;
[; ;pic18f45k80.h: 42843: extern volatile __bit TXB2EID9 @ (((unsigned) &TXB2EIDH)*8) + 1;
[; ;pic18f45k80.h: 42845: extern volatile __bit TXB2ERR @ (((unsigned) &TXB2CON)*8) + 4;
[; ;pic18f45k80.h: 42847: extern volatile __bit TXB2EXIDE @ (((unsigned) &TXB2SIDL)*8) + 3;
[; ;pic18f45k80.h: 42849: extern volatile __bit TXB2IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f45k80.h: 42851: extern volatile __bit TXB2IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f45k80.h: 42853: extern volatile __bit TXB2LARB @ (((unsigned) &TXB2CON)*8) + 5;
[; ;pic18f45k80.h: 42855: extern volatile __bit TXB2PRI0 @ (((unsigned) &TXB2CON)*8) + 0;
[; ;pic18f45k80.h: 42857: extern volatile __bit TXB2PRI1 @ (((unsigned) &TXB2CON)*8) + 1;
[; ;pic18f45k80.h: 42859: extern volatile __bit TXB2REQ @ (((unsigned) &TXB2CON)*8) + 3;
[; ;pic18f45k80.h: 42861: extern volatile __bit TXB2RTR @ (((unsigned) &TXB2DLC)*8) + 6;
[; ;pic18f45k80.h: 42863: extern volatile __bit TXB2SID0 @ (((unsigned) &TXB2SIDL)*8) + 5;
[; ;pic18f45k80.h: 42865: extern volatile __bit TXB2SID1 @ (((unsigned) &TXB2SIDL)*8) + 6;
[; ;pic18f45k80.h: 42867: extern volatile __bit TXB2SID10 @ (((unsigned) &TXB2SIDH)*8) + 7;
[; ;pic18f45k80.h: 42869: extern volatile __bit TXB2SID2 @ (((unsigned) &TXB2SIDL)*8) + 7;
[; ;pic18f45k80.h: 42871: extern volatile __bit TXB2SID3 @ (((unsigned) &TXB2SIDH)*8) + 0;
[; ;pic18f45k80.h: 42873: extern volatile __bit TXB2SID4 @ (((unsigned) &TXB2SIDH)*8) + 1;
[; ;pic18f45k80.h: 42875: extern volatile __bit TXB2SID5 @ (((unsigned) &TXB2SIDH)*8) + 2;
[; ;pic18f45k80.h: 42877: extern volatile __bit TXB2SID6 @ (((unsigned) &TXB2SIDH)*8) + 3;
[; ;pic18f45k80.h: 42879: extern volatile __bit TXB2SID7 @ (((unsigned) &TXB2SIDH)*8) + 4;
[; ;pic18f45k80.h: 42881: extern volatile __bit TXB2SID8 @ (((unsigned) &TXB2SIDH)*8) + 5;
[; ;pic18f45k80.h: 42883: extern volatile __bit TXB2SID9 @ (((unsigned) &TXB2SIDH)*8) + 6;
[; ;pic18f45k80.h: 42885: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k80.h: 42887: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k80.h: 42889: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k80.h: 42891: extern volatile __bit TXBO @ (((unsigned) &COMSTAT)*8) + 5;
[; ;pic18f45k80.h: 42893: extern volatile __bit TXBP @ (((unsigned) &COMSTAT)*8) + 4;
[; ;pic18f45k80.h: 42895: extern volatile __bit TXBnIE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f45k80.h: 42897: extern volatile __bit TXBnIF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f45k80.h: 42899: extern volatile __bit TXBnIP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f45k80.h: 42901: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k80.h: 42903: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k80.h: 42905: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k80.h: 42907: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k80.h: 42909: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f45k80.h: 42911: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f45k80.h: 42913: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k80.h: 42915: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k80.h: 42917: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k80.h: 42919: extern volatile __bit TXWARN @ (((unsigned) &COMSTAT)*8) + 2;
[; ;pic18f45k80.h: 42921: extern volatile __bit U1OD @ (((unsigned) &ODCON)*8) + 0;
[; ;pic18f45k80.h: 42923: extern volatile __bit U2OD @ (((unsigned) &ODCON)*8) + 1;
[; ;pic18f45k80.h: 42925: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f45k80.h: 42927: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k80.h: 42929: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k80.h: 42931: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f45k80.h: 42933: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f45k80.h: 42935: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f45k80.h: 42937: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k80.h: 42939: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f45k80.h: 42941: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f45k80.h: 42943: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f45k80.h: 42945: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f45k80.h: 42947: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f45k80.h: 42949: extern volatile __bit VNCFG @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k80.h: 42951: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f45k80.h: 42953: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f45k80.h: 42955: extern volatile __bit WAKDIS @ (((unsigned) &BRGCON3)*8) + 7;
[; ;pic18f45k80.h: 42957: extern volatile __bit WAKFIL @ (((unsigned) &BRGCON3)*8) + 6;
[; ;pic18f45k80.h: 42959: extern volatile __bit WAKIE @ (((unsigned) &PIE5)*8) + 6;
[; ;pic18f45k80.h: 42961: extern volatile __bit WAKIF @ (((unsigned) &PIR5)*8) + 6;
[; ;pic18f45k80.h: 42963: extern volatile __bit WAKIP @ (((unsigned) &IPR5)*8) + 6;
[; ;pic18f45k80.h: 42965: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f45k80.h: 42967: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f45k80.h: 42969: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f45k80.h: 42971: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f45k80.h: 42973: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f45k80.h: 42975: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f45k80.h: 42977: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f45k80.h: 42979: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f45k80.h: 42981: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f45k80.h: 42983: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f45k80.h: 42985: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f45k80.h: 42987: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f45k80.h: 42989: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k80.h: 42991: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f45k80.h: 42993: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f45k80.h: 42995: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f45k80.h: 42997: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f45k80.h: 42999: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f45k80.h: 43001: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 43003: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f45k80.h: 43005: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k80.h: 43007: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f45k80.h: 43009: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k80.h: 43011: extern volatile __bit nFIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f45k80.h: 43013: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k80.h: 43015: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k80.h: 43017: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k80.h: 43019: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k80.h: 43021: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k80.h: 43023: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k80.h: 43025: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k80.h: 43027: extern volatile __bit nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k80.h: 43029: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k80.h: 43031: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k80.h: 43033: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k80.h: 43035: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f45k80.h: 43037: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
"1 uart2.h
[v _UART_Init_2 `(uc ~T0 @X0 1 ef1`Cl ]
"2
{
[; ;uart2.h: 1: char UART_Init_2(const long int baudrate)
[; ;uart2.h: 2: {
[e :U _UART_Init_2 ]
"1
[v _baudrate `Cl ~T0 @X0 1 r1 ]
"2
[f ]
"3
[v _x `ui ~T0 @X0 1 a ]
[; ;uart2.h: 3: unsigned int x;
[; ;uart2.h: 4: x = (8000000 - baudrate*64)/(baudrate*64);
"4
[e = _x -> / - -> 8000000 `l * _baudrate -> -> 64 `i `l * _baudrate -> -> 64 `i `l `ui ]
[; ;uart2.h: 5: if(x>255)
"5
[e $ ! > _x -> -> 255 `i `ui 1543  ]
[; ;uart2.h: 6: {
"6
{
[; ;uart2.h: 7: x = (8000000 - baudrate*16)/(baudrate*16);
"7
[e = _x -> / - -> 8000000 `l * _baudrate -> -> 16 `i `l * _baudrate -> -> 16 `i `l `ui ]
[; ;uart2.h: 8: TXSTA2bits.BRGH = 1;
"8
[e = . . _TXSTA2bits 0 2 -> -> 1 `i `uc ]
"9
}
[e :U 1543 ]
[; ;uart2.h: 9: }
[; ;uart2.h: 10: if(x<256)
"10
[e $ ! < _x -> -> 256 `i `ui 1544  ]
[; ;uart2.h: 11: {
"11
{
[; ;uart2.h: 12: SPBRG2 = x;
"12
[e = _SPBRG2 -> _x `uc ]
[; ;uart2.h: 13: TXSTA2bits.SYNC = 0;
"13
[e = . . _TXSTA2bits 0 4 -> -> 0 `i `uc ]
[; ;uart2.h: 14: RCSTA2bits.SPEN = 1;
"14
[e = . . _RCSTA2bits 0 7 -> -> 1 `i `uc ]
[; ;uart2.h: 15: TRISDbits.TRISD7 = 1;
"15
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
[; ;uart2.h: 16: TRISDbits.TRISD6 = 0;
"16
[e = . . _TRISDbits 0 6 -> -> 0 `i `uc ]
[; ;uart2.h: 17: RCSTA2bits.CREN = 1;
"17
[e = . . _RCSTA2bits 0 4 -> -> 1 `i `uc ]
[; ;uart2.h: 18: TXSTA2bits.TXEN = 1;
"18
[e = . . _TXSTA2bits 0 5 -> -> 1 `i `uc ]
[; ;uart2.h: 19: return 1;
"19
[e ) -> -> 1 `i `uc ]
[e $UE 1542  ]
"20
}
[e :U 1544 ]
[; ;uart2.h: 20: }
[; ;uart2.h: 21: return 0;
"21
[e ) -> -> 0 `i `uc ]
[e $UE 1542  ]
[; ;uart2.h: 22: }
"22
[e :UE 1542 ]
}
"24
[v _UART_TX_Empty_2 `(uc ~T0 @X0 1 ef ]
"25
{
[; ;uart2.h: 24: char UART_TX_Empty_2()
[; ;uart2.h: 25: {
[e :U _UART_TX_Empty_2 ]
[f ]
[; ;uart2.h: 26: return TXSTA2bits.TRMT;
"26
[e ) . . _TXSTA2bits 0 1 ]
[e $UE 1545  ]
[; ;uart2.h: 27: }
"27
[e :UE 1545 ]
}
"29
[v _UART_Data_Ready_2 `(uc ~T0 @X0 1 ef ]
"30
{
[; ;uart2.h: 29: char UART_Data_Ready_2()
[; ;uart2.h: 30: {
[e :U _UART_Data_Ready_2 ]
[f ]
[; ;uart2.h: 31: return RC2IF;
"31
[e ) -> -> _RC2IF `i `uc ]
[e $UE 1546  ]
[; ;uart2.h: 32: }
"32
[e :UE 1546 ]
}
"34
[v _UART_Read_2 `(uc ~T0 @X0 1 ef ]
"35
{
[; ;uart2.h: 34: char UART_Read_2()
[; ;uart2.h: 35: {
[e :U _UART_Read_2 ]
[f ]
[; ;uart2.h: 37: while(!RC2IF);
"37
[e $U 1548  ]
[e :U 1549 ]
[e :U 1548 ]
[e $ ! _RC2IF 1549  ]
[e :U 1550 ]
[; ;uart2.h: 38: return RCREG2;
"38
[e ) _RCREG2 ]
[e $UE 1547  ]
[; ;uart2.h: 39: }
"39
[e :UE 1547 ]
}
"41
[v _UART_Write_2 `(v ~T0 @X0 1 ef1`uc ]
"42
{
[; ;uart2.h: 41: void UART_Write_2(char data)
[; ;uart2.h: 42: {
[e :U _UART_Write_2 ]
"41
[v _data `uc ~T0 @X0 1 r1 ]
"42
[f ]
[; ;uart2.h: 43: while(!TXSTA2bits.TRMT);
"43
[e $U 1552  ]
[e :U 1553 ]
[e :U 1552 ]
[e $ ! != -> . . _TXSTA2bits 0 1 `i -> -> -> 0 `i `Vuc `i 1553  ]
[e :U 1554 ]
[; ;uart2.h: 44: TXREG2 = data;
"44
[e = _TXREG2 _data ]
[; ;uart2.h: 45: }
"45
[e :UE 1551 ]
}
"47
[v _UART_Write_Text_2 `(v ~T0 @X0 1 ef1`*uc ]
"48
{
[; ;uart2.h: 47: void UART_Write_Text_2(char *text)
[; ;uart2.h: 48: {
[e :U _UART_Write_Text_2 ]
"47
[v _text `*uc ~T0 @X0 1 r1 ]
"48
[f ]
"49
[v _i `i ~T0 @X0 1 a ]
[; ;uart2.h: 49: int i;
[; ;uart2.h: 50: for(i=0;text[i]!='\0';i++)
"50
{
[e = _i -> 0 `i ]
[e $U 1559  ]
"51
[e :U 1556 ]
[; ;uart2.h: 51: UART_Write_2(text[i]);
[e ( _UART_Write_2 (1 *U + _text * -> _i `x -> -> # *U _text `i `x ]
"50
[e ++ _i -> 1 `i ]
[e :U 1559 ]
[e $ != -> *U + _text * -> _i `x -> -> # *U _text `i `x `ui -> 0 `ui 1556  ]
[e :U 1557 ]
"51
}
[; ;uart2.h: 52: }
"52
[e :UE 1555 ]
}
"15 spi.h
[v _init_spi_master `(v ~T0 @X0 1 ef ]
{
[; ;spi.h: 15: void init_spi_master() {
[e :U _init_spi_master ]
[f ]
[; ;spi.h: 17: PIE1bits.SSPIE = 0;
"17
[e = . . _PIE1bits 0 3 -> -> 0 `i `uc ]
[; ;spi.h: 18: SSPCON1bits.SSPEN = 0;
"18
[e = . . _SSPCON1bits 0 2 -> -> 0 `i `uc ]
[; ;spi.h: 21: TRISCbits.TRISC4 = 1;
"21
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;spi.h: 22: TRISCbits.TRISC3 = 0;
"22
[e = . . _TRISCbits 0 3 -> -> 0 `i `uc ]
[; ;spi.h: 23: TRISCbits.TRISC5 = 0;
"23
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
[; ;spi.h: 26: SSPSTATbits.SMP = 0;
"26
[e = . . _SSPSTATbits 2 7 -> -> 0 `i `uc ]
[; ;spi.h: 28: SSPSTATbits.CKE = 1;
"28
[e = . . _SSPSTATbits 2 6 -> -> 1 `i `uc ]
[; ;spi.h: 30: SSPCON1bits.CKP = 0;
"30
[e = . . _SSPCON1bits 0 1 -> -> 0 `i `uc ]
[; ;spi.h: 33: SSPCON1bits.SSPM3 = 0;
"33
[e = . . _SSPCON1bits 1 3 -> -> 0 `i `uc ]
[; ;spi.h: 34: SSPCON1bits.SSPM2 = 0;
"34
[e = . . _SSPCON1bits 1 2 -> -> 0 `i `uc ]
[; ;spi.h: 35: SSPCON1bits.SSPM1 = 1;
"35
[e = . . _SSPCON1bits 1 1 -> -> 1 `i `uc ]
[; ;spi.h: 36: SSPCON1bits.SSPM0 = 0;
"36
[e = . . _SSPCON1bits 1 0 -> -> 0 `i `uc ]
[; ;spi.h: 38: SSPCON1bits.SSPEN = 1;
"38
[e = . . _SSPCON1bits 0 2 -> -> 1 `i `uc ]
[; ;spi.h: 40: }
"40
[e :UE 1560 ]
}
"46
[v _spi_write `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;spi.h: 46: unsigned char spi_write(unsigned char data) {
[e :U _spi_write ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;spi.h: 47: SSPSTATbits.BF = 0;
"47
[e = . . _SSPSTATbits 2 0 -> -> 0 `i `uc ]
[; ;spi.h: 48: SSPBUF = data;
"48
[e = _SSPBUF _data ]
[; ;spi.h: 49: while(SSPSTATbits.BF == 0){}
"49
[e $U 1562  ]
[e :U 1563 ]
{
}
[e :U 1562 ]
[e $ == -> . . _SSPSTATbits 2 0 `i -> 0 `i 1563  ]
[e :U 1564 ]
[; ;spi.h: 50: return SSPBUF;
"50
[e ) _SSPBUF ]
[e $UE 1561  ]
[; ;spi.h: 51: }
"51
[e :UE 1561 ]
}
"51 nRF24L01_RX.h
[v _configure_RX `(v ~T0 @X0 1 ef ]
{
[; ;nRF24L01_RX.h: 51: void configure_RX(void){
[e :U _configure_RX ]
[f ]
"53
[v _i `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
[; ;nRF24L01_RX.h: 53: unsigned char i, j;
[; ;nRF24L01_RX.h: 55: LATDbits.LATD2 = 0;
"55
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 56: _delay((unsigned long)((100)*(8000000/4000.0)));
"56
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;nRF24L01_RX.h: 60: LATDbits.LATD3 = 1;
"60
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 61: _delay((unsigned long)((5)*(8000000/4000.0)));
"61
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;nRF24L01_RX.h: 64: LATDbits.LATD3 = 0;
"64
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 65: spi_write(0x20+0x00);
"65
[e ( _spi_write (1 -> + -> 32 `i -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 66: spi_write(0b00011001);
"66
[e ( _spi_write (1 -> -> 25 `i `uc ]
[; ;nRF24L01_RX.h: 74: LATDbits.LATD3 = 1;
"74
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 76: LATDbits.LATD3 = 0;
"76
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 78: spi_write(0x20+0x01);
"78
[e ( _spi_write (1 -> + -> 32 `i -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 79: spi_write(0x01);
"79
[e ( _spi_write (1 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 80: LATDbits.LATD3 = 1;
"80
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 82: LATDbits.LATD3 = 0;
"82
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 84: spi_write(0x20+0x03);
"84
[e ( _spi_write (1 -> + -> 32 `i -> 3 `i `uc ]
[; ;nRF24L01_RX.h: 85: spi_write(0x03);
"85
[e ( _spi_write (1 -> -> 3 `i `uc ]
[; ;nRF24L01_RX.h: 86: LATDbits.LATD3 = 1;
"86
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 88: LATDbits.LATD3 = 0;
"88
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 89: spi_write(0x20+0x04);
"89
[e ( _spi_write (1 -> + -> 32 `i -> 4 `i `uc ]
[; ;nRF24L01_RX.h: 90: spi_write(0x3F);
"90
[e ( _spi_write (1 -> -> 63 `i `uc ]
[; ;nRF24L01_RX.h: 91: LATDbits.LATD3 = 1;
"91
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 93: LATDbits.LATD3 = 0;
"93
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 95: spi_write(0x20+0x06);
"95
[e ( _spi_write (1 -> + -> 32 `i -> 6 `i `uc ]
[; ;nRF24L01_RX.h: 96: spi_write(0x07);
"96
[e ( _spi_write (1 -> -> 7 `i `uc ]
[; ;nRF24L01_RX.h: 97: LATDbits.LATD3 = 1;
"97
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 99: LATDbits.LATD3 = 0;
"99
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 101: spi_write(0x50);
"101
[e ( _spi_write (1 -> -> 80 `i `uc ]
[; ;nRF24L01_RX.h: 102: spi_write(0x73);
"102
[e ( _spi_write (1 -> -> 115 `i `uc ]
[; ;nRF24L01_RX.h: 103: LATDbits.LATD3 = 1;
"103
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 105: LATDbits.LATD3 = 0;
"105
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 106: spi_write(0x20+0x1D);
"106
[e ( _spi_write (1 -> + -> 32 `i -> 29 `i `uc ]
[; ;nRF24L01_RX.h: 107: spi_write(0x06);
"107
[e ( _spi_write (1 -> -> 6 `i `uc ]
[; ;nRF24L01_RX.h: 109: LATDbits.LATD3 = 1;
"109
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 111: LATDbits.LATD3 = 0;
"111
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 112: spi_write(0x20+0x1C);
"112
[e ( _spi_write (1 -> + -> 32 `i -> 28 `i `uc ]
[; ;nRF24L01_RX.h: 113: spi_write(0x01);
"113
[e ( _spi_write (1 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 114: LATDbits.LATD3 = 1;
"114
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 116: LATDbits.LATD3 = 0;
"116
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 118: spi_write(0x20+0x05);
"118
[e ( _spi_write (1 -> + -> 32 `i -> 5 `i `uc ]
[; ;nRF24L01_RX.h: 119: spi_write(0x6E);
"119
[e ( _spi_write (1 -> -> 110 `i `uc ]
[; ;nRF24L01_RX.h: 120: LATDbits.LATD3 = 1;
"120
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 122: LATDbits.LATD3 = 0;
"122
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 124: spi_write(0x20+0x10);
"124
[e ( _spi_write (1 -> + -> 32 `i -> 16 `i `uc ]
[; ;nRF24L01_RX.h: 125: for (j = 0; j < 5; j++)
"125
{
[e = _j -> -> 0 `i `uc ]
[e $ < -> _j `i -> 5 `i 1566  ]
[e $U 1567  ]
"126
[e :U 1566 ]
[; ;nRF24L01_RX.h: 126: spi_write(0xE7);
[e ( _spi_write (1 -> -> 231 `i `uc ]
"125
[e ++ _j -> -> 1 `i `uc ]
[e $ < -> _j `i -> 5 `i 1566  ]
[e :U 1567 ]
"126
}
[; ;nRF24L01_RX.h: 127: LATDbits.LATD3 = 1;
"127
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 129: LATDbits.LATD3 = 0;
"129
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 131: spi_write(0x20+0x0A);
"131
[e ( _spi_write (1 -> + -> 32 `i -> 10 `i `uc ]
[; ;nRF24L01_RX.h: 132: for (j = 0; j < 5; j++)
"132
{
[e = _j -> -> 0 `i `uc ]
[e $ < -> _j `i -> 5 `i 1569  ]
[e $U 1570  ]
"133
[e :U 1569 ]
[; ;nRF24L01_RX.h: 133: spi_write(0xE7);
[e ( _spi_write (1 -> -> 231 `i `uc ]
"132
[e ++ _j -> -> 1 `i `uc ]
[e $ < -> _j `i -> 5 `i 1569  ]
[e :U 1570 ]
"133
}
[; ;nRF24L01_RX.h: 134: LATDbits.LATD3 = 1;
"134
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 136: LATDbits.LATD3 = 0;
"136
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 137: spi_write(0xE2);
"137
[e ( _spi_write (1 -> -> 226 `i `uc ]
[; ;nRF24L01_RX.h: 138: LATDbits.LATD3 = 1;
"138
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 140: LATDbits.LATD3 = 0;
"140
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 141: spi_write(0xE1);
"141
[e ( _spi_write (1 -> -> 225 `i `uc ]
[; ;nRF24L01_RX.h: 142: LATDbits.LATD3 = 1;
"142
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 144: LATDbits.LATD3 = 0;
"144
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 145: spi_write(0x20+0x00);
"145
[e ( _spi_write (1 -> + -> 32 `i -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 146: spi_write(0b00011011);
"146
[e ( _spi_write (1 -> -> 27 `i `uc ]
[; ;nRF24L01_RX.h: 154: LATDbits.LATD3 = 1;
"154
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 157: _delay((unsigned long)((5)*(8000000/4000.0)));
"157
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;nRF24L01_RX.h: 159: LATDbits.LATD2 = 1;
"159
[e = . . _LATDbits 0 2 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 160: }
"160
[e :UE 1565 ]
}
"162
[v _write_ACK `(v ~T0 @X0 1 ef1`uc ]
{
[; ;nRF24L01_RX.h: 162: void write_ACK(unsigned char data){
[e :U _write_ACK ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;nRF24L01_RX.h: 165: LATDbits.LATD3 = 0;
"165
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 166: spi_write(0xE1);
"166
[e ( _spi_write (1 -> -> 225 `i `uc ]
[; ;nRF24L01_RX.h: 167: LATDbits.LATD3 = 1;
"167
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 169: LATDbits.LATD3 = 0;
"169
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 170: spi_write(0xA8);
"170
[e ( _spi_write (1 -> -> 168 `i `uc ]
[; ;nRF24L01_RX.h: 171: spi_write(data);
"171
[e ( _spi_write (1 _data ]
[; ;nRF24L01_RX.h: 172: LATDbits.LATD3 = 1;
"172
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 174: }
"174
[e :UE 1572 ]
}
"175
[v _reset_RX `(uc ~T0 @X0 1 ef ]
{
[; ;nRF24L01_RX.h: 175: unsigned char reset_RX(void){
[e :U _reset_RX ]
[f ]
"177
[v _buffer_RX `uc ~T0 @X0 1 a ]
[; ;nRF24L01_RX.h: 177: unsigned char buffer_RX;
[; ;nRF24L01_RX.h: 180: LATDbits.LATD3 = 0;
"180
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 181: spi_write(0x61);
"181
[e ( _spi_write (1 -> -> 97 `i `uc ]
[; ;nRF24L01_RX.h: 182: buffer_RX = spi_write(0);
"182
[e = _buffer_RX ( _spi_write (1 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 183: LATDbits.LATD3 = 1;
"183
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 186: LATDbits.LATD3 = 0;
"186
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 187: spi_write(0xE2);
"187
[e ( _spi_write (1 -> -> 226 `i `uc ]
[; ;nRF24L01_RX.h: 188: LATDbits.LATD3 = 1;
"188
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 190: LATDbits.LATD3 = 0;
"190
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 194: spi_write(0x20+0x07);
"194
[e ( _spi_write (1 -> + -> 32 `i -> 7 `i `uc ]
[; ;nRF24L01_RX.h: 195: spi_write(0x60);
"195
[e ( _spi_write (1 -> -> 96 `i `uc ]
[; ;nRF24L01_RX.h: 196: LATDbits.LATD3 = 1;
"196
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 198: return buffer_RX;
"198
[e ) _buffer_RX ]
[e $UE 1573  ]
[; ;nRF24L01_RX.h: 200: }
"200
[e :UE 1573 ]
}
"202
[v _check_MAX_RT `(uc ~T0 @X0 1 ef ]
{
[; ;nRF24L01_RX.h: 202: unsigned char check_MAX_RT(void){
[e :U _check_MAX_RT ]
[f ]
"204
[v _buffer `uc ~T0 @X0 1 a ]
[; ;nRF24L01_RX.h: 204: unsigned char buffer = 0;
[e = _buffer -> -> 0 `i `uc ]
"205
[v _MAX_RT `uc ~T0 @X0 1 a ]
[; ;nRF24L01_RX.h: 205: unsigned char MAX_RT = 0;
[e = _MAX_RT -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 207: LATDbits.LATD3 = 0;
"207
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 208: buffer = spi_write(0xFF);
"208
[e = _buffer ( _spi_write (1 -> -> 255 `i `uc ]
[; ;nRF24L01_RX.h: 209: LATDbits.LATD3 = 1;
"209
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 211: MAX_RT = buffer & 0x10;
"211
[e = _MAX_RT -> & -> _buffer `i -> 16 `i `uc ]
[; ;nRF24L01_RX.h: 213: MAX_RT = MAX_RT >> 4;
"213
[e = _MAX_RT -> >> -> _MAX_RT `i -> 4 `i `uc ]
[; ;nRF24L01_RX.h: 215: return MAX_RT;
"215
[e ) _MAX_RT ]
[e $UE 1574  ]
[; ;nRF24L01_RX.h: 217: }
"217
[e :UE 1574 ]
}
"219
[v _count_retr `(uc ~T0 @X0 1 ef ]
{
[; ;nRF24L01_RX.h: 219: unsigned char count_retr(void){
[e :U _count_retr ]
[f ]
"221
[v _buffer `uc ~T0 @X0 1 a ]
[; ;nRF24L01_RX.h: 221: unsigned char buffer = 0;
[e = _buffer -> -> 0 `i `uc ]
"222
[v _retr `uc ~T0 @X0 1 a ]
[; ;nRF24L01_RX.h: 222: unsigned char retr = 0;
[e = _retr -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 224: LATDbits.LATD3 = 0;
"224
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 225: spi_write(0x00+0x08);
"225
[e ( _spi_write (1 -> + -> 0 `i -> 8 `i `uc ]
[; ;nRF24L01_RX.h: 226: buffer = spi_write(0xFF);
"226
[e = _buffer ( _spi_write (1 -> -> 255 `i `uc ]
[; ;nRF24L01_RX.h: 227: LATDbits.LATD3 = 1;
"227
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 229: retr = buffer & 0x0F;
"229
[e = _retr -> & -> _buffer `i -> 15 `i `uc ]
[; ;nRF24L01_RX.h: 231: return retr;
"231
[e ) _retr ]
[e $UE 1575  ]
[; ;nRF24L01_RX.h: 233: }
"233
[e :UE 1575 ]
}
"235
[v _reset_MAX_RT `(v ~T0 @X0 1 ef ]
{
[; ;nRF24L01_RX.h: 235: void reset_MAX_RT(void){
[e :U _reset_MAX_RT ]
[f ]
[; ;nRF24L01_RX.h: 237: LATDbits.LATD3 = 0;
"237
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 238: spi_write(0x20+0x07);
"238
[e ( _spi_write (1 -> + -> 32 `i -> 7 `i `uc ]
[; ;nRF24L01_RX.h: 239: spi_write(0x10);
"239
[e ( _spi_write (1 -> -> 16 `i `uc ]
[; ;nRF24L01_RX.h: 240: LATDbits.LATD3 = 1;
"240
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 242: }
"242
[e :UE 1576 ]
}
"244
[v _flush `(v ~T0 @X0 1 ef ]
{
[; ;nRF24L01_RX.h: 244: void flush(void){
[e :U _flush ]
[f ]
[; ;nRF24L01_RX.h: 246: LATDbits.LATD3 = 0;
"246
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 247: spi_write(0xE1);
"247
[e ( _spi_write (1 -> -> 225 `i `uc ]
[; ;nRF24L01_RX.h: 248: LATDbits.LATD3 = 1;
"248
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 250: LATDbits.LATD3 = 0;
"250
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;nRF24L01_RX.h: 251: spi_write(0xE2);
"251
[e ( _spi_write (1 -> -> 226 `i `uc ]
[; ;nRF24L01_RX.h: 252: LATDbits.LATD3 = 1;
"252
[e = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;nRF24L01_RX.h: 254: }
"254
[e :UE 1577 ]
}
[; ;CAN_library.h: 5: typedef unsigned char BYTE;
[; ;CAN_library.h: 8: typedef struct{
[; ;CAN_library.h: 9: unsigned long identifier;
[; ;CAN_library.h: 10: BYTE data;
[; ;CAN_library.h: 11: BYTE type;
[; ;CAN_library.h: 12: BYTE length;
[; ;CAN_library.h: 13: BYTE RTR;
[; ;CAN_library.h: 15: } CANmessage;
"17 CAN_library.h
[v _msg `*S1578 ~T0 @X0 1 e ]
[; ;CAN_library.h: 17: CANmessage *msg;
"20
[v _CAN_RX_initialize `(v ~T0 @X0 1 ef ]
{
[; ;CAN_library.h: 20: void CAN_RX_initialize(void){
[e :U _CAN_RX_initialize ]
[f ]
[; ;CAN_library.h: 22: CANCON = 0x80;
"22
[e = _CANCON -> -> 128 `i `uc ]
[; ;CAN_library.h: 24: while(!(CANSTATbits.OPMODE ==0x04));
"24
[e $U 1580  ]
[e :U 1581 ]
[e :U 1580 ]
[e $ ! == -> . . _CANSTATbits 0 5 `i -> 4 `i 1581  ]
[e :U 1582 ]
[; ;CAN_library.h: 26: ECANCON = 0x00;
"26
[e = _ECANCON -> -> 0 `i `uc ]
[; ;CAN_library.h: 28: BRGCON1 = 0x01;
"28
[e = _BRGCON1 -> -> 1 `i `uc ]
[; ;CAN_library.h: 29: BRGCON2 = 0xBA;
"29
[e = _BRGCON2 -> -> 186 `i `uc ]
[; ;CAN_library.h: 30: BRGCON3 = 0x07;
"30
[e = _BRGCON3 -> -> 7 `i `uc ]
[; ;CAN_library.h: 32: CIOCONbits.ENDRHI = 0x01;
"32
[e = . . _CIOCONbits 0 3 -> -> 1 `i `uc ]
[; ;CAN_library.h: 39: RXM0EIDH = 0x00;
"39
[e = _RXM0EIDH -> -> 0 `i `uc ]
[; ;CAN_library.h: 40: RXM0EIDL = 0x00;
"40
[e = _RXM0EIDL -> -> 0 `i `uc ]
[; ;CAN_library.h: 41: RXM0SIDH = 0xFF;
"41
[e = _RXM0SIDH -> -> 255 `i `uc ]
[; ;CAN_library.h: 42: RXM0SIDL = 0xE0;
"42
[e = _RXM0SIDL -> -> 224 `i `uc ]
[; ;CAN_library.h: 45: RXM1EIDH = 0x00;
"45
[e = _RXM1EIDH -> -> 0 `i `uc ]
[; ;CAN_library.h: 46: RXM1EIDL = 0x00;
"46
[e = _RXM1EIDL -> -> 0 `i `uc ]
[; ;CAN_library.h: 47: RXM1SIDH = 0xFF;
"47
[e = _RXM1SIDH -> -> 255 `i `uc ]
[; ;CAN_library.h: 48: RXM1SIDL = 0xE0;
"48
[e = _RXM1SIDL -> -> 224 `i `uc ]
[; ;CAN_library.h: 51: RXF0EIDH = 0x00;
"51
[e = _RXF0EIDH -> -> 0 `i `uc ]
[; ;CAN_library.h: 52: RXF0EIDL = 0x00;
"52
[e = _RXF0EIDL -> -> 0 `i `uc ]
[; ;CAN_library.h: 53: RXF0SIDH = 0x00;
"53
[e = _RXF0SIDH -> -> 0 `i `uc ]
[; ;CAN_library.h: 54: RXF0SIDL = 0xA0;
"54
[e = _RXF0SIDL -> -> 160 `i `uc ]
[; ;CAN_library.h: 56: RXF2EIDH = 0x00;
"56
[e = _RXF2EIDH -> -> 0 `i `uc ]
[; ;CAN_library.h: 57: RXF2EIDL = 0x00;
"57
[e = _RXF2EIDL -> -> 0 `i `uc ]
[; ;CAN_library.h: 58: RXF2SIDH = 0x00;
"58
[e = _RXF2SIDH -> -> 0 `i `uc ]
[; ;CAN_library.h: 59: RXF2SIDL = 0x40;
"59
[e = _RXF2SIDL -> -> 64 `i `uc ]
[; ;CAN_library.h: 65: RXB0CONbits.FILHIT0 = 0;
"65
[e = . . _RXB0CONbits 0 0 -> -> 0 `i `uc ]
[; ;CAN_library.h: 68: RXB0CONbits.RXM1 = 0;
"68
[e = . . _RXB0CONbits 0 6 -> -> 0 `i `uc ]
[; ;CAN_library.h: 69: RXB0CONbits.RXM0 = 1;
"69
[e = . . _RXB0CONbits 2 5 -> -> 1 `i `uc ]
[; ;CAN_library.h: 71: RXB1CONbits.FILHIT2 = 0;
"71
[e = . . _RXB1CONbits 0 2 -> -> 0 `i `uc ]
[; ;CAN_library.h: 72: RXB1CONbits.FILHIT1 = 1;
"72
[e = . . _RXB1CONbits 0 1 -> -> 1 `i `uc ]
[; ;CAN_library.h: 73: RXB1CONbits.FILHIT0 = 0;
"73
[e = . . _RXB1CONbits 0 0 -> -> 0 `i `uc ]
[; ;CAN_library.h: 75: RXB1CONbits.RXM1 = 0;
"75
[e = . . _RXB1CONbits 0 6 -> -> 0 `i `uc ]
[; ;CAN_library.h: 76: RXB1CONbits.RXM0 = 1;
"76
[e = . . _RXB1CONbits 1 3 -> -> 1 `i `uc ]
[; ;CAN_library.h: 80: CANCON = 0x00;
"80
[e = _CANCON -> -> 0 `i `uc ]
[; ;CAN_library.h: 82: while(CANSTATbits.OPMODE==0x00);
"82
[e $U 1583  ]
[e :U 1584 ]
[e :U 1583 ]
[e $ == -> . . _CANSTATbits 0 5 `i -> 0 `i 1584  ]
[e :U 1585 ]
[; ;CAN_library.h: 84: while (CANSTATbits.OPMODE != 0);
"84
[e $U 1586  ]
[e :U 1587 ]
[e :U 1586 ]
[e $ != -> . . _CANSTATbits 0 5 `i -> 0 `i 1587  ]
[e :U 1588 ]
[; ;CAN_library.h: 86: }
"86
[e :UE 1579 ]
}
"89
[v _CAN_RX_read_0 `(uc ~T0 @X0 1 ef ]
{
[; ;CAN_library.h: 89: unsigned char CAN_RX_read_0(){
[e :U _CAN_RX_read_0 ]
[f ]
[; ;CAN_library.h: 92: if (COMSTATbits.RXB0OVFL == 0x01) {
"92
[e $ ! == -> . . _COMSTATbits 0 7 `i -> 1 `i 1590  ]
{
[; ;CAN_library.h: 94: COMSTATbits.RXB0OVFL = 0x00;
"94
[e = . . _COMSTATbits 0 7 -> -> 0 `i `uc ]
"95
}
[e :U 1590 ]
[; ;CAN_library.h: 95: }
[; ;CAN_library.h: 97: if (COMSTATbits.RXB1OVFL == 0x01) {
"97
[e $ ! == -> . . _COMSTATbits 0 6 `i -> 1 `i 1591  ]
{
[; ;CAN_library.h: 99: COMSTATbits.RXB1OVFL = 0x00;
"99
[e = . . _COMSTATbits 0 6 -> -> 0 `i `uc ]
"100
}
[e :U 1591 ]
[; ;CAN_library.h: 100: }
[; ;CAN_library.h: 103: if (RXB0CONbits.RXFUL == 0x01) {
"103
[e $ ! == -> . . _RXB0CONbits 0 7 `i -> 1 `i 1592  ]
{
[; ;CAN_library.h: 106: msg->identifier = 0;
"106
[e = . *U _msg 0 -> -> -> 0 `i `l `ul ]
[; ;CAN_library.h: 109: msg->data = RXB0D0;
"109
[e = . *U _msg 1 _RXB0D0 ]
[; ;CAN_library.h: 112: msg->RTR = RXB0DLCbits.RXRTR;
"112
[e = . *U _msg 4 . . _RXB0DLCbits 0 2 ]
[; ;CAN_library.h: 115: msg->length = RXB0DLC;
"115
[e = . *U _msg 3 _RXB0DLC ]
[; ;CAN_library.h: 118: msg->type = RXB0SIDLbits.EXID;
"118
[e = . *U _msg 2 . . _RXB0SIDLbits 0 2 ]
[; ;CAN_library.h: 121: if (RXB0SIDLbits.EXID == 0) {
"121
[e $ ! == -> . . _RXB0SIDLbits 0 2 `i -> 0 `i 1593  ]
{
[; ;CAN_library.h: 122: msg->identifier = ((unsigned long) RXB0SIDL) << 3;
"122
[e = . *U _msg 0 << -> _RXB0SIDL `ul -> 3 `i ]
"123
}
[e :U 1593 ]
[; ;CAN_library.h: 123: }
[; ;CAN_library.h: 125: RXB0CONbits.RXFUL = 0x00;
"125
[e = . . _RXB0CONbits 0 7 -> -> 0 `i `uc ]
"127
}
[e :U 1592 ]
[; ;CAN_library.h: 127: }
[; ;CAN_library.h: 129: return RXB0D0;
"129
[e ) _RXB0D0 ]
[e $UE 1589  ]
[; ;CAN_library.h: 130: }
"130
[e :UE 1589 ]
}
"133
[v _CAN_RX_read_1 `(uc ~T0 @X0 1 ef ]
{
[; ;CAN_library.h: 133: unsigned char CAN_RX_read_1(){
[e :U _CAN_RX_read_1 ]
[f ]
[; ;CAN_library.h: 136: if (COMSTATbits.RXB0OVFL == 0x01) {
"136
[e $ ! == -> . . _COMSTATbits 0 7 `i -> 1 `i 1595  ]
{
[; ;CAN_library.h: 138: COMSTATbits.RXB0OVFL = 0x00;
"138
[e = . . _COMSTATbits 0 7 -> -> 0 `i `uc ]
"139
}
[e :U 1595 ]
[; ;CAN_library.h: 139: }
[; ;CAN_library.h: 141: if (COMSTATbits.RXB1OVFL == 0x01) {
"141
[e $ ! == -> . . _COMSTATbits 0 6 `i -> 1 `i 1596  ]
{
[; ;CAN_library.h: 143: COMSTATbits.RXB1OVFL = 0x00;
"143
[e = . . _COMSTATbits 0 6 -> -> 0 `i `uc ]
"144
}
[e :U 1596 ]
[; ;CAN_library.h: 144: }
[; ;CAN_library.h: 147: if (RXB1CONbits.RXFUL == 0x01) {
"147
[e $ ! == -> . . _RXB1CONbits 0 7 `i -> 1 `i 1597  ]
{
[; ;CAN_library.h: 152: msg->identifier = 0;
"152
[e = . *U _msg 0 -> -> -> 0 `i `l `ul ]
[; ;CAN_library.h: 155: msg->data = RXB1D0;
"155
[e = . *U _msg 1 _RXB1D0 ]
[; ;CAN_library.h: 158: msg->RTR = RXB1DLCbits.RXRTR;
"158
[e = . *U _msg 4 . . _RXB1DLCbits 0 2 ]
[; ;CAN_library.h: 161: msg->length = RXB1DLC;
"161
[e = . *U _msg 3 _RXB1DLC ]
[; ;CAN_library.h: 164: msg->type = RXB1SIDLbits.EXID;
"164
[e = . *U _msg 2 . . _RXB1SIDLbits 0 2 ]
[; ;CAN_library.h: 167: if (RXB1SIDLbits.EXID == 0) {
"167
[e $ ! == -> . . _RXB1SIDLbits 0 2 `i -> 0 `i 1598  ]
{
[; ;CAN_library.h: 168: msg->identifier = ((unsigned long) RXB1SIDL) << 3;
"168
[e = . *U _msg 0 << -> _RXB1SIDL `ul -> 3 `i ]
"169
}
[e :U 1598 ]
[; ;CAN_library.h: 169: }
[; ;CAN_library.h: 171: RXB1CONbits.RXFUL = 0x00;
"171
[e = . . _RXB1CONbits 0 7 -> -> 0 `i `uc ]
"173
}
[e :U 1597 ]
[; ;CAN_library.h: 173: }
[; ;CAN_library.h: 175: return RXB1D0;
"175
[e ) _RXB1D0 ]
[e $UE 1594  ]
[; ;CAN_library.h: 176: }
"176
[e :UE 1594 ]
}
"32 VNH5019_lib.h
[v _dec_to_bin `(i ~T0 @X0 1 ef1`i ]
"33
{
[; ;VNH5019_lib.h: 32: int dec_to_bin(int n)
[; ;VNH5019_lib.h: 33: {
[e :U _dec_to_bin ]
"32
[v _n `i ~T0 @X0 1 r1 ]
"33
[f ]
"34
[v _i `i ~T0 @X0 1 a ]
[v _bin `i ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 34: int i, bin = 0, pos = 0, power = 1;
[e = _bin -> 0 `i ]
[v _pos `i ~T0 @X0 1 a ]
[e = _pos -> 0 `i ]
[v _power `i ~T0 @X0 1 a ]
[e = _power -> 1 `i ]
[v F15303 `i ~T0 @X0 -> 10 `i s ]
[i F15303
:U ..
"35
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
..
]
[v _A `i ~T0 @X0 -> 10 `i a ]
[; ;VNH5019_lib.h: 35: int A[10] = {0,0,0,0,0,0,0,0,0,0};
[e = _A F15303 ]
[; ;VNH5019_lib.h: 37: while(pos < 10)
"37
[e $U 1600  ]
[e :U 1601 ]
[; ;VNH5019_lib.h: 38: {
"38
{
[; ;VNH5019_lib.h: 39: if(n > 0)
"39
[e $ ! > _n -> 0 `i 1603  ]
[; ;VNH5019_lib.h: 40: {
"40
{
[; ;VNH5019_lib.h: 41: A[pos] = n%2;
"41
[e = *U + &U _A * -> -> _pos `ui `ux -> -> # *U &U _A `ui `ux % _n -> 2 `i ]
[; ;VNH5019_lib.h: 42: n = n/2;
"42
[e = _n / _n -> 2 `i ]
"43
}
[; ;VNH5019_lib.h: 43: }
[e $U 1604  ]
"44
[e :U 1603 ]
[; ;VNH5019_lib.h: 44: else A[pos]=0;
[e = *U + &U _A * -> -> _pos `ui `ux -> -> # *U &U _A `ui `ux -> 0 `i ]
[e :U 1604 ]
[; ;VNH5019_lib.h: 46: pos++;
"46
[e ++ _pos -> 1 `i ]
"47
}
[e :U 1600 ]
"37
[e $ < _pos -> 10 `i 1601  ]
[e :U 1602 ]
[; ;VNH5019_lib.h: 47: }
[; ;VNH5019_lib.h: 49: for (i=0; i<10; i++)
"49
{
[e = _i -> 0 `i ]
[e $ < _i -> 10 `i 1605  ]
[e $U 1606  ]
"50
[e :U 1605 ]
[; ;VNH5019_lib.h: 50: {
{
[; ;VNH5019_lib.h: 51: bin += A[i]*power;
"51
[e =+ _bin * *U + &U _A * -> -> _i `ui `ux -> -> # *U &U _A `ui `ux _power ]
[; ;VNH5019_lib.h: 52: power *= 2;
"52
[e =* _power -> 2 `i ]
"53
}
"49
[e ++ _i -> 1 `i ]
[e $ < _i -> 10 `i 1605  ]
[e :U 1606 ]
"53
}
[; ;VNH5019_lib.h: 53: }
[; ;VNH5019_lib.h: 55: return bin;
"55
[e ) _bin ]
[e $UE 1599  ]
[; ;VNH5019_lib.h: 56: }
"56
[e :UE 1599 ]
}
"59
[v _set_duty `(v ~T0 @X0 1 ef1`i ]
"60
{
[; ;VNH5019_lib.h: 59: void set_duty(int D)
[; ;VNH5019_lib.h: 60: {
[e :U _set_duty ]
"59
[v _D `i ~T0 @X0 1 r1 ]
"60
[f ]
"61
[v _d `i ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 61: int d;
[; ;VNH5019_lib.h: 63: d = dec_to_bin(D*10);
"63
[e = _d ( _dec_to_bin (1 * _D -> 10 `i ]
[; ;VNH5019_lib.h: 64: CCPR4L = d >> 2;
"64
[e = _CCPR4L -> >> _d -> 2 `i `uc ]
[; ;VNH5019_lib.h: 65: CCPR3L = d >> 2;
"65
[e = _CCPR3L -> >> _d -> 2 `i `uc ]
[; ;VNH5019_lib.h: 66: }
"66
[e :UE 1608 ]
}
"68
[v _set_duty_left `(v ~T0 @X0 1 ef1`i ]
"69
{
[; ;VNH5019_lib.h: 68: void set_duty_left(int D)
[; ;VNH5019_lib.h: 69: {
[e :U _set_duty_left ]
"68
[v _D `i ~T0 @X0 1 r1 ]
"69
[f ]
"70
[v _d `i ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 70: int d;
[; ;VNH5019_lib.h: 72: d = dec_to_bin(D*10);
"72
[e = _d ( _dec_to_bin (1 * _D -> 10 `i ]
[; ;VNH5019_lib.h: 73: CCPR4L = d >> 2;
"73
[e = _CCPR4L -> >> _d -> 2 `i `uc ]
[; ;VNH5019_lib.h: 74: }
"74
[e :UE 1609 ]
}
"76
[v _set_duty_right `(v ~T0 @X0 1 ef1`i ]
"77
{
[; ;VNH5019_lib.h: 76: void set_duty_right(int D)
[; ;VNH5019_lib.h: 77: {
[e :U _set_duty_right ]
"76
[v _D `i ~T0 @X0 1 r1 ]
"77
[f ]
"78
[v _d `i ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 78: int d;
[; ;VNH5019_lib.h: 80: d = dec_to_bin(D*10);
"80
[e = _d ( _dec_to_bin (1 * _D -> 10 `i ]
[; ;VNH5019_lib.h: 81: CCPR3L = d >> 2;
"81
[e = _CCPR3L -> >> _d -> 2 `i `uc ]
[; ;VNH5019_lib.h: 82: }
"82
[e :UE 1610 ]
}
"84
[v _set_PWM `(v ~T0 @X0 1 ef ]
"85
{
[; ;VNH5019_lib.h: 84: void set_PWM()
[; ;VNH5019_lib.h: 85: {
[e :U _set_PWM ]
[f ]
[; ;VNH5019_lib.h: 86: PR4 = 249;
"86
[e = _PR4 -> -> 249 `i `uc ]
[; ;VNH5019_lib.h: 88: T4CON = 0b00000011;
"88
[e = _T4CON -> -> 3 `i `uc ]
[; ;VNH5019_lib.h: 89: CCPTMRSbits.C4TSEL = 1;
"89
[e = . . _CCPTMRSbits 0 3 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 90: CCPTMRSbits.C3TSEL = 1;
"90
[e = . . _CCPTMRSbits 0 2 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 91: CCP4CON = 0b00001100;
"91
[e = _CCP4CON -> -> 12 `i `uc ]
[; ;VNH5019_lib.h: 92: CCP3CON = 0b00001100;
"92
[e = _CCP3CON -> -> 12 `i `uc ]
[; ;VNH5019_lib.h: 94: TMR4 = 0;
"94
[e = _TMR4 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 95: }
"95
[e :UE 1611 ]
}
"98
[v _set_dir `(v ~T0 @X0 1 ef1`uc ]
"99
{
[; ;VNH5019_lib.h: 98: void set_dir(char dir)
[; ;VNH5019_lib.h: 99: {
[e :U _set_dir ]
"98
[v _dir `uc ~T0 @X0 1 r1 ]
"99
[f ]
[; ;VNH5019_lib.h: 100: switch(dir) {
"100
[e $U 1614  ]
{
[; ;VNH5019_lib.h: 101: case 'U': LATCbits.LATC0 = 1;
"101
[e :U 1615 ]
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 102: LATEbits.LATE1 = 1;
"102
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 103: LATDbits.LATD5 = 0;
"103
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 104: LATBbits.LATB1 = 0;
"104
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 105: break;
"105
[e $U 1613  ]
[; ;VNH5019_lib.h: 107: case 'D': LATCbits.LATC0 = 0;
"107
[e :U 1616 ]
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 108: LATEbits.LATE1 = 0;
"108
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 109: LATDbits.LATD5 = 1;
"109
[e = . . _LATDbits 0 5 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 110: LATBbits.LATB1 = 1;
"110
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 111: break;
"111
[e $U 1613  ]
[; ;VNH5019_lib.h: 113: case 'L': LATCbits.LATC0 = 0;
"113
[e :U 1617 ]
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 114: LATEbits.LATE1 = 1;
"114
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 115: LATDbits.LATD5 = 1;
"115
[e = . . _LATDbits 0 5 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 116: LATBbits.LATB1 = 0;
"116
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 117: break;
"117
[e $U 1613  ]
[; ;VNH5019_lib.h: 119: case 'R': LATCbits.LATC0 = 1;
"119
[e :U 1618 ]
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 120: LATEbits.LATE1 = 0;
"120
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 121: LATDbits.LATD5 = 0;
"121
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 122: LATBbits.LATB1 = 1;
"122
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 123: break;
"123
[e $U 1613  ]
[; ;VNH5019_lib.h: 125: case 'S': LATCbits.LATC0 = 0;
"125
[e :U 1619 ]
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 126: LATEbits.LATE1 = 0;
"126
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 127: LATDbits.LATD5 = 0;
"127
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 128: LATBbits.LATB1 = 0;
"128
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 129: break;
"129
[e $U 1613  ]
[; ;VNH5019_lib.h: 131: default: LATCbits.LATC0 = 0;
"131
[e :U 1620 ]
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 132: LATEbits.LATE1 = 0;
"132
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 133: LATDbits.LATD5 = 0;
"133
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 134: LATBbits.LATB1 = 0;
"134
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 135: break;
"135
[e $U 1613  ]
"136
}
[; ;VNH5019_lib.h: 136: }
[e $U 1613  ]
"100
[e :U 1614 ]
[e [\ _dir , $ -> -> 85 `ui `uc 1615
 , $ -> -> 68 `ui `uc 1616
 , $ -> -> 76 `ui `uc 1617
 , $ -> -> 82 `ui `uc 1618
 , $ -> -> 83 `ui `uc 1619
 1620 ]
"136
[e :U 1613 ]
[; ;VNH5019_lib.h: 137: }
"137
[e :UE 1612 ]
}
"140
[v _engine `(i ~T0 @X0 1 ef2`i`uc ]
"141
{
[; ;VNH5019_lib.h: 140: int engine(int D,char dir)
[; ;VNH5019_lib.h: 141: {
[e :U _engine ]
"140
[v _D `i ~T0 @X0 1 r1 ]
[v _dir `uc ~T0 @X0 1 r2 ]
"141
[f ]
"142
[v _next_duty `i ~T0 @X0 1 a ]
[v _MAX `i ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 142: int next_duty,MAX;
[; ;VNH5019_lib.h: 144: set_dir(dir);
"144
[e ( _set_dir (1 _dir ]
[; ;VNH5019_lib.h: 146: if(dir == 'U') MAX = 15;
"146
[e $ ! == -> _dir `ui -> 85 `ui 1622  ]
[e = _MAX -> 15 `i ]
[e $U 1623  ]
"147
[e :U 1622 ]
[; ;VNH5019_lib.h: 147: else if(dir == 'D') MAX = 15;
[e $ ! == -> _dir `ui -> 68 `ui 1624  ]
[e = _MAX -> 15 `i ]
[e :U 1624 ]
"149
[e :U 1623 ]
[; ;VNH5019_lib.h: 149: if(D <= MAX)
[e $ ! <= _D _MAX 1625  ]
[; ;VNH5019_lib.h: 150: {
"150
{
[; ;VNH5019_lib.h: 151: set_duty(D);
"151
[e ( _set_duty (1 _D ]
[; ;VNH5019_lib.h: 152: next_duty = D+5;
"152
[e = _next_duty + _D -> 5 `i ]
[; ;VNH5019_lib.h: 153: _delay((unsigned long)((100)*(8000000/4000.0)));
"153
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
"154
}
[e :U 1625 ]
[; ;VNH5019_lib.h: 154: }
[; ;VNH5019_lib.h: 155: return next_duty;
"155
[e ) _next_duty ]
[e $UE 1621  ]
[; ;VNH5019_lib.h: 156: }
"156
[e :UE 1621 ]
}
"158
[v _engine_left `(i ~T0 @X0 1 ef2`i`uc ]
"159
{
[; ;VNH5019_lib.h: 158: int engine_left(int D,char dir)
[; ;VNH5019_lib.h: 159: {
[e :U _engine_left ]
"158
[v _D `i ~T0 @X0 1 r1 ]
[v _dir `uc ~T0 @X0 1 r2 ]
"159
[f ]
"160
[v _next_duty `i ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 160: int next_duty;
[; ;VNH5019_lib.h: 162: set_dir(dir);
"162
[e ( _set_dir (1 _dir ]
[; ;VNH5019_lib.h: 164: if(D <= 40)
"164
[e $ ! <= _D -> 40 `i 1627  ]
[; ;VNH5019_lib.h: 165: {
"165
{
[; ;VNH5019_lib.h: 166: set_duty(D);
"166
[e ( _set_duty (1 _D ]
[; ;VNH5019_lib.h: 167: next_duty = D+5;
"167
[e = _next_duty + _D -> 5 `i ]
[; ;VNH5019_lib.h: 168: _delay((unsigned long)((100)*(8000000/4000.0)));
"168
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
"169
}
[e :U 1627 ]
[; ;VNH5019_lib.h: 169: }
[; ;VNH5019_lib.h: 170: return next_duty;
"170
[e ) _next_duty ]
[e $UE 1626  ]
[; ;VNH5019_lib.h: 171: }
"171
[e :UE 1626 ]
}
"173
[v _engine_right `(i ~T0 @X0 1 ef2`i`uc ]
"174
{
[; ;VNH5019_lib.h: 173: int engine_right(int D,char dir)
[; ;VNH5019_lib.h: 174: {
[e :U _engine_right ]
"173
[v _D `i ~T0 @X0 1 r1 ]
[v _dir `uc ~T0 @X0 1 r2 ]
"174
[f ]
"175
[v _next_duty `i ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 175: int next_duty;
[; ;VNH5019_lib.h: 177: set_dir(dir);
"177
[e ( _set_dir (1 _dir ]
[; ;VNH5019_lib.h: 179: if(D <= 40)
"179
[e $ ! <= _D -> 40 `i 1629  ]
[; ;VNH5019_lib.h: 180: {
"180
{
[; ;VNH5019_lib.h: 181: set_duty(D);
"181
[e ( _set_duty (1 _D ]
[; ;VNH5019_lib.h: 182: next_duty = D+5;
"182
[e = _next_duty + _D -> 5 `i ]
[; ;VNH5019_lib.h: 183: _delay((unsigned long)((100)*(8000000/4000.0)));
"183
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
"184
}
[e :U 1629 ]
[; ;VNH5019_lib.h: 184: }
[; ;VNH5019_lib.h: 185: return next_duty;
"185
[e ) _next_duty ]
[e $UE 1628  ]
[; ;VNH5019_lib.h: 186: }
"186
[e :UE 1628 ]
}
"188
[v _brake `(v ~T0 @X0 1 ef1`uc ]
"189
{
[; ;VNH5019_lib.h: 188: void brake(char last_dir)
[; ;VNH5019_lib.h: 189: {
[e :U _brake ]
"188
[v _last_dir `uc ~T0 @X0 1 r1 ]
"189
[f ]
"190
[v _duty `i ~T0 @X0 1 a ]
"191
[v _dir `uc ~T0 @X0 1 a ]
[; ;VNH5019_lib.h: 190: int duty;
[; ;VNH5019_lib.h: 191: char dir;
[; ;VNH5019_lib.h: 193: if(last_dir == 'U') dir = 'D';
"193
[e $ ! == -> _last_dir `ui -> 85 `ui 1631  ]
[e = _dir -> -> 68 `ui `uc ]
[e $U 1632  ]
"194
[e :U 1631 ]
[; ;VNH5019_lib.h: 194: else if(last_dir == 'D') dir = 'U';
[e $ ! == -> _last_dir `ui -> 68 `ui 1633  ]
[e = _dir -> -> 85 `ui `uc ]
[e :U 1633 ]
"196
[e :U 1632 ]
[; ;VNH5019_lib.h: 196: set_dir(dir);
[e ( _set_dir (1 _dir ]
[; ;VNH5019_lib.h: 197: duty = 10;
"197
[e = _duty -> 10 `i ]
[; ;VNH5019_lib.h: 198: set_duty(duty);
"198
[e ( _set_duty (1 _duty ]
[; ;VNH5019_lib.h: 199: _delay((unsigned long)((30)*(8000000/4000.0)));
"199
[e ( __delay (1 -> * -> -> 30 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;VNH5019_lib.h: 200: }
"200
[e :UE 1630 ]
}
"204
[v _set_AD `(v ~T0 @X0 1 ef ]
"205
{
[; ;VNH5019_lib.h: 204: void set_AD()
[; ;VNH5019_lib.h: 205: {
[e :U _set_AD ]
[f ]
[; ;VNH5019_lib.h: 206: ADCON0 = 0b00000000;
"206
[e = _ADCON0 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 207: ADCON1 = 0x00;
"207
[e = _ADCON1 -> -> 0 `i `uc ]
[; ;VNH5019_lib.h: 208: ADCON2bits.ADFM = 1;
"208
[e = . . _ADCON2bits 0 3 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 209: ANCON0bits.ANSEL0 = 1;
"209
[e = . . _ANCON0bits 0 0 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 210: ADCON0bits.ADON = 1;
"210
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;VNH5019_lib.h: 211: }
"211
[e :UE 1634 ]
}
[; ;nRF24L01_CAN_RX.c: 97: void initPIC(void);
"99 nRF24L01_CAN_RX.c
[v _spi_transmission_done `uc ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 99: unsigned char spi_transmission_done;
"100
[v _data_ACK `uc ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 100: unsigned char data_ACK;
"101
[v _MAX_RT `uc ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 101: unsigned char MAX_RT;
"102
[v _retransmissions `uc ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 102: unsigned char retransmissions;
"103
[v _CAN_msg_0 `uc ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 103: unsigned char CAN_msg_0;
"104
[v _CAN_msg_1 `uc ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 104: unsigned char CAN_msg_1;
"105
[v _buff_retr `uc ~T0 @X0 -> 8 `i e ]
[; ;nRF24L01_CAN_RX.c: 105: char buff_retr[8];
"106
[v _buff `uc ~T0 @X0 -> 10 `i e ]
[; ;nRF24L01_CAN_RX.c: 106: char buff[10];
"107
[v _FPGA `uc ~T0 @X0 1 e ]
[v _last_FPGA `uc ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 107: char FPGA,last_FPGA;
"108
[v _back_ultrasonic `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 108: int back_ultrasonic;
"109
[v _front_ultrasonic `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 109: int front_ultrasonic;
"110
[v _GO_STOP `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 110: int GO_STOP;
"111
[v _REVERSE_STOP `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 111: int REVERSE_STOP;
"112
[v _duty `i ~T0 @X0 1 e ]
[v _error_motor `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 112: int duty,error_motor;
"113
[v _horn_counter `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 113: int horn_counter;
"114
[v _counter_error_motor `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 114: int counter_error_motor;
"115
[v _value `ui ~T0 @X0 1 e ]
[v _value1 `ui ~T0 @X0 1 e ]
[v _value0 `ui ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 115: unsigned int value,value1,value0;
"116
[v _ADC `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 116: int ADC;
"117
[v _counter_no_data `i ~T0 @X0 1 e ]
[; ;nRF24L01_CAN_RX.c: 117: int counter_no_data;
[v F15365 `(v ~T0 @X0 1 tf ]
"119
[v _adc `IF15365 ~T0 @X0 1 e ]
"120
{
[; ;nRF24L01_CAN_RX.c: 119: void interrupt adc(void)
[; ;nRF24L01_CAN_RX.c: 120: {
[e :U _adc ]
[f ]
[; ;nRF24L01_CAN_RX.c: 121: if(ADIF == 1)
"121
[e $ ! == -> _ADIF `i -> 1 `i 1636  ]
[; ;nRF24L01_CAN_RX.c: 122: {
"122
{
[; ;nRF24L01_CAN_RX.c: 123: GIE = 0;
"123
[e = _GIE -> -> 0 `i `b ]
[; ;nRF24L01_CAN_RX.c: 124: ADIE = 0;
"124
[e = _ADIE -> -> 0 `i `b ]
[; ;nRF24L01_CAN_RX.c: 126: value = (((unsigned int)ADRESH)<<8)|ADRESL;
"126
[e = _value | << -> _ADRESH `ui -> 8 `i -> _ADRESL `ui ]
[; ;nRF24L01_CAN_RX.c: 128: if(ADC == 0)
"128
[e $ ! == _ADC -> 0 `i 1637  ]
[; ;nRF24L01_CAN_RX.c: 129: {
"129
{
[; ;nRF24L01_CAN_RX.c: 130: value0 = value;
"130
[e = _value0 _value ]
[; ;nRF24L01_CAN_RX.c: 131: ADCON0bits.CHS0 = 1;
"131
[e = . . _ADCON0bits 2 2 -> -> 1 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 132: ADC = 1;
"132
[e = _ADC -> 1 `i ]
"133
}
[; ;nRF24L01_CAN_RX.c: 133: }
[e $U 1638  ]
"134
[e :U 1637 ]
[; ;nRF24L01_CAN_RX.c: 134: else
[; ;nRF24L01_CAN_RX.c: 135: {
"135
{
[; ;nRF24L01_CAN_RX.c: 136: value1 = value;
"136
[e = _value1 _value ]
[; ;nRF24L01_CAN_RX.c: 137: ADCON0bits.CHS0 = 0;
"137
[e = . . _ADCON0bits 2 2 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 138: ADC = 0;
"138
[e = _ADC -> 0 `i ]
"139
}
[e :U 1638 ]
[; ;nRF24L01_CAN_RX.c: 139: }
[; ;nRF24L01_CAN_RX.c: 141: ADIF = 0;
"141
[e = _ADIF -> -> 0 `i `b ]
[; ;nRF24L01_CAN_RX.c: 142: ADIE = 1;
"142
[e = _ADIE -> -> 1 `i `b ]
[; ;nRF24L01_CAN_RX.c: 143: GIE = 1;
"143
[e = _GIE -> -> 1 `i `b ]
"144
}
[e :U 1636 ]
[; ;nRF24L01_CAN_RX.c: 144: }
[; ;nRF24L01_CAN_RX.c: 145: asm("retfie");
"145
[; <" retfie ;# ">
[; ;nRF24L01_CAN_RX.c: 146: }
"146
[e :UE 1635 ]
}
"154
[v _initPIC `(v ~T0 @X0 1 ef ]
{
[; ;nRF24L01_CAN_RX.c: 154: void initPIC(){
[e :U _initPIC ]
[f ]
[; ;nRF24L01_CAN_RX.c: 156: PORTA = 0x00;
"156
[e = _PORTA -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 157: PORTB = 0x00;
"157
[e = _PORTB -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 158: PORTC = 0x00;
"158
[e = _PORTC -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 159: PORTD = 0x00;
"159
[e = _PORTD -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 160: PORTE = 0x00;
"160
[e = _PORTE -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 161: INTCON = 0x00;
"161
[e = _INTCON -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 162: INTCON2 = 0x00;
"162
[e = _INTCON2 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 163: INTCON3 = 0x00;
"163
[e = _INTCON3 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 164: PIR1 = 0x00;
"164
[e = _PIR1 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 165: RCON = 0x00;
"165
[e = _RCON -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 167: TRISA = 0x00;
"167
[e = _TRISA -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 168: TRISB = 0x00;
"168
[e = _TRISB -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 169: TRISC = 0x00;
"169
[e = _TRISC -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 170: TRISD = 0x00;
"170
[e = _TRISD -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 171: TRISE = 0x00;
"171
[e = _TRISE -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 173: INTCON3bits.INT2IE = 0;
"173
[e = . . _INTCON3bits 0 4 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 174: INTCON3bits.INT3IE = 0;
"174
[e = . . _INTCON3bits 0 5 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 175: ANCON0 = 0b00000011;
"175
[e = _ANCON0 -> -> 3 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 176: ANCON1 = 0x00;
"176
[e = _ANCON1 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 177: HLVDCON = 0b00000000;
"177
[e = _HLVDCON -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 179: TRISA = 0b00000011;
"179
[e = _TRISA -> -> 3 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 180: TRISB = 0b00001001;
"180
[e = _TRISB -> -> 9 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 181: TRISD = 0b00010001;
"181
[e = _TRISD -> -> 17 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 182: TRISC = 0b00000010;
"182
[e = _TRISC -> -> 2 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 184: TRISE0 = 1;
"184
[e = _TRISE0 -> -> 1 `i `b ]
[; ;nRF24L01_CAN_RX.c: 185: TRISE1 = 0;
"185
[e = _TRISE1 -> -> 0 `i `b ]
[; ;nRF24L01_CAN_RX.c: 188: MAX_RT = 1;
"188
[e = _MAX_RT -> -> 1 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 189: retransmissions = 0;
"189
[e = _retransmissions -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 190: back_ultrasonic = 0;
"190
[e = _back_ultrasonic -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 191: front_ultrasonic = 0;
"191
[e = _front_ultrasonic -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 192: CAN_msg_0 = 0;
"192
[e = _CAN_msg_0 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 193: CAN_msg_1 = 0;
"193
[e = _CAN_msg_1 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 194: FPGA = 0;
"194
[e = _FPGA -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 195: last_FPGA=0;
"195
[e = _last_FPGA -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 196: duty = 0;
"196
[e = _duty -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 197: value = 0;
"197
[e = _value -> -> 0 `i `ui ]
[; ;nRF24L01_CAN_RX.c: 198: value1 = 0;
"198
[e = _value1 -> -> 0 `i `ui ]
[; ;nRF24L01_CAN_RX.c: 199: value0 = 0;
"199
[e = _value0 -> -> 0 `i `ui ]
[; ;nRF24L01_CAN_RX.c: 200: error_motor = 0;
"200
[e = _error_motor -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 201: GO_STOP = 0;
"201
[e = _GO_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 202: REVERSE_STOP = 0;
"202
[e = _REVERSE_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 203: horn_counter = 0;
"203
[e = _horn_counter -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 204: ADC = 0;
"204
[e = _ADC -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 205: counter_no_data = 0;
"205
[e = _counter_no_data -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 206: counter_error_motor=0;
"206
[e = _counter_error_motor -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 208: LATAbits.LATA5 = 0;
"208
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 209: }
"209
[e :UE 1639 ]
}
"215
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;nRF24L01_CAN_RX.c: 215: void main() {
[e :U _main ]
[f ]
[; ;nRF24L01_CAN_RX.c: 218: initPIC();
"218
[e ( _initPIC ..  ]
[; ;nRF24L01_CAN_RX.c: 219: UART_Init_2(2400);
"219
[e ( _UART_Init_2 (1 -> -> 2400 `i `l ]
[; ;nRF24L01_CAN_RX.c: 220: init_spi_master();
"220
[e ( _init_spi_master ..  ]
[; ;nRF24L01_CAN_RX.c: 221: CAN_RX_initialize();
"221
[e ( _CAN_RX_initialize ..  ]
[; ;nRF24L01_CAN_RX.c: 222: set_dir('S');
"222
[e ( _set_dir (1 -> -> 83 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 223: set_PWM();
"223
[e ( _set_PWM ..  ]
[; ;nRF24L01_CAN_RX.c: 224: set_duty(duty);
"224
[e ( _set_duty (1 _duty ]
[; ;nRF24L01_CAN_RX.c: 225: _delay((unsigned long)((10)*(8000000/4000.0)));
"225
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;nRF24L01_CAN_RX.c: 226: configure_RX();
"226
[e ( _configure_RX ..  ]
[; ;nRF24L01_CAN_RX.c: 227: _delay((unsigned long)((20)*(8000000/4000.0)));
"227
[e ( __delay (1 -> * -> -> 20 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;nRF24L01_CAN_RX.c: 229: PIR1bits.ADIF = 0;
"229
[e = . . _PIR1bits 0 6 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 230: PIE1bits.ADIE = 1;
"230
[e = . . _PIE1bits 0 6 -> -> 1 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 231: set_AD();
"231
[e ( _set_AD ..  ]
[; ;nRF24L01_CAN_RX.c: 232: PEIE = 1;
"232
[e = _PEIE -> -> 1 `i `b ]
[; ;nRF24L01_CAN_RX.c: 233: GIE = 1;
"233
[e = _GIE -> -> 1 `i `b ]
[; ;nRF24L01_CAN_RX.c: 235: T4CONbits.TMR4ON = 1;
"235
[e = . . _T4CONbits 0 1 -> -> 1 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 237: while(1){
"237
[e :U 1642 ]
{
[; ;nRF24L01_CAN_RX.c: 239: LATAbits.LATA3 = !LATAbits.LATA3;
"239
[e = . . _LATAbits 0 3 -> -> ! != -> . . _LATAbits 0 3 `i -> -> -> 0 `i `Vuc `i `i `uc ]
[; ;nRF24L01_CAN_RX.c: 241: if(ADCON0bits.GO == 0) ADCON0bits.GO = 1;
"241
[e $ ! == -> . . _ADCON0bits 3 1 `i -> 0 `i 1644  ]
[e = . . _ADCON0bits 3 1 -> -> 1 `i `uc ]
[e :U 1644 ]
[; ;nRF24L01_CAN_RX.c: 243: if (check_MAX_RT() == 1) {
"243
[e $ ! == -> ( _check_MAX_RT ..  `i -> 1 `i 1645  ]
{
[; ;nRF24L01_CAN_RX.c: 244: reset_MAX_RT();
"244
[e ( _reset_MAX_RT ..  ]
[; ;nRF24L01_CAN_RX.c: 245: flush();
"245
[e ( _flush ..  ]
[; ;nRF24L01_CAN_RX.c: 246: configure_RX();
"246
[e ( _configure_RX ..  ]
[; ;nRF24L01_CAN_RX.c: 247: _delay((unsigned long)((1)*(8000000/4000.0)));
"247
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
"248
}
[e :U 1645 ]
[; ;nRF24L01_CAN_RX.c: 248: }
[; ;nRF24L01_CAN_RX.c: 250: CAN_msg_0 = CAN_RX_read_0();
"250
[e = _CAN_msg_0 ( _CAN_RX_read_0 ..  ]
[; ;nRF24L01_CAN_RX.c: 251: CAN_msg_1 = CAN_RX_read_1();
"251
[e = _CAN_msg_1 ( _CAN_RX_read_1 ..  ]
[; ;nRF24L01_CAN_RX.c: 253: switch (CAN_msg_0){
"253
[e $U 1647  ]
{
[; ;nRF24L01_CAN_RX.c: 255: case 0x42:
"255
[e :U 1648 ]
[; ;nRF24L01_CAN_RX.c: 256: REVERSE_STOP = 0;
"256
[e = _REVERSE_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 257: back_ultrasonic = 1;
"257
[e = _back_ultrasonic -> 1 `i ]
[; ;nRF24L01_CAN_RX.c: 258: break;
"258
[e $U 1646  ]
[; ;nRF24L01_CAN_RX.c: 260: case 0x62:
"260
[e :U 1649 ]
[; ;nRF24L01_CAN_RX.c: 261: REVERSE_STOP = 1;
"261
[e = _REVERSE_STOP -> 1 `i ]
[; ;nRF24L01_CAN_RX.c: 262: back_ultrasonic = 1;
"262
[e = _back_ultrasonic -> 1 `i ]
[; ;nRF24L01_CAN_RX.c: 263: break;
"263
[e $U 1646  ]
[; ;nRF24L01_CAN_RX.c: 265: case 0x57:
"265
[e :U 1650 ]
[; ;nRF24L01_CAN_RX.c: 266: REVERSE_STOP = 0;
"266
[e = _REVERSE_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 267: back_ultrasonic = 0;
"267
[e = _back_ultrasonic -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 268: break;
"268
[e $U 1646  ]
[; ;nRF24L01_CAN_RX.c: 270: default:
"270
[e :U 1651 ]
[; ;nRF24L01_CAN_RX.c: 271: REVERSE_STOP = 0;
"271
[e = _REVERSE_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 272: back_ultrasonic = 0;
"272
[e = _back_ultrasonic -> 0 `i ]
"274
}
[; ;nRF24L01_CAN_RX.c: 274: }
[e $U 1646  ]
"253
[e :U 1647 ]
[e [\ _CAN_msg_0 , $ -> -> 66 `i `uc 1648
 , $ -> -> 98 `i `uc 1649
 , $ -> -> 87 `i `uc 1650
 1651 ]
"274
[e :U 1646 ]
[; ;nRF24L01_CAN_RX.c: 276: switch (CAN_msg_1){
"276
[e $U 1653  ]
{
[; ;nRF24L01_CAN_RX.c: 278: case 0x41:
"278
[e :U 1654 ]
[; ;nRF24L01_CAN_RX.c: 279: GO_STOP = 0;
"279
[e = _GO_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 280: front_ultrasonic = 1;
"280
[e = _front_ultrasonic -> 1 `i ]
[; ;nRF24L01_CAN_RX.c: 281: break;
"281
[e $U 1652  ]
[; ;nRF24L01_CAN_RX.c: 283: case 0x61:
"283
[e :U 1655 ]
[; ;nRF24L01_CAN_RX.c: 284: GO_STOP = 1;
"284
[e = _GO_STOP -> 1 `i ]
[; ;nRF24L01_CAN_RX.c: 285: front_ultrasonic = 1;
"285
[e = _front_ultrasonic -> 1 `i ]
[; ;nRF24L01_CAN_RX.c: 286: break;
"286
[e $U 1652  ]
[; ;nRF24L01_CAN_RX.c: 288: case 0x58:
"288
[e :U 1656 ]
[; ;nRF24L01_CAN_RX.c: 289: GO_STOP = 0;
"289
[e = _GO_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 290: front_ultrasonic = 0;
"290
[e = _front_ultrasonic -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 291: break;
"291
[e $U 1652  ]
[; ;nRF24L01_CAN_RX.c: 293: default:
"293
[e :U 1657 ]
[; ;nRF24L01_CAN_RX.c: 294: GO_STOP = 0;
"294
[e = _GO_STOP -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 295: front_ultrasonic = 0;
"295
[e = _front_ultrasonic -> 0 `i ]
"297
}
[; ;nRF24L01_CAN_RX.c: 297: }
[e $U 1652  ]
"276
[e :U 1653 ]
[e [\ _CAN_msg_1 , $ -> -> 65 `i `uc 1654
 , $ -> -> 97 `i `uc 1655
 , $ -> -> 88 `i `uc 1656
 1657 ]
"297
[e :U 1652 ]
[; ;nRF24L01_CAN_RX.c: 306: if((value0<2250)&&(value1<2250)&&(PORTCbits.RC1==1)&&(PORTDbits.RD4==1)&&(PORTEbits.RE0==1)&&(PORTBbits.RB0==1)) error_motor = 0;
"306
[e $ ! && && && && && < _value0 -> -> 2250 `i `ui < _value1 -> -> 2250 `i `ui == -> . . _PORTCbits 0 1 `i -> 1 `i == -> . . _PORTDbits 0 4 `i -> 1 `i == -> . . _PORTEbits 0 0 `i -> 1 `i == -> . . _PORTBbits 0 0 `i -> 1 `i 1658  ]
[e = _error_motor -> 0 `i ]
[e $U 1659  ]
"307
[e :U 1658 ]
[; ;nRF24L01_CAN_RX.c: 307: else
[; ;nRF24L01_CAN_RX.c: 308: {
"308
{
[; ;nRF24L01_CAN_RX.c: 309: if (counter_error_motor == 2)
"309
[e $ ! == _counter_error_motor -> 2 `i 1660  ]
[; ;nRF24L01_CAN_RX.c: 310: {
"310
{
[; ;nRF24L01_CAN_RX.c: 311: FPGA = 0x53;
"311
[e = _FPGA -> -> 83 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 312: error_motor = 1;
"312
[e = _error_motor -> 1 `i ]
[; ;nRF24L01_CAN_RX.c: 313: counter_error_motor = 0;
"313
[e = _counter_error_motor -> 0 `i ]
"314
}
[; ;nRF24L01_CAN_RX.c: 314: }
[e $U 1661  ]
"315
[e :U 1660 ]
[; ;nRF24L01_CAN_RX.c: 315: else counter_error_motor++;
[e ++ _counter_error_motor -> 1 `i ]
[e :U 1661 ]
"316
}
[e :U 1659 ]
[; ;nRF24L01_CAN_RX.c: 316: }
[; ;nRF24L01_CAN_RX.c: 321: if (PORTDbits.RD0 == 0){
"321
[e $ ! == -> . . _PORTDbits 0 0 `i -> 0 `i 1662  ]
{
[; ;nRF24L01_CAN_RX.c: 323: counter_no_data = 0;
"323
[e = _counter_no_data -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 325: LATAbits.LATA2 = 1;
"325
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 326: _delay((unsigned long)((10)*(8000000/4000.0)));
"326
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;nRF24L01_CAN_RX.c: 327: LATAbits.LATA2 = 0;
"327
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 333: if(front_ultrasonic == 0 && back_ultrasonic == 0 && error_motor == 0){
"333
[e $ ! && && == _front_ultrasonic -> 0 `i == _back_ultrasonic -> 0 `i == _error_motor -> 0 `i 1663  ]
{
[; ;nRF24L01_CAN_RX.c: 334: write_ACK(0x41);
"334
[e ( _write_ACK (1 -> -> 65 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 335: FPGA = reset_RX();
"335
[e = _FPGA ( _reset_RX ..  ]
"336
}
[; ;nRF24L01_CAN_RX.c: 336: }else if(front_ultrasonic == 0 && back_ultrasonic == 0 && error_motor == 1){
[e $U 1664  ]
[e :U 1663 ]
[e $ ! && && == _front_ultrasonic -> 0 `i == _back_ultrasonic -> 0 `i == _error_motor -> 1 `i 1665  ]
{
[; ;nRF24L01_CAN_RX.c: 337: write_ACK(0x42);
"337
[e ( _write_ACK (1 -> -> 66 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 338: FPGA = reset_RX();
"338
[e = _FPGA ( _reset_RX ..  ]
"339
}
[; ;nRF24L01_CAN_RX.c: 339: }else if(front_ultrasonic == 0 && back_ultrasonic == 1 && error_motor == 0){
[e $U 1666  ]
[e :U 1665 ]
[e $ ! && && == _front_ultrasonic -> 0 `i == _back_ultrasonic -> 1 `i == _error_motor -> 0 `i 1667  ]
{
[; ;nRF24L01_CAN_RX.c: 340: write_ACK(0x43);
"340
[e ( _write_ACK (1 -> -> 67 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 341: FPGA = reset_RX();
"341
[e = _FPGA ( _reset_RX ..  ]
"342
}
[; ;nRF24L01_CAN_RX.c: 342: }else if(front_ultrasonic == 0 && back_ultrasonic == 1 && error_motor == 1){
[e $U 1668  ]
[e :U 1667 ]
[e $ ! && && == _front_ultrasonic -> 0 `i == _back_ultrasonic -> 1 `i == _error_motor -> 1 `i 1669  ]
{
[; ;nRF24L01_CAN_RX.c: 343: write_ACK(0x44);
"343
[e ( _write_ACK (1 -> -> 68 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 344: FPGA = reset_RX();
"344
[e = _FPGA ( _reset_RX ..  ]
"345
}
[; ;nRF24L01_CAN_RX.c: 345: }else if(front_ultrasonic == 1 && back_ultrasonic == 0 && error_motor == 0){
[e $U 1670  ]
[e :U 1669 ]
[e $ ! && && == _front_ultrasonic -> 1 `i == _back_ultrasonic -> 0 `i == _error_motor -> 0 `i 1671  ]
{
[; ;nRF24L01_CAN_RX.c: 346: write_ACK(0x45);
"346
[e ( _write_ACK (1 -> -> 69 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 347: FPGA = reset_RX();
"347
[e = _FPGA ( _reset_RX ..  ]
"348
}
[; ;nRF24L01_CAN_RX.c: 348: }else if(front_ultrasonic == 1 && back_ultrasonic == 0 && error_motor == 1){
[e $U 1672  ]
[e :U 1671 ]
[e $ ! && && == _front_ultrasonic -> 1 `i == _back_ultrasonic -> 0 `i == _error_motor -> 1 `i 1673  ]
{
[; ;nRF24L01_CAN_RX.c: 349: write_ACK(0x46);
"349
[e ( _write_ACK (1 -> -> 70 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 350: FPGA = reset_RX();
"350
[e = _FPGA ( _reset_RX ..  ]
"351
}
[; ;nRF24L01_CAN_RX.c: 351: }else if(front_ultrasonic == 1 && back_ultrasonic == 1 && error_motor == 0){
[e $U 1674  ]
[e :U 1673 ]
[e $ ! && && == _front_ultrasonic -> 1 `i == _back_ultrasonic -> 1 `i == _error_motor -> 0 `i 1675  ]
{
[; ;nRF24L01_CAN_RX.c: 352: write_ACK(0x47);
"352
[e ( _write_ACK (1 -> -> 71 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 353: FPGA = reset_RX();
"353
[e = _FPGA ( _reset_RX ..  ]
"354
}
[; ;nRF24L01_CAN_RX.c: 354: }else if(front_ultrasonic == 1 && back_ultrasonic == 1 && error_motor == 1){
[e $U 1676  ]
[e :U 1675 ]
[e $ ! && && == _front_ultrasonic -> 1 `i == _back_ultrasonic -> 1 `i == _error_motor -> 1 `i 1677  ]
{
[; ;nRF24L01_CAN_RX.c: 355: write_ACK(0x48);
"355
[e ( _write_ACK (1 -> -> 72 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 356: FPGA = reset_RX();
"356
[e = _FPGA ( _reset_RX ..  ]
"357
}
[; ;nRF24L01_CAN_RX.c: 357: }else{
[e $U 1678  ]
[e :U 1677 ]
{
[; ;nRF24L01_CAN_RX.c: 358: write_ACK(0x65);
"358
[e ( _write_ACK (1 -> -> 101 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 359: FPGA = reset_RX();
"359
[e = _FPGA ( _reset_RX ..  ]
"360
}
[e :U 1678 ]
[e :U 1676 ]
[e :U 1674 ]
[e :U 1672 ]
[e :U 1670 ]
[e :U 1668 ]
[e :U 1666 ]
[e :U 1664 ]
"361
}
[; ;nRF24L01_CAN_RX.c: 360: }
[; ;nRF24L01_CAN_RX.c: 361: }else{
[e $U 1679  ]
[e :U 1662 ]
{
[; ;nRF24L01_CAN_RX.c: 362: counter_no_data++;
"362
[e ++ _counter_no_data -> 1 `i ]
"363
}
[e :U 1679 ]
[; ;nRF24L01_CAN_RX.c: 363: }
[; ;nRF24L01_CAN_RX.c: 365: if(counter_no_data > 20){
"365
[e $ ! > _counter_no_data -> 20 `i 1680  ]
{
[; ;nRF24L01_CAN_RX.c: 368: FPGA = 0x53;
"368
[e = _FPGA -> -> 83 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 369: error_motor = 1;
"369
[e = _error_motor -> 1 `i ]
"370
}
[e :U 1680 ]
[; ;nRF24L01_CAN_RX.c: 370: }
[; ;nRF24L01_CAN_RX.c: 372: switch (FPGA) {
"372
[e $U 1682  ]
{
[; ;nRF24L01_CAN_RX.c: 374: case 0x55:
"374
[e :U 1683 ]
[; ;nRF24L01_CAN_RX.c: 376: if(GO_STOP == 0){
"376
[e $ ! == _GO_STOP -> 0 `i 1684  ]
{
[; ;nRF24L01_CAN_RX.c: 377: duty = engine(duty,'U');
"377
[e = _duty ( _engine (2 , _duty -> -> 85 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 378: last_FPGA = 'U';
"378
[e = _last_FPGA -> -> 85 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 379: LATAbits.LATA5 = 0;
"379
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
"380
}
[; ;nRF24L01_CAN_RX.c: 380: }else{
[e $U 1685  ]
[e :U 1684 ]
{
[; ;nRF24L01_CAN_RX.c: 381: if(last_FPGA == 'U')
"381
[e $ ! == -> _last_FPGA `ui -> 85 `ui 1686  ]
[; ;nRF24L01_CAN_RX.c: 382: {
"382
{
[; ;nRF24L01_CAN_RX.c: 383: brake('U');
"383
[e ( _brake (1 -> -> 85 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 384: last_FPGA = 'S';
"384
[e = _last_FPGA -> -> 83 `ui `uc ]
"385
}
[e :U 1686 ]
[; ;nRF24L01_CAN_RX.c: 385: }
[; ;nRF24L01_CAN_RX.c: 386: set_dir('S');
"386
[e ( _set_dir (1 -> -> 83 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 387: duty = 0;
"387
[e = _duty -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 388: set_duty(duty);
"388
[e ( _set_duty (1 _duty ]
[; ;nRF24L01_CAN_RX.c: 389: LATAbits.LATA5 = 1;
"389
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
"390
}
[e :U 1685 ]
[; ;nRF24L01_CAN_RX.c: 390: }
[; ;nRF24L01_CAN_RX.c: 391: break;
"391
[e $U 1681  ]
[; ;nRF24L01_CAN_RX.c: 393: case 0x44:
"393
[e :U 1687 ]
[; ;nRF24L01_CAN_RX.c: 395: if(REVERSE_STOP == 0){
"395
[e $ ! == _REVERSE_STOP -> 0 `i 1688  ]
{
[; ;nRF24L01_CAN_RX.c: 396: duty = engine(duty,'D');
"396
[e = _duty ( _engine (2 , _duty -> -> 68 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 397: last_FPGA = 'D';
"397
[e = _last_FPGA -> -> 68 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 398: if(horn_counter < 15)
"398
[e $ ! < _horn_counter -> 15 `i 1689  ]
[; ;nRF24L01_CAN_RX.c: 399: {
"399
{
[; ;nRF24L01_CAN_RX.c: 400: horn_counter++;
"400
[e ++ _horn_counter -> 1 `i ]
"401
}
[; ;nRF24L01_CAN_RX.c: 401: }
[e $U 1690  ]
"402
[e :U 1689 ]
[; ;nRF24L01_CAN_RX.c: 402: else{
{
[; ;nRF24L01_CAN_RX.c: 403: LATAbits.LATA5 = !LATAbits.LATA5;
"403
[e = . . _LATAbits 0 5 -> -> ! != -> . . _LATAbits 0 5 `i -> -> -> 0 `i `Vuc `i `i `uc ]
[; ;nRF24L01_CAN_RX.c: 404: horn_counter = 0;
"404
[e = _horn_counter -> 0 `i ]
"405
}
[e :U 1690 ]
"406
}
[; ;nRF24L01_CAN_RX.c: 405: }
[; ;nRF24L01_CAN_RX.c: 406: }else{
[e $U 1691  ]
[e :U 1688 ]
{
[; ;nRF24L01_CAN_RX.c: 407: if(last_FPGA == 'D')
"407
[e $ ! == -> _last_FPGA `ui -> 68 `ui 1692  ]
[; ;nRF24L01_CAN_RX.c: 408: {
"408
{
[; ;nRF24L01_CAN_RX.c: 409: brake('D');
"409
[e ( _brake (1 -> -> 68 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 410: last_FPGA = 'S';
"410
[e = _last_FPGA -> -> 83 `ui `uc ]
"411
}
[e :U 1692 ]
[; ;nRF24L01_CAN_RX.c: 411: }
[; ;nRF24L01_CAN_RX.c: 412: set_dir('S');
"412
[e ( _set_dir (1 -> -> 83 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 413: duty = 0;
"413
[e = _duty -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 414: set_duty(duty);
"414
[e ( _set_duty (1 _duty ]
[; ;nRF24L01_CAN_RX.c: 415: LATAbits.LATA5 = 1;
"415
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
"416
}
[e :U 1691 ]
[; ;nRF24L01_CAN_RX.c: 416: }
[; ;nRF24L01_CAN_RX.c: 417: break;
"417
[e $U 1681  ]
[; ;nRF24L01_CAN_RX.c: 419: case 0x4C:
"419
[e :U 1693 ]
[; ;nRF24L01_CAN_RX.c: 421: duty = engine_left(duty,'L');
"421
[e = _duty ( _engine_left (2 , _duty -> -> 76 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 422: break;
"422
[e $U 1681  ]
[; ;nRF24L01_CAN_RX.c: 424: case 0x52:
"424
[e :U 1694 ]
[; ;nRF24L01_CAN_RX.c: 426: duty = engine_right(duty,'R');
"426
[e = _duty ( _engine_right (2 , _duty -> -> 82 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 427: break;
"427
[e $U 1681  ]
[; ;nRF24L01_CAN_RX.c: 429: case 0x48:
"429
[e :U 1695 ]
[; ;nRF24L01_CAN_RX.c: 430: LATAbits.LATA5 = 1;
"430
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 431: break;
"431
[e $U 1681  ]
[; ;nRF24L01_CAN_RX.c: 433: case 0x68:
"433
[e :U 1696 ]
[; ;nRF24L01_CAN_RX.c: 434: if(GO_STOP == 0){
"434
[e $ ! == _GO_STOP -> 0 `i 1697  ]
{
[; ;nRF24L01_CAN_RX.c: 435: duty = engine(duty,'U');
"435
[e = _duty ( _engine (2 , _duty -> -> 85 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 436: last_FPGA = 'h';
"436
[e = _last_FPGA -> -> 104 `ui `uc ]
"437
}
[; ;nRF24L01_CAN_RX.c: 437: }else{
[e $U 1698  ]
[e :U 1697 ]
{
[; ;nRF24L01_CAN_RX.c: 438: if(last_FPGA == 'h')
"438
[e $ ! == -> _last_FPGA `ui -> 104 `ui 1699  ]
[; ;nRF24L01_CAN_RX.c: 439: {
"439
{
[; ;nRF24L01_CAN_RX.c: 440: brake('U');
"440
[e ( _brake (1 -> -> 85 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 441: last_FPGA='S';
"441
[e = _last_FPGA -> -> 83 `ui `uc ]
"442
}
[e :U 1699 ]
[; ;nRF24L01_CAN_RX.c: 442: }
[; ;nRF24L01_CAN_RX.c: 443: set_dir('S');
"443
[e ( _set_dir (1 -> -> 83 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 444: duty = 0;
"444
[e = _duty -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 445: set_duty(duty);
"445
[e ( _set_duty (1 _duty ]
"446
}
[e :U 1698 ]
[; ;nRF24L01_CAN_RX.c: 446: }
[; ;nRF24L01_CAN_RX.c: 447: LATAbits.LATA5 = 1;
"447
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 448: break;
"448
[e $U 1681  ]
[; ;nRF24L01_CAN_RX.c: 450: case 0x53:
"450
[e :U 1700 ]
[; ;nRF24L01_CAN_RX.c: 452: if((last_FPGA == 'U')||(last_FPGA == 'h'))
"452
[e $ ! || == -> _last_FPGA `ui -> 85 `ui == -> _last_FPGA `ui -> 104 `ui 1701  ]
[; ;nRF24L01_CAN_RX.c: 453: {
"453
{
[; ;nRF24L01_CAN_RX.c: 455: last_FPGA = 'S';
"455
[e = _last_FPGA -> -> 83 `ui `uc ]
"456
}
[; ;nRF24L01_CAN_RX.c: 456: }
[e $U 1702  ]
"457
[e :U 1701 ]
[; ;nRF24L01_CAN_RX.c: 457: else if(last_FPGA == 'D')
[e $ ! == -> _last_FPGA `ui -> 68 `ui 1703  ]
[; ;nRF24L01_CAN_RX.c: 458: {
"458
{
[; ;nRF24L01_CAN_RX.c: 460: last_FPGA = 'S';
"460
[e = _last_FPGA -> -> 83 `ui `uc ]
"461
}
[e :U 1703 ]
"462
[e :U 1702 ]
[; ;nRF24L01_CAN_RX.c: 461: }
[; ;nRF24L01_CAN_RX.c: 462: LATAbits.LATA5 = 0;
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 463: last_FPGA = 'S';
"463
[e = _last_FPGA -> -> 83 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 464: set_dir('S');
"464
[e ( _set_dir (1 -> -> 83 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 465: duty = 0;
"465
[e = _duty -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 466: set_duty(duty);
"466
[e ( _set_duty (1 _duty ]
[; ;nRF24L01_CAN_RX.c: 467: break;
"467
[e $U 1681  ]
[; ;nRF24L01_CAN_RX.c: 469: default:
"469
[e :U 1704 ]
[; ;nRF24L01_CAN_RX.c: 471: LATAbits.LATA5 = 0;
"471
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
[; ;nRF24L01_CAN_RX.c: 472: set_dir('S');
"472
[e ( _set_dir (1 -> -> 83 `ui `uc ]
[; ;nRF24L01_CAN_RX.c: 473: duty = 0;
"473
[e = _duty -> 0 `i ]
[; ;nRF24L01_CAN_RX.c: 474: set_duty(duty);
"474
[e ( _set_duty (1 _duty ]
"475
}
[; ;nRF24L01_CAN_RX.c: 475: }
[e $U 1681  ]
"372
[e :U 1682 ]
[e [\ _FPGA , $ -> -> 85 `i `uc 1683
 , $ -> -> 68 `i `uc 1687
 , $ -> -> 76 `i `uc 1693
 , $ -> -> 82 `i `uc 1694
 , $ -> -> 72 `i `uc 1695
 , $ -> -> 104 `i `uc 1696
 , $ -> -> 83 `i `uc 1700
 1704 ]
"475
[e :U 1681 ]
[; ;nRF24L01_CAN_RX.c: 477: _delay((unsigned long)((20)*(8000000/4000.0)));
"477
[e ( __delay (1 -> * -> -> 20 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
"478
}
[e :U 1641 ]
"237
[e $U 1642  ]
[e :U 1643 ]
[; ;nRF24L01_CAN_RX.c: 478: }
[; ;nRF24L01_CAN_RX.c: 479: }
"479
[e :UE 1640 ]
}
