<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll2" module="pll2" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2010 12 23 15:34:26.845" version="5.2" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="pll2.lpc" type="lpc" modified="2010 12 23 15:34:25.987"/>
		<File name="pll2.v" type="top_level_verilog" modified="2010 12 23 15:34:26.033"/>
		<File name="pll2_tmpl.v" type="template_verilog" modified="2010 12 23 15:34:26.049"/>
  </Package>
</DiamondModule>
